Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 21 14:04:00 2023
| Host         : TheDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mid_project_wrapper_control_sets_placed.rpt
| Design       : mid_project_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   896 |
| Unused register locations in slices containing registers |  2993 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           27 |
|      2 |           12 |
|      3 |           19 |
|      4 |           71 |
|      5 |           66 |
|      6 |           36 |
|      7 |            8 |
|      8 |          125 |
|      9 |           61 |
|     10 |           74 |
|     11 |           21 |
|     12 |           63 |
|     13 |            5 |
|     14 |            3 |
|     15 |           28 |
|    16+ |          277 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3297 |         1034 |
| No           | No                    | Yes                    |             552 |          170 |
| No           | Yes                   | No                     |            2125 |          794 |
| Yes          | No                    | No                     |            5138 |         1344 |
| Yes          | No                    | Yes                    |             595 |          147 |
| Yes          | Yes                   | No                     |            3932 |         1358 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                                          Enable Signal                                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/clk                         |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                            |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                            |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              1 |
| ~mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                                 | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                   |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                          |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                        | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                         |                1 |              1 |
| ~mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                     |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                         |                1 |              1 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                               |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                1 |              1 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                         |                1 |              1 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                         |                1 |              1 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                1 |              1 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                  |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                           | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                     |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                                  |                1 |              2 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                     |                1 |              2 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |                2 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                    |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                 |                1 |              2 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                        | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                                     |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                1 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]              |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                2 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]              |                1 |              3 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              3 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                    |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                2 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                               |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                            | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                       |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                            |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                          |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                3 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                2 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                         |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                             | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                     | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                              |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                3 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                        |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |                2 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                            | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                4 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                                              |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                 |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                      |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                3 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                          |                2 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                2 |              4 |
|  mid_project_i/kb_slave_0/inst/CLK50MHZ                                                  |                                                                                                                                                                                                                                                                                                 | mid_project_i/kb_slave_0/inst/keyboard/debounce/clear                                                                                                                                                                                                                     |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                      | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                               |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                          | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                3 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                2 |              4 |
| ~mid_project_i/kb_slave_0/inst/keyboard/debounce/O0                                      | mid_project_i/kb_slave_0/inst/keyboard/cnt                                                                                                                                                                                                                                                      | mid_project_i/kb_slave_0/inst/keyboard/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                3 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/LOGIC_GENERATION_CDC.spiXfer_done_d3_reg                                                            |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                3 |              4 |
| ~mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      |                                                                                                                                                                                                                                                                                                 | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                               |                1 |              4 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                      | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                               |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                4 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                4 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                        |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                3 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                            | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/cs_ce_clr                                                                                                                                                                                                              |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                     |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                3 |              4 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                             | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                     | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                               |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                           |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/w.w_pipe/p_0_in                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                         |                3 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                          | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                   |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_pos                                                                                                                                                                                                                                       | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/vsync_rst                                                                                                                                                                                                                  |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                     | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                          |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                3 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                          |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                          |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                          |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                          |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                      |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                          |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                          |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                          |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_core_1/curr_note[4]_i_2_n_0                                                                                                                                                                                                                          | mid_project_i/audio_axi_slave_0/inst/audio_core_1/curr_note[4]_i_1_n_0                                                                                                                                                                                                    |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_core_1/next_note                                                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                5 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_llink_busy_reg_2[0]                                                                                                                                                                                                        | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/SR[0]                                                                                                                                                                                                                      |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                     |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/w.w_pipe/p_0_in                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                         |                2 |              5 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  mid_project_i/kb_slave_0/inst/CLK50MHZ                                                  | mid_project_i/kb_slave_0/inst/keyboard/debounce/cnt1[4]_i_2_n_0                                                                                                                                                                                                                                 | mid_project_i/kb_slave_0/inst/keyboard/debounce/cnt1[4]_i_1_n_0                                                                                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                         |                2 |              5 |
|  mid_project_i/kb_slave_0/inst/CLK50MHZ                                                  |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                                                                  |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                         |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                        | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                              |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                              | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                       |                2 |              5 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                                                                  |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                2 |              5 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                              | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                        | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                         |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                      |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | mid_project_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                           |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                         |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                                                                  |                1 |              6 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                   |                2 |              6 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                   |                2 |              6 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                 |                1 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | mid_project_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                 |                1 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                          | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                    |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                          |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                     | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                1 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_rdc2pcc_cmd_ready                                                                                                                                                                                         | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                       |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                          | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                   |                3 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                  |                1 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                   |                2 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                        | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                4 |              6 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                              | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |              6 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt0                                                                                                                                                                                                                  |                2 |              7 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                               |                2 |              7 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_2_n_0                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |                6 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                3 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                   |                2 |              7 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                       | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                1 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                           |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                      | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                    | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                    | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                             | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                     | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                         |                5 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                             | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                                                                                              | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                             | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                         |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                         |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                         |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                               | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                          |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                5 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                                                           |                7 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                3 |              8 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |                2 |              8 |
| ~mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                        | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                          | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                     |                3 |              8 |
|  mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                      | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                        | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                  | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                               | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                                                                   |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                               | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                      | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                               | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                      | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                      | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                3 |              8 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                  |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                            | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                  | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                     | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                     | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                  | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              8 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                      |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                       |                2 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                       |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                       |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt_tc_pulse                                                                                                                                                                                                                                        | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                                                                                                                        |                3 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                              |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                      |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                               | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                     |                2 |              9 |
| ~mid_project_i/kb_slave_0/inst/keyboard/debounce/O0                                      |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                               | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_core_1/measure_1                                                                                                                                                                                                                                     | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                6 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                3 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |              9 |
|  mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/clk                         | mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/duty_threshold                                                                                                                                                                                                                      | mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/duty_threshold[9]_i_1_n_0                                                                                                                                                                                     |                3 |             10 |
|  mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/clk                         | mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/sel                                                                                                                                                                                                                                 | mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/duty_counter[9]_i_1_n_0                                                                                                                                                                                       |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                                                                 |                2 |             10 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                           |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                5 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                5 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                5 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                  |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                           |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                6 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                  |                5 |             10 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                           |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                       | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                                                                   |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                4 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                          | mid_project_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                  |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/E[0]                                                                                                                                                                                                                                            | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                              |                2 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                             | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |                6 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv_n_0                                                                                                                                                                                                                             | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/H_bp_cnt_tc_reg_0[0]                                                                                                                                                                                                       |                2 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                2 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                              | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                          |                2 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                4 |             11 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                     |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                4 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                     |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/SR[0]                                                                                                                                                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                     |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                5 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                    |                3 |             12 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               12 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                6 |             12 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                               |                3 |             12 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                               |                3 |             12 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0                                                                                                                                                       |                3 |             13 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                4 |             13 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             13 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                4 |             13 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                3 |             13 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                5 |             14 |
| ~mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                               |                6 |             14 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/mn_request_set                                                                                                                                                                                                                              | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                              |                2 |             14 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |                8 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                8 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out3                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                        |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             15 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                             | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                4 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                8 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |               10 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |                5 |             16 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |               10 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |                5 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                5 |             16 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                       | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |               10 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             16 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                     |                4 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                          | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                4 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                          | mid_project_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                  |                3 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             17 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                               | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                     |                6 |             18 |
|  mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/clk                         |                                                                                                                                                                                                                                                                                                 | mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/dir0                                                                                                                                                                                                          |                6 |             18 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             19 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             19 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             19 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                             |                5 |             19 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             19 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                9 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |               11 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                              |               11 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                7 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                8 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                6 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                5 |             21 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |                6 |             21 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                6 |             21 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                               |                5 |             21 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_core_1/bpm_0                                                                                                                                                                                                                                         | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                8 |             22 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                7 |             23 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |               10 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             23 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                         | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |               13 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             23 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        |                                                                                                                                                                                                                                                                                                 | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                                  |                5 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                7 |             23 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             23 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |                6 |             24 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |               15 |             24 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                                   | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                7 |             24 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                           | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                6 |             25 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |               13 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                9 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/audio_axi_slave_0/inst/audio_core_1/pwm_gen_1/clk                         |                                                                                                                                                                                                                                                                                                 | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |                6 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                6 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                6 |             25 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |               11 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                8 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                6 |             25 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                            |               12 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                6 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                6 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |               10 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                6 |             26 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             26 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             26 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                           |                6 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                           |                5 |             26 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                7 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_pntr_plus1_pf_carry                                                                                                                          | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                           |                6 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]                                                                                                                                                                                                                              | mid_project_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                  |                8 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |                9 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               12 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |                9 |             27 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                                 | mid_project_i/bt_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                    |                6 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                          | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                             |                6 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                  |               11 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                         | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |                8 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/E[0]                                                                                                                                                                                                                          | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                                       |                4 |             29 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                      |                8 |             29 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                      |               12 |             29 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                7 |             30 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                  |                8 |             30 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                7 |             30 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             31 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                             |               10 |             31 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                                                     | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |                7 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               11 |             32 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               14 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                               |               12 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/r.r_pipe/m_valid_i_reg_0                                                                                                                                                                                                        | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |               10 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                  |               12 |             32 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                  | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                         |               10 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               19 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               22 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               10 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               12 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               19 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                        | mid_project_i/kb_slave_0/inst/kb_slave_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                              |               11 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                                                                                                         | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |                7 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               11 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                             |                7 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |               11 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               15 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                          | mid_project_i/audio_axi_slave_0/inst/audio_axi_slave_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                              |               10 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |               11 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                           |               13 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                           |               12 |             32 |
|  mid_project_i/kb_slave_0/inst/keyboard/flag                                             | mid_project_i/kb_slave_0/inst/keyboard/keycode[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             33 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                9 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                          |               11 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             33 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               13 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                           |               11 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                                  |                6 |             34 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                           |               13 |             35 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                         |               10 |             35 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               10 |             36 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             36 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             36 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             37 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             37 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |               16 |             37 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                         |               13 |             38 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                              |               10 |             39 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                   |               11 |             39 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                           |                5 |             40 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                          |               17 |             41 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_addr_reg1_out                                                                                                                                                                                            | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                         |                8 |             42 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg15_out                                                                                                                                                                                           | mid_project_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                                          |                7 |             42 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                           |                9 |             44 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                           |               10 |             44 |
|  mid_project_i/clk_wiz_1/inst/clk_out4                                                   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               11 |             44 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[57]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               12 |             44 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[57]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             44 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                           |                8 |             44 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                           |                7 |             44 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        | mid_project_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               15 |             47 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |               19 |             48 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |               17 |             48 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |               17 |             48 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               14 |             54 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m06_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             54 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               12 |             64 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                           |                                                                                                                                                                                                                                                                           |               13 |             64 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                8 |             64 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                    |                                                                                                                                                                                                                                                                           |               19 |             64 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                           |               11 |             65 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                     |               17 |             65 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                           |               16 |             65 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               16 |             65 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                           |               16 |             65 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                           |               19 |             65 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                         |               25 |             72 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               16 |             73 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                           |               13 |             73 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                           |               17 |             73 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/s00_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               17 |             73 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                           |               10 |             80 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                           |               10 |             80 |
|  mid_project_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               29 |             80 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                 |                                                                                                                                                                                                                                                                           |               11 |             88 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                           |               32 |             92 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |               32 |             93 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                    | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                         |               20 |             93 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                |                                                                                                                                                                                                                                                                           |               12 |             96 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                            |               30 |             96 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                             |                                                                                                                                                                                                                                                                           |               12 |             96 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                           |               12 |             96 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                         |               26 |             97 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                           |               13 |            104 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                           |                                                                                                                                                                                                                                                                           |               14 |            112 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                           |                                                                                                                                                                                                                                                                           |               14 |            112 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                           |                                                                                                                                                                                                                                                                           |               14 |            112 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                              |                                                                                                                                                                                                                                                                           |               28 |            116 |
|  mid_project_i/clk_wiz_1/inst/clk_out2                                                   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               32 |            117 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               16 |            128 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               41 |            128 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               34 |            128 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                           |                                                                                                                                                                                                                                                                           |               42 |            129 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |               26 |            129 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               46 |            144 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |               81 |            156 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               22 |            176 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               24 |            192 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   | mid_project_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                |               83 |            221 |
|  mid_project_i/clk_wiz_1/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |              289 |            954 |
|  mid_project_i/mig_7series_0/u_mid_project_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |              668 |           2129 |
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


