#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 17 10:43:35 2025
# Process ID: 19784
# Current directory: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22640 D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.xpr
# Log file: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/vivado.log
# Journal file: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu\vivado.jou
# Running On: DESKTOP-082C81I, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.328 ; gain = 366.613
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.262 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1540.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Fatal: Result Error: load word {00000001} to x2, but x2 is  {00000000}.
Time: 82 ns  Iteration: 0  Process: /tb_single_cpu/Initial51_23  Scope: tb_single_cpu  File: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv Line: 68
$finish called at time : 82 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.082 ; gain = 43.820
generate_vcd_ports {/tb_single_cpu/single_cpu_inst/adder_fix_inst}
INFO: [Simtcl 6-214] Ports will be dumped into dumpports.vcd
INFO: [Vivado 12-12762] The VCD file handle is now opened for logging the port signal activity for the selected scope hierarchy. Please run simulation (run <time>) for the desired time to populate this VCD file 'dumpports.vcd' in the simulation directory for the current simulation fileset.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_single_cpu/single_cpu_inst/clk_div_inst/clk_div}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Fatal: Result Error: load word {00000001} to x2, but x2 is  {00000000}.
Time: 82 ns  Iteration: 0  Process: /tb_single_cpu/Initial51_23  Scope: tb_single_cpu  File: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv Line: 68
$finish called at time : 82 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1584.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Fatal: Result Error: beq change pc to = {0x00000000}, but pc is  {00000014}.
Time: 442 ns  Iteration: 0  Process: /tb_single_cpu/Initial51_22  Scope: tb_single_cpu  File: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv Line: 98
$finish called at time : 442 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.023 ; gain = 27.941
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_single_cpu/single_cpu_inst/clk_div_inst/clk_div}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 310 ns : File "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.785 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_single_cpu/single_cpu_inst/clk_div_inst/clk_div}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 310 ns : File "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sim_1\new\tb_single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\single_cpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\clk_div.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\4_rv32icpu\rv32icpu.srcs\sources_1\new\pc.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Fatal: Result Error: load word {ffffffff} to x1, but x1 is  {00000000}.
Time: 40 ns  Iteration: 0  Process: /tb_single_cpu/Initial51_22  Scope: tb_single_cpu  File: D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv Line: 65
$finish called at time : 40 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_single_cpu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_single_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_single_cpu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_data_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_single_cpu_behav -key {Behavioral:sim_1:Functional:tb_single_cpu} -tclbatch {tb_single_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_single_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 340 ns : File "D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_single_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.785 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: single_cpu
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2674.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cpu' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/pc.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'clk' does not match port width (1) of module 'pc' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
INFO: [Synth 8-6157] synthesizing module 'instr_rom' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter RAMWIDTH bound to: 8 - type: integer 
	Parameter RAMDEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instr_rom' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv:23]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/reg_file.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'clk' does not match port width (1) of module 'reg_file' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/imm_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_controller' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_controller' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/ALU_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter RAMWIDTH bound to: 8 - type: integer 
	Parameter RAMDEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/data_ram.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'clk' does not match port width (1) of module 'data_ram' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/mux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instr_split' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instr_split' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_split.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'single_cpu' (0#1) [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:23]
WARNING: [Synth 8-3848] Net rom[255] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[254] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[253] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[252] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[251] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[250] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[249] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[248] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[247] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[246] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[245] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[244] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[243] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[242] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[241] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[240] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[239] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[238] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[237] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[236] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[235] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[234] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[233] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[232] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[231] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[230] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[229] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[228] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[227] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[226] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[225] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[224] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[223] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[222] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[221] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[220] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[219] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[218] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[217] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[216] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[215] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[214] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[213] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[212] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[211] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[210] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[209] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[208] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[207] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[206] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[205] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[204] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[203] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[202] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[201] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[200] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[199] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[198] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[197] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[196] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[195] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[194] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[193] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[192] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[191] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[190] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[189] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[188] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[187] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[186] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[185] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[184] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[183] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[182] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[181] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[180] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[179] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[178] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[177] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[176] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[175] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[174] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[173] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[172] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[171] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[170] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[169] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[168] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[167] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[166] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[165] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[164] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[163] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[162] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[161] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[160] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[159] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[158] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[157] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
WARNING: [Synth 8-3848] Net rom[156] in module/entity instr_rom does not have driver. [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/instr_rom.sv:35]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port instr[31] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module instr_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[31] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[30] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[29] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[28] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[27] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[26] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[25] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[24] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[23] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[22] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[21] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[20] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[19] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[18] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[17] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[16] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[15] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[14] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[13] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[12] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[11] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[10] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[9] in module instr_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port daddr[8] in module instr_rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.883 ; gain = 46.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.883 ; gain = 46.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2720.883 ; gain = 46.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2720.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2923.766 ; gain = 248.980
35 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2923.766 ; gain = 248.980
write_schematic -format pdf -orientation portrait D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/schematic.pdf
D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/schematic.pdf
