

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Wed Oct  2 10:35:25 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.306|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |   96|   96|         3|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       26|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|       17|        9|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|       39|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       56|       71|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |window_fn_top_mulcud_U1  |window_fn_top_mulcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |coeff_tab1_U  |window_fn_top_coebkb  |        0|  17|   9|    0|    32|   17|     1|          544|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  17|   9|    0|    32|   17|     1|          544|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_84_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln129_fu_78_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |i_0_i_reg_67  |   9|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  36|          7|    7|         17|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |coeff_tab1_load_reg_128  |  17|   0|   17|          0|
    |i_0_i_reg_67             |   6|   0|    6|          0|
    |i_reg_112                |   6|   0|    6|          0|
    |zext_ln131_reg_117       |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   97|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_start            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_done             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_idle             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_ready            | out |    1| ap_ctrl_hs | window_fn_top | return value |
|outdata_V_address0  | out |    5|  ap_memory |   outdata_V   |     array    |
|outdata_V_ce0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_we0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_d0        | out |   24|  ap_memory |   outdata_V   |     array    |
|indata_V_address0   | out |    5|  ap_memory |    indata_V   |     array    |
|indata_V_ce0        | out |    1|  ap_memory |    indata_V   |     array    |
|indata_V_q0         |  in |    8|  ap_memory |    indata_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i24]* %outdata_V), !map !76"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %indata_V), !map !82"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi26ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp eq i6 %i_0_i, -32" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 10 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.84ns)   --->   "%i = add i6 %i_0_i, 1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %apply.exit, label %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi26ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i_0_i to i64" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 14 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%coeff_tab1_addr = getelementptr [32 x i17]* @coeff_tab1, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 15 'getelementptr' 'coeff_tab1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.29ns)   --->   "%coeff_tab1_load = load i17* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 16 'load' 'coeff_tab1_load' <Predicate = (!icmp_ln129)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [window_fn_top.cpp:65]   --->   Operation 17 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 18 [1/2] (1.29ns)   --->   "%coeff_tab1_load = load i17* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 18 'load' 'coeff_tab1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indata_V_addr = getelementptr [32 x i8]* %indata_V, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 19 'getelementptr' 'indata_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.73ns)   --->   "%indata_V_load = load i8* %indata_V_addr, align 1" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 20 'load' 'indata_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i17 %coeff_tab1_load to i24" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 22 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.73ns)   --->   "%indata_V_load = load i8* %indata_V_addr, align 1" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 23 'load' 'indata_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %indata_V_load to i24" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 24 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln703 = mul i24 %zext_ln703, %sext_ln703" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 25 'mul' 'mul_ln703' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%outdata_V_addr = getelementptr [32 x i24]* %outdata_V, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 26 'getelementptr' 'outdata_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.73ns)   --->   "store i24 %mul_ln703, i24* %outdata_V_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff_tab1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
spectopmodule_ln0  (spectopmodule    ) [ 00000]
br_ln129           (br               ) [ 01111]
i_0_i              (phi              ) [ 00100]
icmp_ln129         (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01111]
br_ln129           (br               ) [ 00000]
zext_ln131         (zext             ) [ 00011]
coeff_tab1_addr    (getelementptr    ) [ 00010]
ret_ln65           (ret              ) [ 00000]
coeff_tab1_load    (load             ) [ 00001]
indata_V_addr      (getelementptr    ) [ 00001]
specloopname_ln129 (specloopname     ) [ 00000]
zext_ln703         (zext             ) [ 00000]
indata_V_load      (load             ) [ 00000]
sext_ln703         (sext             ) [ 00000]
mul_ln703          (mul              ) [ 00000]
outdata_V_addr     (getelementptr    ) [ 00000]
store_ln131        (store            ) [ 00000]
br_ln129           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_tab1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_fn_top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="coeff_tab1_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="17" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="5" slack="0"/>
<pin id="37" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_load/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="indata_V_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="6" slack="1"/>
<pin id="45" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_V_addr/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_V_load/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="outdata_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="24" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="2"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_V_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln131_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="24" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/4 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i_0_i_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="1"/>
<pin id="69" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_0_i_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln129_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln131_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln703_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="17" slack="1"/>
<pin id="97" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln703_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="102" class="1007" name="mul_ln703_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/4 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="zext_ln131_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="123" class="1005" name="coeff_tab1_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_addr "/>
</bind>
</comp>

<comp id="128" class="1005" name="coeff_tab1_load_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="1"/>
<pin id="130" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_load "/>
</bind>
</comp>

<comp id="133" class="1005" name="indata_V_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indata_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="71" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="71" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="71" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="101"><net_src comp="48" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="95" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="102" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="115"><net_src comp="84" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="120"><net_src comp="90" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="126"><net_src comp="28" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="131"><net_src comp="35" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="136"><net_src comp="41" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata_V | {4 }
 - Input state : 
	Port: window_fn_top : indata_V | {3 4 }
	Port: window_fn_top : coeff_tab1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
		zext_ln131 : 1
		coeff_tab1_addr : 2
		coeff_tab1_load : 3
	State 3
		indata_V_load : 1
	State 4
		sext_ln703 : 1
		mul_ln703 : 2
		store_ln131 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|    add   |      i_fu_84     |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln129_fu_78 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|    mul   | mul_ln703_fu_102 |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln131_fu_90 |    0    |    0    |    0    |
|          | zext_ln703_fu_95 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   sext   | sext_ln703_fu_98 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    1    |    0    |    26   |
|----------|------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|coeff_tab1|    0   |   17   |    9   |
+----------+--------+--------+--------+
|   Total  |    0   |   17   |    9   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|coeff_tab1_addr_reg_123|    5   |
|coeff_tab1_load_reg_128|   17   |
|      i_0_i_reg_67     |    6   |
|       i_reg_112       |    6   |
| indata_V_addr_reg_133 |    5   |
|   zext_ln131_reg_117  |   64   |
+-----------------------+--------+
|         Total         |   103  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_48 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.472  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   26   |
|   Memory  |    0   |    -   |    -   |   17   |    9   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    1   |   120  |   53   |
+-----------+--------+--------+--------+--------+--------+
