[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssignRhsFlat/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<111> l<1:1> el<13:10>
    n<> u<111> t<Description> p<112> c<110> l<1:1> el<13:10>
      n<> u<110> t<Module_declaration> p<111> c<6> l<1:1> el<13:10>
        n<> u<6> t<Module_nonansi_header> p<110> c<2> s<49> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<49> t<Module_item> p<110> c<48> s<57> l<2:1> el<8:7>
          n<> u<48> t<Non_port_module_item> p<49> c<47> l<2:1> el<8:7>
            n<> u<47> t<Module_or_generate_item> p<48> c<46> l<2:1> el<8:7>
              n<> u<46> t<Module_common_item> p<47> c<45> l<2:1> el<8:7>
                n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<2:1> el<8:7>
                  n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<2:1> el<8:7>
                    n<> u<43> t<Data_declaration> p<44> c<42> l<2:1> el<8:7>
                      n<> u<42> t<Type_declaration> p<43> c<40> l<2:1> el<8:7>
                        n<> u<40> t<Data_type> p<42> c<8> s<41> l<2:9> el<8:2>
                          n<> u<8> t<Struct_union> p<40> c<7> s<15> l<2:9> el<2:15>
                            n<> u<7> t<Struct_keyword> p<8> l<2:9> el<2:15>
                          n<> u<15> t<Struct_union_member> p<40> c<11> s<39> l<3:3> el<3:9>
                            n<> u<11> t<Data_type_or_void> p<15> c<10> s<14> l<3:3> el<3:6>
                              n<> u<10> t<Data_type> p<11> c<9> l<3:3> el<3:6>
                                n<> u<9> t<IntegerAtomType_Int> p<10> l<3:3> el<3:6>
                            n<> u<14> t<Variable_decl_assignment_list> p<15> c<13> l<3:7> el<3:8>
                              n<> u<13> t<Variable_decl_assignment> p<14> c<12> l<3:7> el<3:8>
                                n<A> u<12> t<STRING_CONST> p<13> l<3:7> el<3:8>
                          n<> u<39> t<Struct_union_member> p<40> c<33> l<4:3> el<7:14>
                            n<> u<33> t<Data_type_or_void> p<39> c<32> s<38> l<4:3> el<7:4>
                              n<> u<32> t<Data_type> p<33> c<17> l<4:3> el<7:4>
                                n<> u<17> t<Struct_union> p<32> c<16> s<24> l<4:3> el<4:9>
                                  n<> u<16> t<Struct_keyword> p<17> l<4:3> el<4:9>
                                n<> u<24> t<Struct_union_member> p<32> c<20> s<31> l<5:5> el<5:13>
                                  n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<5:5> el<5:10>
                                    n<> u<19> t<Data_type> p<20> c<18> l<5:5> el<5:10>
                                      n<> u<18> t<IntVec_TypeLogic> p<19> l<5:5> el<5:10>
                                  n<> u<23> t<Variable_decl_assignment_list> p<24> c<22> l<5:11> el<5:12>
                                    n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<5:11> el<5:12>
                                      n<B> u<21> t<STRING_CONST> p<22> l<5:11> el<5:12>
                                n<> u<31> t<Struct_union_member> p<32> c<27> l<6:5> el<6:11>
                                  n<> u<27> t<Data_type_or_void> p<31> c<26> s<30> l<6:5> el<6:8>
                                    n<> u<26> t<Data_type> p<27> c<25> l<6:5> el<6:8>
                                      n<> u<25> t<IntegerAtomType_Int> p<26> l<6:5> el<6:8>
                                  n<> u<30> t<Variable_decl_assignment_list> p<31> c<29> l<6:9> el<6:10>
                                    n<> u<29> t<Variable_decl_assignment> p<30> c<28> l<6:9> el<6:10>
                                      n<C> u<28> t<STRING_CONST> p<29> l<6:9> el<6:10>
                            n<> u<38> t<Variable_decl_assignment_list> p<39> c<35> l<7:5> el<7:13>
                              n<> u<35> t<Variable_decl_assignment> p<38> c<34> s<37> l<7:5> el<7:8>
                                n<BC1> u<34> t<STRING_CONST> p<35> l<7:5> el<7:8>
                              n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<7:10> el<7:13>
                                n<BC2> u<36> t<STRING_CONST> p<37> l<7:10> el<7:13>
                        n<ABC> u<41> t<STRING_CONST> p<42> l<8:3> el<8:6>
        n<> u<57> t<Module_item> p<110> c<56> s<108> l<10:1> el<10:10>
          n<> u<56> t<Port_declaration> p<57> c<55> l<10:1> el<10:9>
            n<> u<55> t<Interface_port_declaration> p<56> c<51> l<10:1> el<10:9>
              n<ABC> u<51> t<Interface_identifier> p<55> c<50> s<54> l<10:1> el<10:4>
                n<ABC> u<50> t<STRING_CONST> p<51> l<10:1> el<10:4>
              n<> u<54> t<Interface_identifier_list> p<55> c<53> l<10:5> el<10:9>
                n<test> u<53> t<Interface_identifier> p<54> c<52> l<10:5> el<10:9>
                  n<test> u<52> t<STRING_CONST> p<53> l<10:5> el<10:9>
        n<> u<108> t<Module_item> p<110> c<107> s<109> l<12:1> el<12:62>
          n<> u<107> t<Non_port_module_item> p<108> c<106> l<12:1> el<12:62>
            n<> u<106> t<Module_or_generate_item> p<107> c<105> l<12:1> el<12:62>
              n<> u<105> t<Module_common_item> p<106> c<104> l<12:1> el<12:62>
                n<> u<104> t<Continuous_assign> p<105> c<103> l<12:1> el<12:62>
                  n<> u<103> t<Net_assignment_list> p<104> c<102> l<12:8> el<12:61>
                    n<> u<102> t<Net_assignment> p<103> c<62> l<12:8> el<12:61>
                      n<> u<62> t<Net_lvalue> p<102> c<59> s<101> l<12:8> el<12:12>
                        n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<12:8> el<12:12>
                          n<test> u<58> t<STRING_CONST> p<59> l<12:8> el<12:12>
                        n<> u<61> t<Constant_select> p<62> c<60> l<12:13> el<12:13>
                          n<> u<60> t<Constant_bit_select> p<61> l<12:13> el<12:13>
                      n<> u<101> t<Expression> p<102> c<100> l<12:15> el<12:61>
                        n<> u<100> t<Primary> p<101> c<99> l<12:15> el<12:61>
                          n<> u<99> t<Assignment_pattern_expression> p<100> c<98> l<12:15> el<12:61>
                            n<> u<98> t<Assignment_pattern> p<99> c<64> l<12:15> el<12:61>
                              n<> u<64> t<Structure_pattern_key> p<98> c<63> s<76> l<12:17> el<12:20>
                                n<BC1> u<63> t<STRING_CONST> p<64> l<12:17> el<12:20>
                              n<> u<76> t<Expression> p<98> c<75> s<81> l<12:22> el<12:32>
                                n<> u<75> t<Primary> p<76> c<74> l<12:22> el<12:32>
                                  n<> u<74> t<Assignment_pattern_expression> p<75> c<73> l<12:22> el<12:32>
                                    n<> u<73> t<Assignment_pattern> p<74> c<68> l<12:22> el<12:32>
                                      n<> u<68> t<Expression> p<73> c<67> s<72> l<12:24> el<12:28>
                                        n<> u<67> t<Primary> p<68> c<66> l<12:24> el<12:28>
                                          n<> u<66> t<Primary_literal> p<67> c<65> l<12:24> el<12:28>
                                            n<> u<65> t<Number_1Tickb1> p<66> l<12:24> el<12:28>
                                      n<> u<72> t<Expression> p<73> c<71> l<12:30> el<12:31>
                                        n<> u<71> t<Primary> p<72> c<70> l<12:30> el<12:31>
                                          n<> u<70> t<Primary_literal> p<71> c<69> l<12:30> el<12:31>
                                            n<1> u<69> t<INT_CONST> p<70> l<12:30> el<12:31>
                              n<> u<81> t<Structure_pattern_key> p<98> c<80> s<85> l<12:34> el<12:37>
                                n<> u<80> t<Assignment_pattern_key> p<81> c<79> l<12:34> el<12:37>
                                  n<int> u<79> t<Simple_type> p<80> c<78> l<12:34> el<12:37>
                                    n<> u<78> t<Integer_type> p<79> c<77> l<12:34> el<12:37>
                                      n<> u<77> t<IntegerAtomType_Int> p<78> l<12:34> el<12:37>
                              n<> u<85> t<Expression> p<98> c<84> s<87> l<12:39> el<12:40>
                                n<> u<84> t<Primary> p<85> c<83> l<12:39> el<12:40>
                                  n<> u<83> t<Primary_literal> p<84> c<82> l<12:39> el<12:40>
                                    n<0> u<82> t<INT_CONST> p<83> l<12:39> el<12:40>
                              n<> u<87> t<Structure_pattern_key> p<98> c<86> s<97> l<12:42> el<12:45>
                                n<BC2> u<86> t<STRING_CONST> p<87> l<12:42> el<12:45>
                              n<> u<97> t<Expression> p<98> c<96> l<12:47> el<12:60>
                                n<> u<96> t<Primary> p<97> c<95> l<12:47> el<12:60>
                                  n<> u<95> t<Assignment_pattern_expression> p<96> c<94> l<12:47> el<12:60>
                                    n<> u<94> t<Assignment_pattern> p<95> c<89> l<12:47> el<12:60>
                                      n<> u<89> t<Structure_pattern_key> p<94> c<88> s<93> l<12:49> el<12:56>
                                        n<> u<88> t<Assignment_pattern_key> p<89> l<12:49> el<12:56>
                                      n<> u<93> t<Expression> p<94> c<92> l<12:58> el<12:59>
                                        n<> u<92> t<Primary> p<93> c<91> l<12:58> el<12:59>
                                          n<> u<91> t<Primary_literal> p<92> c<90> l<12:58> el<12:59>
                                            n<0> u<90> t<INT_CONST> p<91> l<12:58> el<12:59>
        n<> u<109> t<ENDMODULE> p<110> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
Identifier                                             2
IntTypespec                                            4
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              3
RefObj                                                 1
RefTypespec                                           13
SourceFile                                             1
StringTypespec                                         3
StructTypespec                                         3
TaggedPattern                                          4
TypedefTypespec                                        1
TypespecMember                                         7
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                54
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssignRhsFlat/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiName:work@dut
  |vpiTypedef:
  \_TypedefTypespec: (ABC), line:8:3, endln:8:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiName:
    \_Identifier: (ABC)
      |vpiParent:
      \_TypedefTypespec: (ABC), line:8:3, endln:8:6
      |vpiName:ABC
    |vpiTypedefAlias:
    \_RefTypespec: (work@dut.ABC), line:2:9, endln:8:2
      |vpiParent:
      \_TypedefTypespec: (ABC), line:8:3, endln:8:6
      |vpiFullName:work@dut.ABC
      |vpiActual:
      \_StructTypespec: , line:2:9, endln:8:2
  |vpiTypedef:
  \_StructTypespec: , line:2:9, endln:8:2
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiTypespecMember:
    \_TypespecMember: (A), line:3:7, endln:3:8
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:A
      |vpiTypespec:
      \_RefTypespec: (work@dut.A), line:3:3, endln:3:6
        |vpiParent:
        \_TypespecMember: (A), line:3:7, endln:3:8
        |vpiFullName:work@dut.A
        |vpiActual:
        \_IntTypespec: , line:3:3, endln:3:6
    |vpiTypespecMember:
    \_TypespecMember: (BC1), line:7:5, endln:7:8
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:BC1
      |vpiTypespec:
      \_RefTypespec: (work@dut.BC1), line:4:3, endln:7:4
        |vpiParent:
        \_TypespecMember: (BC1), line:7:5, endln:7:8
        |vpiFullName:work@dut.BC1
        |vpiActual:
        \_StructTypespec: , line:4:3, endln:7:4
    |vpiTypespecMember:
    \_TypespecMember: (BC2), line:7:10, endln:7:13
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:8:2
      |vpiName:BC2
      |vpiTypespec:
      \_RefTypespec: (work@dut.BC2), line:4:3, endln:7:4
        |vpiParent:
        \_TypespecMember: (BC2), line:7:10, endln:7:13
        |vpiFullName:work@dut.BC2
        |vpiActual:
        \_StructTypespec: , line:4:3, endln:7:4
  |vpiTypedef:
  \_IntTypespec: , line:3:3, endln:3:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiSigned:1
  |vpiTypedef:
  \_StructTypespec: , line:4:3, endln:7:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiTypespecMember:
    \_TypespecMember: (B), line:5:11, endln:5:12
      |vpiParent:
      \_StructTypespec: , line:4:3, endln:7:4
      |vpiName:B
      |vpiTypespec:
      \_RefTypespec: (work@dut.B), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (B), line:5:11, endln:5:12
        |vpiFullName:work@dut.B
        |vpiActual:
        \_LogicTypespec: , line:5:5, endln:5:10
    |vpiTypespecMember:
    \_TypespecMember: (C), line:6:9, endln:6:10
      |vpiParent:
      \_StructTypespec: , line:4:3, endln:7:4
      |vpiName:C
      |vpiTypespec:
      \_RefTypespec: (work@dut.C), line:6:5, endln:6:8
        |vpiParent:
        \_TypespecMember: (C), line:6:9, endln:6:10
        |vpiFullName:work@dut.C
        |vpiActual:
        \_IntTypespec: , line:3:3, endln:3:6
  |vpiTypedef:
  \_LogicTypespec: , line:5:5, endln:5:10
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
  |vpiTypedef:
  \_StringTypespec: , line:12:17, endln:12:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
  |vpiImportTypespec:
  \_TypedefTypespec: (ABC), line:8:3, endln:8:6
  |vpiImportTypespec:
  \_StructTypespec: , line:2:9, endln:8:2
  |vpiImportTypespec:
  \_IntTypespec: , line:3:3, endln:3:6
  |vpiImportTypespec:
  \_StructTypespec: , line:4:3, endln:7:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:5, endln:5:10
  |vpiImportTypespec:
  \_StringTypespec: , line:12:17, endln:12:20
  |vpiImportTypespec:
  \_Net: (work@dut.test), line:10:5, endln:10:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.test.ABC), line:10:1, endln:10:4
      |vpiParent:
      \_Net: (work@dut.test), line:10:5, endln:10:9
      |vpiName:ABC
      |vpiFullName:work@dut.test.ABC
      |vpiActual:
      \_TypedefTypespec: (ABC), line:8:3, endln:8:6
    |vpiName:test
    |vpiFullName:work@dut.test
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.test), line:10:5, endln:10:9
  |vpiContAssign:
  \_ContAssign: , line:12:8, endln:12:61
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Operation: , line:12:15, endln:12:61
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:61
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:12:17, endln:12:32
        |vpiParent:
        \_Operation: , line:12:15, endln:12:61
        |vpiPattern:
        \_Operation: , line:12:22, endln:12:32
          |vpiParent:
          \_TaggedPattern: , line:12:17, endln:12:32
          |vpiOpType:75
          |vpiOperand:
          \_Constant: , line:12:24, endln:12:28
            |vpiParent:
            \_Operation: , line:12:22, endln:12:32
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiOperand:
          \_Constant: , line:12:30, endln:12:31
            |vpiParent:
            \_Operation: , line:12:22, endln:12:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@dut.BC1), line:12:17, endln:12:20
          |vpiParent:
          \_TaggedPattern: , line:12:17, endln:12:32
          |vpiName:BC1
          |vpiFullName:work@dut.BC1
          |vpiActual:
          \_StringTypespec: , line:12:17, endln:12:20
      |vpiOperand:
      \_TaggedPattern: , line:12:34, endln:12:40
        |vpiParent:
        \_Operation: , line:12:15, endln:12:61
        |vpiPattern:
        \_Constant: , line:12:39, endln:12:40
          |vpiParent:
          \_TaggedPattern: , line:12:34, endln:12:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@dut), line:12:34, endln:12:37
          |vpiParent:
          \_TaggedPattern: , line:12:34, endln:12:40
          |vpiFullName:work@dut
          |vpiActual:
          \_IntTypespec: , line:3:3, endln:3:6
      |vpiOperand:
      \_TaggedPattern: , line:12:42, endln:12:60
        |vpiParent:
        \_Operation: , line:12:15, endln:12:61
        |vpiPattern:
        \_Operation: , line:12:47, endln:12:60
          |vpiParent:
          \_TaggedPattern: , line:12:42, endln:12:60
          |vpiOpType:75
          |vpiOperand:
          \_TaggedPattern: , line:12:49, endln:12:59
            |vpiParent:
            \_Operation: , line:12:47, endln:12:60
            |vpiPattern:
            \_Constant: , line:12:58, endln:12:59
              |vpiParent:
              \_TaggedPattern: , line:12:49, endln:12:59
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiTypespec:
            \_RefTypespec: (work@dut), line:12:49, endln:12:56
              |vpiParent:
              \_TaggedPattern: , line:12:49, endln:12:59
              |vpiFullName:work@dut
              |vpiActual:
              \_StringTypespec: , line:12:17, endln:12:20
        |vpiTypespec:
        \_RefTypespec: (work@dut.BC2), line:12:42, endln:12:45
          |vpiParent:
          \_TaggedPattern: , line:12:42, endln:12:60
          |vpiName:BC2
          |vpiFullName:work@dut.BC2
          |vpiActual:
          \_StringTypespec: , line:12:17, endln:12:20
    |vpiLhs:
    \_RefObj: (work@dut.test), line:12:8, endln:12:12
      |vpiParent:
      \_ContAssign: , line:12:8, endln:12:61
      |vpiName:test
      |vpiFullName:work@dut.test
      |vpiActual:
      \_Net: (work@dut.test), line:10:5, endln:10:9
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignRhsFlat/dut.sv, line:1:1, endln:13:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
