;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	JMP <-127, 100
	JMP <-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SLT 121, 10
	MOV 30, 9
	MOV 30, 9
	JMP @12, #296
	JMP -207, @-120
	SUB @-127, 100
	SLT 121, 13
	ADD 210, 60
	ADD 210, 60
	MOV 12, @10
	JMP <-127, 100
	JMP <121, 106
	JMP <121, 100
	JMP -207, @-120
	SPL @72, #206
	JMN -207, @-120
	MOV @102, -101
	MOV @102, -101
	SUB @121, 106
	JMP -207, @-120
	SPL 0, <806
	JMP 20, <12
	DJN 212, #810
	JMP <121, 106
	JMP <121, 106
	ADD 210, 60
	SUB #12, @201
	JMP @12, #206
	JMP 12, #10
	SUB @-127, 100
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	DJN 0, <806
	DJN 0, <806
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	JMN <121, 106
	MOV -1, <-20
	MOV -1, <-20
