INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nate/Desktop/UPD_Files/4th_Year/1st_Semester/CoE_168/SPI_Protocol_Implementation/SPI_Protocol_Implementation.sim/sim_1/synth/func/xsim/spi_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module spi_slave
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nate/Desktop/UPD_Files/4th_Year/1st_Semester/CoE_168/Exercise4/Exercise4/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nate/Desktop/UPD_Files/4th_Year/1st_Semester/CoE_168/Exercise4/Exercise4/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
