0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/atomi/GitHub/hw-viv/renshu/renshu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1715832525,verilog,,,,design_1_wrapper,,,,,,,,
C:/Users/atomi/GitHub/hw-viv/renshu/renshu.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,1715832526,verilog,,C:/Users/atomi/GitHub/hw-viv/renshu/renshu.ip_user_files/bd/design_1/sim/design_1.v,,design_1_util_vector_logic_0_0,,,,,,,,
C:/Users/atomi/GitHub/hw-viv/renshu/renshu.ip_user_files/bd/design_1/sim/design_1.v,1715832525,verilog,,C:/Users/atomi/GitHub/hw-viv/renshu/renshu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/atomi/GitHub/hw-viv/renshu/renshu.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
