/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top.difference" *)
(* generator = "nMigen" *)
module difference(pixel_in1, predic_in1, pixel_in2, predic_in2, pixel_in3, predic_in3, pixel_in4, predic_in4, rst, clk, val_out1, val_out2, val_out3, val_out4, valid_out, valid_in);
  wire [16:0] \$1 ;
  wire [16:0] \$3 ;
  wire [16:0] \$5 ;
  wire [16:0] \$7 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:22" *)
  reg [16:0] \$next\val_out1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:23" *)
  reg [16:0] \$next\val_out2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:24" *)
  reg [16:0] \$next\val_out3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:25" *)
  reg [16:0] \$next\val_out4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:28" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:12" *)
  input [15:0] pixel_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:13" *)
  input [15:0] pixel_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:14" *)
  input [15:0] pixel_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:15" *)
  input [15:0] pixel_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:17" *)
  input [15:0] predic_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:18" *)
  input [15:0] predic_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:19" *)
  input [15:0] predic_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:20" *)
  input [15:0] predic_in4;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 17'h00000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:22" *)
  output [16:0] val_out1;
  reg [16:0] val_out1 = 17'h00000;
  (* init = 17'h00000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:23" *)
  output [16:0] val_out2;
  reg [16:0] val_out2 = 17'h00000;
  (* init = 17'h00000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:24" *)
  output [16:0] val_out3;
  reg [16:0] val_out3 = 17'h00000;
  (* init = 17'h00000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:25" *)
  output [16:0] val_out4;
  reg [16:0] val_out4 = 17'h00000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:27" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:28" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$1  = pixel_in1 - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:44" *) predic_in1;
  assign \$3  = pixel_in2 - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:45" *) predic_in2;
  assign \$5  = pixel_in3 - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:46" *) predic_in3;
  assign \$7  = pixel_in4 - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:47" *) predic_in4;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      val_out4 <= \$next\val_out4 ;
  always @(posedge clk)
      val_out3 <= \$next\val_out3 ;
  always @(posedge clk)
      val_out2 <= \$next\val_out2 ;
  always @(posedge clk)
      val_out1 <= \$next\val_out1 ;
  always @* begin
    \$next\val_out1  = val_out1;
    casez (valid_in)
      1'h1:
          \$next\val_out1  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out1  = 17'h00000;
    endcase
  end
  always @* begin
    \$next\val_out2  = val_out2;
    casez (valid_in)
      1'h1:
          \$next\val_out2  = \$3 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out2  = 17'h00000;
    endcase
  end
  always @* begin
    \$next\val_out3  = val_out3;
    casez (valid_in)
      1'h1:
          \$next\val_out3  = \$5 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out3  = 17'h00000;
    endcase
  end
  always @* begin
    \$next\val_out4  = val_out4;
    casez (valid_in)
      1'h1:
          \$next\val_out4  = \$7 ;
    endcase
    casez (rst)
      1'h1:
          \$next\val_out4  = 17'h00000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "top.encode" *)
(* generator = "nMigen" *)
module encode(valid_in, ssss1, val_in2, ssss2, val_in3, ssss3, val_in4, ssss4, rst, clk, enc_out1, enc_ctr1, enc_out2, enc_ctr2, enc_out3, enc_ctr3, enc_out4, enc_ctr4, valid_out, val_in1);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:96" *)
  reg [4:0] \$next\enc_ctr1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:97" *)
  reg [4:0] \$next\enc_ctr2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:98" *)
  reg [4:0] \$next\enc_ctr3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:99" *)
  reg [4:0] \$next\enc_ctr4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:91" *)
  reg [30:0] \$next\enc_out1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:92" *)
  reg [30:0] \$next\enc_out2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:93" *)
  reg [30:0] \$next\enc_out3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:94" *)
  reg [30:0] \$next\enc_out4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  reg [4:0] \$next\pixel1_ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  reg [15:0] \$next\pixel1_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  reg \$next\pixel1_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  reg [4:0] \$next\pixel2_ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  reg [15:0] \$next\pixel2_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  reg \$next\pixel2_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  reg [4:0] \$next\pixel3_ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  reg [15:0] \$next\pixel3_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  reg \$next\pixel3_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  reg [4:0] \$next\pixel4_ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  reg [15:0] \$next\pixel4_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  reg \$next\pixel4_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:149" *)
  reg \$next\valid_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:102" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:96" *)
  output [4:0] enc_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:97" *)
  output [4:0] enc_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:98" *)
  output [4:0] enc_ctr3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:99" *)
  output [4:0] enc_ctr4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:91" *)
  output [30:0] enc_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:92" *)
  output [30:0] enc_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:93" *)
  output [30:0] enc_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:94" *)
  output [30:0] enc_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  wire [4:0] pixel1_enc_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  wire [30:0] pixel1_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  wire [4:0] pixel1_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  wire [15:0] pixel1_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  wire pixel1_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  wire [4:0] pixel2_enc_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  wire [30:0] pixel2_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  wire [4:0] pixel2_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  wire [15:0] pixel2_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  wire pixel2_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  wire [4:0] pixel3_enc_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  wire [30:0] pixel3_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  wire [4:0] pixel3_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  wire [15:0] pixel3_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  wire pixel3_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  wire [4:0] pixel4_enc_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  wire [30:0] pixel4_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  wire [4:0] pixel4_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  wire [15:0] pixel4_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  wire pixel4_valid;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:86" *)
  input [4:0] ssss1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:87" *)
  input [4:0] ssss2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:88" *)
  input [4:0] ssss3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:89" *)
  input [4:0] ssss4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:81" *)
  input [15:0] val_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:82" *)
  input [15:0] val_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:83" *)
  input [15:0] val_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:84" *)
  input [15:0] val_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:101" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:149" *)
  reg valid_late = 1'h0;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:102" *)
  output valid_out;
  reg valid_out = 1'h0;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  \pixel1$1  pixel1 (
    .clk(clk),
    .enc_ctr(pixel1_enc_ctr),
    .enc_out(pixel1_enc_out),
    .rst(rst),
    .ssss(pixel1_ssss),
    .val_in(pixel1_val_in),
    .valid(pixel1_valid)
  );
  \pixel2$2  pixel2 (
    .clk(clk),
    .enc_ctr(pixel2_enc_ctr),
    .enc_out(pixel2_enc_out),
    .rst(rst),
    .ssss(pixel2_ssss),
    .val_in(pixel2_val_in),
    .valid(pixel2_valid)
  );
  \pixel3$3  pixel3 (
    .clk(clk),
    .enc_ctr(pixel3_enc_ctr),
    .enc_out(pixel3_enc_out),
    .rst(rst),
    .ssss(pixel3_ssss),
    .val_in(pixel3_val_in),
    .valid(pixel3_valid)
  );
  \pixel4$4  pixel4 (
    .clk(clk),
    .enc_ctr(pixel4_enc_ctr),
    .enc_out(pixel4_enc_out),
    .rst(rst),
    .ssss(pixel4_ssss),
    .val_in(pixel4_val_in),
    .valid(pixel4_valid)
  );
  always @* begin
    \$next\pixel1_val_in  = 16'h0000;
    \$next\pixel1_val_in  = val_in1;
  end
  always @* begin
    \$next\pixel1_valid  = 1'h0;
    \$next\pixel1_valid  = valid_in;
  end
  always @* begin
    \$next\pixel3_val_in  = 16'h0000;
    \$next\pixel3_val_in  = val_in3;
  end
  always @* begin
    \$next\pixel3_valid  = 1'h0;
    \$next\pixel3_valid  = valid_in;
  end
  always @* begin
    \$next\pixel3_ssss  = 5'h00;
    \$next\pixel3_ssss  = ssss3;
  end
  always @* begin
    \$next\enc_out3  = 31'h00000000;
    \$next\enc_out3  = pixel3_enc_out;
  end
  always @* begin
    \$next\enc_ctr3  = 5'h00;
    \$next\enc_ctr3  = pixel3_enc_ctr;
  end
  always @* begin
    \$next\pixel4_val_in  = 16'h0000;
    \$next\pixel4_val_in  = val_in4;
  end
  always @* begin
    \$next\pixel4_valid  = 1'h0;
    \$next\pixel4_valid  = valid_in;
  end
  always @* begin
    \$next\pixel4_ssss  = 5'h00;
    \$next\pixel4_ssss  = ssss4;
  end
  always @* begin
    \$next\enc_out4  = 31'h00000000;
    \$next\enc_out4  = pixel4_enc_out;
  end
  always @* begin
    \$next\enc_ctr4  = 5'h00;
    \$next\enc_ctr4  = pixel4_enc_ctr;
  end
  always @* begin
    \$next\pixel1_ssss  = 5'h00;
    \$next\pixel1_ssss  = ssss1;
  end
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_late;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\enc_out1  = 31'h00000000;
    \$next\enc_out1  = pixel1_enc_out;
  end
  always @* begin
    \$next\enc_ctr1  = 5'h00;
    \$next\enc_ctr1  = pixel1_enc_ctr;
  end
  always @* begin
    \$next\pixel2_val_in  = 16'h0000;
    \$next\pixel2_val_in  = val_in2;
  end
  always @* begin
    \$next\pixel2_valid  = 1'h0;
    \$next\pixel2_valid  = valid_in;
  end
  always @* begin
    \$next\pixel2_ssss  = 5'h00;
    \$next\pixel2_ssss  = ssss2;
  end
  always @* begin
    \$next\enc_out2  = 31'h00000000;
    \$next\enc_out2  = pixel2_enc_out;
  end
  always @* begin
    \$next\enc_ctr2  = 5'h00;
    \$next\enc_ctr2  = pixel2_enc_ctr;
  end
  assign enc_ctr4 = \$next\enc_ctr4 ;
  assign enc_out4 = \$next\enc_out4 ;
  assign pixel4_ssss = \$next\pixel4_ssss ;
  assign pixel4_valid = \$next\pixel4_valid ;
  assign pixel4_val_in = \$next\pixel4_val_in ;
  assign enc_ctr3 = \$next\enc_ctr3 ;
  assign enc_out3 = \$next\enc_out3 ;
  assign pixel3_ssss = \$next\pixel3_ssss ;
  assign pixel3_valid = \$next\pixel3_valid ;
  assign pixel3_val_in = \$next\pixel3_val_in ;
  assign enc_ctr2 = \$next\enc_ctr2 ;
  assign enc_out2 = \$next\enc_out2 ;
  assign pixel2_ssss = \$next\pixel2_ssss ;
  assign pixel2_valid = \$next\pixel2_valid ;
  assign pixel2_val_in = \$next\pixel2_val_in ;
  assign enc_ctr1 = \$next\enc_ctr1 ;
  assign enc_out1 = \$next\enc_out1 ;
  assign pixel1_ssss = \$next\pixel1_ssss ;
  assign pixel1_valid = \$next\pixel1_valid ;
  assign pixel1_val_in = \$next\pixel1_val_in ;
endmodule

(* \nmigen.hierarchy  = "top.merge" *)
(* generator = "nMigen" *)
module merge(enc_in_ctr1, enc_in2, enc_in_ctr2, valid_in, enc_in3, enc_in_ctr3, enc_in4, enc_in_ctr4, rst, clk, enc_out, enc_out_ctr, valid_out, enc_in1);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:57" *)
  reg [123:0] \$next\enc_out ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:58" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  reg [30:0] \$next\merger_lvl1_1_enc_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  reg [30:0] \$next\merger_lvl1_1_enc_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  reg [4:0] \$next\merger_lvl1_1_enc_in_ctr1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  reg [4:0] \$next\merger_lvl1_1_enc_in_ctr2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  reg \$next\merger_lvl1_1_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  reg [30:0] \$next\merger_lvl1_2_enc_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  reg [30:0] \$next\merger_lvl1_2_enc_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  reg [4:0] \$next\merger_lvl1_2_enc_in_ctr1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  reg [4:0] \$next\merger_lvl1_2_enc_in_ctr2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  reg \$next\merger_lvl1_2_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  reg [61:0] \$next\merger_lvl2_enc_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  reg [61:0] \$next\merger_lvl2_enc_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  reg [5:0] \$next\merger_lvl2_enc_in_ctr1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  reg [5:0] \$next\merger_lvl2_enc_in_ctr2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  reg \$next\merger_lvl2_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:61" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:48" *)
  input [30:0] enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:50" *)
  input [30:0] enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:52" *)
  input [30:0] enc_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:54" *)
  input [30:0] enc_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:49" *)
  input [4:0] enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:51" *)
  input [4:0] enc_in_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:53" *)
  input [4:0] enc_in_ctr3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:55" *)
  input [4:0] enc_in_ctr4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:57" *)
  output [123:0] enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:58" *)
  output [6:0] enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  wire [30:0] merger_lvl1_1_enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  wire [30:0] merger_lvl1_1_enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  wire [4:0] merger_lvl1_1_enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  wire [4:0] merger_lvl1_1_enc_in_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  wire [61:0] merger_lvl1_1_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  wire [5:0] merger_lvl1_1_enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  wire merger_lvl1_1_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  wire merger_lvl1_1_valid_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  wire [30:0] merger_lvl1_2_enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  wire [30:0] merger_lvl1_2_enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  wire [4:0] merger_lvl1_2_enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  wire [4:0] merger_lvl1_2_enc_in_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  wire [61:0] merger_lvl1_2_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  wire [5:0] merger_lvl1_2_enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  wire merger_lvl1_2_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  wire [61:0] merger_lvl2_enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  wire [61:0] merger_lvl2_enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  wire [5:0] merger_lvl2_enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  wire [5:0] merger_lvl2_enc_in_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  wire [123:0] merger_lvl2_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  wire [6:0] merger_lvl2_enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  wire merger_lvl2_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  wire merger_lvl2_valid_out;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:60" *)
  input valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:61" *)
  output valid_out;
  merger_lvl1_1 merger_lvl1_1 (
    .clk(clk),
    .enc_in1(merger_lvl1_1_enc_in1),
    .enc_in2(merger_lvl1_1_enc_in2),
    .enc_in_ctr1(merger_lvl1_1_enc_in_ctr1),
    .enc_in_ctr2(merger_lvl1_1_enc_in_ctr2),
    .enc_out(merger_lvl1_1_enc_out),
    .enc_out_ctr(merger_lvl1_1_enc_out_ctr),
    .rst(rst),
    .valid_in(merger_lvl1_1_valid_in),
    .valid_out(merger_lvl1_1_valid_out)
  );
  merger_lvl1_2 merger_lvl1_2 (
    .clk(clk),
    .enc_in1(merger_lvl1_2_enc_in1),
    .enc_in2(merger_lvl1_2_enc_in2),
    .enc_in_ctr1(merger_lvl1_2_enc_in_ctr1),
    .enc_in_ctr2(merger_lvl1_2_enc_in_ctr2),
    .enc_out(merger_lvl1_2_enc_out),
    .enc_out_ctr(merger_lvl1_2_enc_out_ctr),
    .rst(rst),
    .valid_in(merger_lvl1_2_valid_in)
  );
  merger_lvl2 merger_lvl2 (
    .clk(clk),
    .enc_in1(merger_lvl2_enc_in1),
    .enc_in2(merger_lvl2_enc_in2),
    .enc_in_ctr1(merger_lvl2_enc_in_ctr1),
    .enc_in_ctr2(merger_lvl2_enc_in_ctr2),
    .enc_out(merger_lvl2_enc_out),
    .enc_out_ctr(merger_lvl2_enc_out_ctr),
    .rst(rst),
    .valid_in(merger_lvl2_valid_in),
    .valid_out(merger_lvl2_valid_out)
  );
  always @* begin
    \$next\merger_lvl1_1_enc_in1  = 31'h00000000;
    \$next\merger_lvl1_1_enc_in1  = enc_in1;
  end
  always @* begin
    \$next\merger_lvl1_1_enc_in_ctr1  = 5'h00;
    \$next\merger_lvl1_1_enc_in_ctr1  = enc_in_ctr1;
  end
  always @* begin
    \$next\merger_lvl2_enc_in1  = 62'h0000000000000000;
    \$next\merger_lvl2_enc_in1  = merger_lvl1_1_enc_out;
  end
  always @* begin
    \$next\merger_lvl2_enc_in_ctr1  = 6'h00;
    \$next\merger_lvl2_enc_in_ctr1  = merger_lvl1_1_enc_out_ctr;
  end
  always @* begin
    \$next\merger_lvl2_enc_in2  = 62'h0000000000000000;
    \$next\merger_lvl2_enc_in2  = merger_lvl1_2_enc_out;
  end
  always @* begin
    \$next\merger_lvl2_enc_in_ctr2  = 6'h00;
    \$next\merger_lvl2_enc_in_ctr2  = merger_lvl1_2_enc_out_ctr;
  end
  always @* begin
    \$next\merger_lvl2_valid_in  = 1'h0;
    \$next\merger_lvl2_valid_in  = merger_lvl1_1_valid_out;
  end
  always @* begin
    \$next\enc_out  = 124'h0000000000000000000000000000000;
    \$next\enc_out  = merger_lvl2_enc_out;
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = merger_lvl2_enc_out_ctr;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = merger_lvl2_valid_out;
  end
  always @* begin
    \$next\merger_lvl1_1_enc_in2  = 31'h00000000;
    \$next\merger_lvl1_1_enc_in2  = enc_in2;
  end
  always @* begin
    \$next\merger_lvl1_1_enc_in_ctr2  = 5'h00;
    \$next\merger_lvl1_1_enc_in_ctr2  = enc_in_ctr2;
  end
  always @* begin
    \$next\merger_lvl1_1_valid_in  = 1'h0;
    \$next\merger_lvl1_1_valid_in  = valid_in;
  end
  always @* begin
    \$next\merger_lvl1_2_enc_in1  = 31'h00000000;
    \$next\merger_lvl1_2_enc_in1  = enc_in3;
  end
  always @* begin
    \$next\merger_lvl1_2_enc_in_ctr1  = 5'h00;
    \$next\merger_lvl1_2_enc_in_ctr1  = enc_in_ctr3;
  end
  always @* begin
    \$next\merger_lvl1_2_enc_in2  = 31'h00000000;
    \$next\merger_lvl1_2_enc_in2  = enc_in4;
  end
  always @* begin
    \$next\merger_lvl1_2_enc_in_ctr2  = 5'h00;
    \$next\merger_lvl1_2_enc_in_ctr2  = enc_in_ctr4;
  end
  always @* begin
    \$next\merger_lvl1_2_valid_in  = 1'h0;
    \$next\merger_lvl1_2_valid_in  = valid_in;
  end
  assign valid_out = \$next\valid_out ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign merger_lvl2_valid_in = \$next\merger_lvl2_valid_in ;
  assign merger_lvl2_enc_in_ctr2 = \$next\merger_lvl2_enc_in_ctr2 ;
  assign merger_lvl2_enc_in2 = \$next\merger_lvl2_enc_in2 ;
  assign merger_lvl2_enc_in_ctr1 = \$next\merger_lvl2_enc_in_ctr1 ;
  assign merger_lvl2_enc_in1 = \$next\merger_lvl2_enc_in1 ;
  assign merger_lvl1_2_valid_in = \$next\merger_lvl1_2_valid_in ;
  assign merger_lvl1_2_enc_in_ctr2 = \$next\merger_lvl1_2_enc_in_ctr2 ;
  assign merger_lvl1_2_enc_in2 = \$next\merger_lvl1_2_enc_in2 ;
  assign merger_lvl1_2_enc_in_ctr1 = \$next\merger_lvl1_2_enc_in_ctr1 ;
  assign merger_lvl1_2_enc_in1 = \$next\merger_lvl1_2_enc_in1 ;
  assign merger_lvl1_1_valid_in = \$next\merger_lvl1_1_valid_in ;
  assign merger_lvl1_1_enc_in_ctr2 = \$next\merger_lvl1_1_enc_in_ctr2 ;
  assign merger_lvl1_1_enc_in2 = \$next\merger_lvl1_1_enc_in2 ;
  assign merger_lvl1_1_enc_in_ctr1 = \$next\merger_lvl1_1_enc_in_ctr1 ;
  assign merger_lvl1_1_enc_in1 = \$next\merger_lvl1_1_enc_in1 ;
endmodule

(* \nmigen.hierarchy  = "top.merge.merger_lvl1_1" *)
(* generator = "nMigen" *)
module merger_lvl1_1(enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, rst, clk, enc_out_ctr, enc_out, valid_out, valid_in);
  wire [5:0] \$1 ;
  wire [61:0] \$3 ;
  wire [61:0] \$5 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  reg [61:0] \$next\enc_out ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  reg [5:0] \$next\enc_out_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  input [30:0] enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  input [30:0] enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  input [4:0] enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  input [4:0] enc_in_ctr2;
  (* init = 62'h0000000000000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  output [61:0] enc_out;
  reg [61:0] enc_out = 62'h0000000000000000;
  (* init = 6'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  output [5:0] enc_out_ctr;
  reg [5:0] enc_out_ctr = 6'h00;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:35" *) enc_in_ctr2;
  assign \$3  = enc_in1 <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in_ctr2;
  assign \$5  = \$3  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in2;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$5 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 62'h0000000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "top.merge.merger_lvl1_2" *)
(* generator = "nMigen" *)
module merger_lvl1_2(enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, rst, clk, enc_out_ctr, enc_out, valid_in);
  wire [5:0] \$1 ;
  wire [61:0] \$3 ;
  wire [61:0] \$5 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  reg [61:0] \$next\enc_out ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  reg [5:0] \$next\enc_out_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  input [30:0] enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  input [30:0] enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  input [4:0] enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  input [4:0] enc_in_ctr2;
  (* init = 62'h0000000000000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  output [61:0] enc_out;
  reg [61:0] enc_out = 62'h0000000000000000;
  (* init = 6'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  output [5:0] enc_out_ctr;
  reg [5:0] enc_out_ctr = 6'h00;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:35" *) enc_in_ctr2;
  assign \$3  = enc_in1 <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in_ctr2;
  assign \$5  = \$3  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in2;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 6'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$5 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 62'h0000000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "top.merge.merger_lvl2" *)
(* generator = "nMigen" *)
module merger_lvl2(enc_in_ctr1, enc_in_ctr2, enc_in1, enc_in2, rst, clk, enc_out_ctr, enc_out, valid_out, valid_in);
  wire [6:0] \$1 ;
  wire [124:0] \$3 ;
  wire [124:0] \$4 ;
  wire [124:0] \$6 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  reg [123:0] \$next\enc_out ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:11" *)
  input [61:0] enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:14" *)
  input [61:0] enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:12" *)
  input [5:0] enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:15" *)
  input [5:0] enc_in_ctr2;
  (* init = 124'h0000000000000000000000000000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:17" *)
  output [123:0] enc_out;
  reg [123:0] enc_out = 124'h0000000000000000000000000000000;
  (* init = 7'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:18" *)
  output [6:0] enc_out_ctr;
  reg [6:0] enc_out_ctr = 7'h00;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:20" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:21" *)
  output valid_out;
  reg valid_out = 1'h0;
  assign \$1  = enc_in_ctr1 + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:35" *) enc_in_ctr2;
  assign \$4  = enc_in1 <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in_ctr2;
  assign \$6  = \$4  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:36" *) enc_in2;
  always @(posedge clk)
      enc_out_ctr <= \$next\enc_out_ctr ;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @* begin
    \$next\enc_out_ctr  = enc_out_ctr;
    casez (valid_in)
      1'h1:
          \$next\enc_out_ctr  = \$1 ;
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out_ctr  = 7'h00;
    endcase
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_in)
      1'h1:
          \$next\enc_out  = \$3 [123:0];
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 124'h0000000000000000000000000000000;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  assign \$3  = \$6 ;
endmodule

(* \nmigen.hierarchy  = "top.normalize" *)
(* generator = "nMigen" *)
module normalize(valid_in, val_in2, val_in3, val_in4, rst, clk, ssss1, val_out1, ssss2, val_out2, ssss3, val_out3, ssss4, val_out4, valid_out, val_in1);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  reg [16:0] \$next\pixel1_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  reg \$next\pixel1_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  reg [16:0] \$next\pixel2_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  reg \$next\pixel2_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  reg [16:0] \$next\pixel3_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  reg \$next\pixel3_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  reg [16:0] \$next\pixel4_val_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  reg \$next\pixel4_valid ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:79" *)
  reg [4:0] \$next\ssss1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:80" *)
  reg [4:0] \$next\ssss2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:81" *)
  reg [4:0] \$next\ssss3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:82" *)
  reg [4:0] \$next\ssss4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:74" *)
  reg [15:0] \$next\val_out1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:75" *)
  reg [15:0] \$next\val_out2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:76" *)
  reg [15:0] \$next\val_out3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:77" *)
  reg [15:0] \$next\val_out4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:85" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  wire [4:0] pixel1_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  wire [16:0] pixel1_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  wire [15:0] pixel1_val_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  wire pixel1_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  wire [4:0] pixel2_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  wire [16:0] pixel2_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  wire [15:0] pixel2_val_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  wire pixel2_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  wire [4:0] pixel3_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  wire [16:0] pixel3_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  wire [15:0] pixel3_val_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  wire pixel3_valid;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  wire [4:0] pixel4_ssss;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  wire [16:0] pixel4_val_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  wire [15:0] pixel4_val_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  wire pixel4_valid;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:79" *)
  output [4:0] ssss1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:80" *)
  output [4:0] ssss2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:81" *)
  output [4:0] ssss3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:82" *)
  output [4:0] ssss4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:69" *)
  input [16:0] val_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:70" *)
  input [16:0] val_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:71" *)
  input [16:0] val_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:72" *)
  input [16:0] val_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:74" *)
  output [15:0] val_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:75" *)
  output [15:0] val_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:76" *)
  output [15:0] val_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:77" *)
  output [15:0] val_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:84" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:85" *)
  output valid_out;
  reg valid_out = 1'h0;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  pixel1 pixel1 (
    .clk(clk),
    .rst(rst),
    .ssss(pixel1_ssss),
    .val_in(pixel1_val_in),
    .val_out(pixel1_val_out),
    .valid(pixel1_valid)
  );
  pixel2 pixel2 (
    .clk(clk),
    .rst(rst),
    .ssss(pixel2_ssss),
    .val_in(pixel2_val_in),
    .val_out(pixel2_val_out),
    .valid(pixel2_valid)
  );
  pixel3 pixel3 (
    .clk(clk),
    .rst(rst),
    .ssss(pixel3_ssss),
    .val_in(pixel3_val_in),
    .val_out(pixel3_val_out),
    .valid(pixel3_valid)
  );
  pixel4 pixel4 (
    .clk(clk),
    .rst(rst),
    .ssss(pixel4_ssss),
    .val_in(pixel4_val_in),
    .val_out(pixel4_val_out),
    .valid(pixel4_valid)
  );
  always @* begin
    \$next\pixel1_val_in  = 17'h00000;
    \$next\pixel1_val_in  = val_in1;
  end
  always @* begin
    \$next\pixel1_valid  = 1'h0;
    \$next\pixel1_valid  = valid_in;
  end
  always @* begin
    \$next\ssss3  = 5'h00;
    \$next\ssss3  = pixel3_ssss;
  end
  always @* begin
    \$next\val_out3  = 16'h0000;
    \$next\val_out3  = pixel3_val_out;
  end
  always @* begin
    \$next\pixel4_val_in  = 17'h00000;
    \$next\pixel4_val_in  = val_in4;
  end
  always @* begin
    \$next\pixel4_valid  = 1'h0;
    \$next\pixel4_valid  = valid_in;
  end
  always @* begin
    \$next\ssss4  = 5'h00;
    \$next\ssss4  = pixel4_ssss;
  end
  always @* begin
    \$next\val_out4  = 16'h0000;
    \$next\val_out4  = pixel4_val_out;
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss1  = 5'h00;
    \$next\ssss1  = pixel1_ssss;
  end
  always @* begin
    \$next\val_out1  = 16'h0000;
    \$next\val_out1  = pixel1_val_out;
  end
  always @* begin
    \$next\pixel2_val_in  = 17'h00000;
    \$next\pixel2_val_in  = val_in2;
  end
  always @* begin
    \$next\pixel2_valid  = 1'h0;
    \$next\pixel2_valid  = valid_in;
  end
  always @* begin
    \$next\ssss2  = 5'h00;
    \$next\ssss2  = pixel2_ssss;
  end
  always @* begin
    \$next\val_out2  = 16'h0000;
    \$next\val_out2  = pixel2_val_out;
  end
  always @* begin
    \$next\pixel3_val_in  = 17'h00000;
    \$next\pixel3_val_in  = val_in3;
  end
  always @* begin
    \$next\pixel3_valid  = 1'h0;
    \$next\pixel3_valid  = valid_in;
  end
  assign val_out4 = \$next\val_out4 ;
  assign ssss4 = \$next\ssss4 ;
  assign pixel4_valid = \$next\pixel4_valid ;
  assign pixel4_val_in = \$next\pixel4_val_in ;
  assign val_out3 = \$next\val_out3 ;
  assign ssss3 = \$next\ssss3 ;
  assign pixel3_valid = \$next\pixel3_valid ;
  assign pixel3_val_in = \$next\pixel3_val_in ;
  assign val_out2 = \$next\val_out2 ;
  assign ssss2 = \$next\ssss2 ;
  assign pixel2_valid = \$next\pixel2_valid ;
  assign pixel2_val_in = \$next\pixel2_val_in ;
  assign val_out1 = \$next\val_out1 ;
  assign ssss1 = \$next\ssss1 ;
  assign pixel1_valid = \$next\pixel1_valid ;
  assign pixel1_val_in = \$next\pixel1_val_in ;
endmodule

(* \nmigen.hierarchy  = "top.normalize.pixel1" *)
(* generator = "nMigen" *)
module pixel1(val_in, rst, clk, ssss, val_out, valid);
  wire \$1 ;
  wire [18:0] \$100 ;
  wire [18:0] \$102 ;
  wire [17:0] \$103 ;
  wire [18:0] \$105 ;
  wire [18:0] \$107 ;
  wire [17:0] \$108 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [18:0] \$112 ;
  wire [17:0] \$113 ;
  wire [18:0] \$115 ;
  wire [18:0] \$117 ;
  wire [17:0] \$118 ;
  wire [18:0] \$120 ;
  wire [18:0] \$122 ;
  wire [17:0] \$123 ;
  wire [18:0] \$125 ;
  wire [18:0] \$127 ;
  wire [17:0] \$128 ;
  wire \$13 ;
  wire [18:0] \$130 ;
  wire [18:0] \$132 ;
  wire [17:0] \$133 ;
  wire [18:0] \$135 ;
  wire [18:0] \$137 ;
  wire [17:0] \$138 ;
  wire [18:0] \$140 ;
  wire [18:0] \$142 ;
  wire [17:0] \$143 ;
  wire [18:0] \$145 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire [17:0] \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [18:0] \$72 ;
  wire [17:0] \$73 ;
  wire [18:0] \$75 ;
  wire [18:0] \$77 ;
  wire [17:0] \$78 ;
  wire [18:0] \$80 ;
  wire [18:0] \$82 ;
  wire [17:0] \$83 ;
  wire [18:0] \$85 ;
  wire [18:0] \$87 ;
  wire [17:0] \$88 ;
  wire \$9 ;
  wire [18:0] \$90 ;
  wire [18:0] \$92 ;
  wire [17:0] \$93 ;
  wire [18:0] \$95 ;
  wire [18:0] \$97 ;
  wire [17:0] \$98 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  reg [4:0] \$next\ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  reg [15:0] \$next\val_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  input [16:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  output [15:0] val_out;
  reg [15:0] val_out = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  input valid;
  assign \$9  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$100  = \$98  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$103  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 9'h100;
  assign \$105  = \$103  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$108  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 10'h200;
  assign \$110  = \$108  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$113  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 11'h400;
  assign \$115  = \$113  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$118  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 12'h800;
  assign \$11  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$120  = \$118  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$123  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 13'h1000;
  assign \$125  = \$123  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$128  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 14'h2000;
  assign \$130  = \$128  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$133  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 15'h4000;
  assign \$135  = \$133  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$138  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 16'h8000;
  assign \$13  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$140  = \$138  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$143  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 17'h10000;
  assign \$145  = \$143  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$15  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$17  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$1  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$19  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$21  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$23  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$25  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$27  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$29  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$31  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$33  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$35  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$37  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$3  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$39  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$41  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$43  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$45  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$47  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$49  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$51  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$53  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$55  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$57  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$5  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$59  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$61  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$63  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$65  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$67  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$70  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:32" *) 1'h1;
  assign \$73  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 3'h4;
  assign \$75  = \$73  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$78  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 4'h8;
  assign \$7  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$80  = \$78  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$83  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 5'h10;
  assign \$85  = \$83  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$88  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 6'h20;
  assign \$90  = \$88  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$93  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 7'h40;
  assign \$95  = \$93  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$98  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 8'h80;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez ({ \$33 , \$31 , \$29 , \$27 , \$25 , \$23 , \$21 , \$19 , \$17 , \$15 , \$13 , \$11 , \$9 , \$7 , \$5 , \$3  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h01;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h02;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h03;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h04;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h0d;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0e;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0f;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h10;
                endcase
            1'hz:
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11], val_in[12], val_in[13], val_in[14], val_in[15] })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h10;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0f;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0e;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h0d;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h04;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                  16'hzzzz:
                      \$next\ssss  = 5'h00;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$35 )
            1'h1:
                casez ({ \$67 , \$65 , \$63 , \$61 , \$59 , \$57 , \$55 , \$53 , \$51 , \$49 , \$47 , \$45 , \$43 , \$41 , \$39 , \$37  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\val_out  = \$69 [15:0];
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\val_out  = \$72 [15:0];
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\val_out  = \$77 [15:0];
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\val_out  = \$82 [15:0];
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\val_out  = \$87 [15:0];
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\val_out  = \$92 [15:0];
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\val_out  = \$97 [15:0];
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\val_out  = \$102 [15:0];
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\val_out  = \$107 [15:0];
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\val_out  = \$112 [15:0];
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\val_out  = \$117 [15:0];
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\val_out  = \$122 [15:0];
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\val_out  = \$127 [15:0];
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\val_out  = \$132 [15:0];
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\val_out  = \$137 [15:0];
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\val_out  = \$142 [15:0];
                endcase
            1'hz:
                \$next\val_out  = val_in[15:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 16'h0000;
    endcase
  end
  assign \$69  = \$70 ;
  assign \$72  = \$75 ;
  assign \$77  = \$80 ;
  assign \$82  = \$85 ;
  assign \$87  = \$90 ;
  assign \$92  = \$95 ;
  assign \$97  = \$100 ;
  assign \$102  = \$105 ;
  assign \$107  = \$110 ;
  assign \$112  = \$115 ;
  assign \$117  = \$120 ;
  assign \$122  = \$125 ;
  assign \$127  = \$130 ;
  assign \$132  = \$135 ;
  assign \$137  = \$140 ;
  assign \$142  = \$145 ;
endmodule

(* \nmigen.hierarchy  = "top.encode.pixel1" *)
(* generator = "nMigen" *)
module \pixel1$1 (ssss, val_in, rst, clk, enc_out, enc_ctr, valid);
  wire \$11 ;
  wire [5:0] \$13 ;
  wire [5:0] \$14 ;
  wire \$2 ;
  wire [30:0] \$4 ;
  wire [46:0] \$6 ;
  wire [46:0] \$7 ;
  wire [46:0] \$9 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  reg [30:0] \$next\enc_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  reg [4:0] \$next\rp_mem_r_addr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] \$next\val_in_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg \$next\valid_late ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 31'h00000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  output [30:0] enc_out;
  reg [30:0] enc_out = 31'h00000000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  wire [4:0] rp_mem_r_addr;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:83" *)
  wire [20:0] rp_mem_r_data;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  input [15:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] val_in_late = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg valid_late = 1'h0;
  assign \$9  = \$7  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) val_in_late;
  assign \$11  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$14  = rp_mem_r_data[4:0] + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:72" *) ssss_late;
  assign \$2  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$4  = + (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ast.py:123" *) rp_mem_r_data[20:5];
  assign \$7  = rp_mem_r_data[20:5] <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) ssss_late;
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  reg [20:0] mem [16:0];
  initial begin
    mem[0] = 21'h0001c4;
    mem[1] = 21'h000003;
    mem[2] = 21'h000023;
    mem[3] = 21'h000043;
    mem[4] = 21'h000063;
    mem[5] = 21'h000083;
    mem[6] = 21'h0000a3;
    mem[7] = 21'h0000c3;
    mem[8] = 21'h0003c5;
    mem[9] = 21'h0007c6;
    mem[10] = 21'h000fc7;
    mem[11] = 21'h001fc8;
    mem[12] = 21'h003fc9;
    mem[13] = 21'h007fca;
    mem[14] = 21'h00ffcb;
    mem[15] = 21'h01ffcc;
    mem[16] = 21'h03ffcd;
  end
  reg [4:0] _0_;
  always @(posedge clk) begin
    _0_ <= \$next\rp_mem_r_addr ;
  end
  assign rp_mem_r_data = mem[_0_];
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\rp_mem_r_addr  = 5'h00;
    \$next\rp_mem_r_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          casez (\$2 )
            1'h1:
                \$next\enc_out  = \$4 ;
            1'hz:
                \$next\enc_out  = \$6 [30:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 31'h00000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          casez (\$11 )
            1'h1:
                \$next\enc_ctr  = rp_mem_r_data[4:0];
            1'hz:
                \$next\enc_ctr  = \$13 [4:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$13  = \$14 ;
  assign rp_mem_r_addr = \$next\rp_mem_r_addr ;
endmodule

(* \nmigen.hierarchy  = "top.normalize.pixel2" *)
(* generator = "nMigen" *)
module pixel2(val_in, rst, clk, ssss, val_out, valid);
  wire \$1 ;
  wire [18:0] \$100 ;
  wire [18:0] \$102 ;
  wire [17:0] \$103 ;
  wire [18:0] \$105 ;
  wire [18:0] \$107 ;
  wire [17:0] \$108 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [18:0] \$112 ;
  wire [17:0] \$113 ;
  wire [18:0] \$115 ;
  wire [18:0] \$117 ;
  wire [17:0] \$118 ;
  wire [18:0] \$120 ;
  wire [18:0] \$122 ;
  wire [17:0] \$123 ;
  wire [18:0] \$125 ;
  wire [18:0] \$127 ;
  wire [17:0] \$128 ;
  wire \$13 ;
  wire [18:0] \$130 ;
  wire [18:0] \$132 ;
  wire [17:0] \$133 ;
  wire [18:0] \$135 ;
  wire [18:0] \$137 ;
  wire [17:0] \$138 ;
  wire [18:0] \$140 ;
  wire [18:0] \$142 ;
  wire [17:0] \$143 ;
  wire [18:0] \$145 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire [17:0] \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [18:0] \$72 ;
  wire [17:0] \$73 ;
  wire [18:0] \$75 ;
  wire [18:0] \$77 ;
  wire [17:0] \$78 ;
  wire [18:0] \$80 ;
  wire [18:0] \$82 ;
  wire [17:0] \$83 ;
  wire [18:0] \$85 ;
  wire [18:0] \$87 ;
  wire [17:0] \$88 ;
  wire \$9 ;
  wire [18:0] \$90 ;
  wire [18:0] \$92 ;
  wire [17:0] \$93 ;
  wire [18:0] \$95 ;
  wire [18:0] \$97 ;
  wire [17:0] \$98 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  reg [4:0] \$next\ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  reg [15:0] \$next\val_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  input [16:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  output [15:0] val_out;
  reg [15:0] val_out = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  input valid;
  assign \$9  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$100  = \$98  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$103  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 9'h100;
  assign \$105  = \$103  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$108  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 10'h200;
  assign \$110  = \$108  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$113  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 11'h400;
  assign \$115  = \$113  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$118  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 12'h800;
  assign \$11  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$120  = \$118  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$123  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 13'h1000;
  assign \$125  = \$123  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$128  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 14'h2000;
  assign \$130  = \$128  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$133  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 15'h4000;
  assign \$135  = \$133  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$138  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 16'h8000;
  assign \$13  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$140  = \$138  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$143  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 17'h10000;
  assign \$145  = \$143  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$15  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$17  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$1  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$19  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$21  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$23  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$25  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$27  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$29  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$31  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$33  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$35  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$37  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$3  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$39  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$41  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$43  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$45  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$47  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$49  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$51  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$53  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$55  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$57  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$5  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$59  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$61  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$63  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$65  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$67  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$70  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:32" *) 1'h1;
  assign \$73  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 3'h4;
  assign \$75  = \$73  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$78  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 4'h8;
  assign \$7  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$80  = \$78  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$83  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 5'h10;
  assign \$85  = \$83  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$88  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 6'h20;
  assign \$90  = \$88  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$93  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 7'h40;
  assign \$95  = \$93  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$98  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 8'h80;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez ({ \$33 , \$31 , \$29 , \$27 , \$25 , \$23 , \$21 , \$19 , \$17 , \$15 , \$13 , \$11 , \$9 , \$7 , \$5 , \$3  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h01;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h02;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h03;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h04;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h0d;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0e;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0f;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h10;
                endcase
            1'hz:
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11], val_in[12], val_in[13], val_in[14], val_in[15] })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h10;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0f;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0e;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h0d;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h04;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                  16'hzzzz:
                      \$next\ssss  = 5'h00;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$35 )
            1'h1:
                casez ({ \$67 , \$65 , \$63 , \$61 , \$59 , \$57 , \$55 , \$53 , \$51 , \$49 , \$47 , \$45 , \$43 , \$41 , \$39 , \$37  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\val_out  = \$69 [15:0];
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\val_out  = \$72 [15:0];
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\val_out  = \$77 [15:0];
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\val_out  = \$82 [15:0];
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\val_out  = \$87 [15:0];
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\val_out  = \$92 [15:0];
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\val_out  = \$97 [15:0];
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\val_out  = \$102 [15:0];
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\val_out  = \$107 [15:0];
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\val_out  = \$112 [15:0];
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\val_out  = \$117 [15:0];
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\val_out  = \$122 [15:0];
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\val_out  = \$127 [15:0];
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\val_out  = \$132 [15:0];
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\val_out  = \$137 [15:0];
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\val_out  = \$142 [15:0];
                endcase
            1'hz:
                \$next\val_out  = val_in[15:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 16'h0000;
    endcase
  end
  assign \$69  = \$70 ;
  assign \$72  = \$75 ;
  assign \$77  = \$80 ;
  assign \$82  = \$85 ;
  assign \$87  = \$90 ;
  assign \$92  = \$95 ;
  assign \$97  = \$100 ;
  assign \$102  = \$105 ;
  assign \$107  = \$110 ;
  assign \$112  = \$115 ;
  assign \$117  = \$120 ;
  assign \$122  = \$125 ;
  assign \$127  = \$130 ;
  assign \$132  = \$135 ;
  assign \$137  = \$140 ;
  assign \$142  = \$145 ;
endmodule

(* \nmigen.hierarchy  = "top.encode.pixel2" *)
(* generator = "nMigen" *)
module \pixel2$2 (ssss, val_in, rst, clk, enc_out, enc_ctr, valid);
  wire \$11 ;
  wire [5:0] \$13 ;
  wire [5:0] \$14 ;
  wire \$2 ;
  wire [30:0] \$4 ;
  wire [46:0] \$6 ;
  wire [46:0] \$7 ;
  wire [46:0] \$9 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  reg [30:0] \$next\enc_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  reg [4:0] \$next\rp_mem_r_addr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] \$next\val_in_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg \$next\valid_late ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 31'h00000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  output [30:0] enc_out;
  reg [30:0] enc_out = 31'h00000000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  wire [4:0] rp_mem_r_addr;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:83" *)
  wire [20:0] rp_mem_r_data;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  input [15:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] val_in_late = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg valid_late = 1'h0;
  assign \$9  = \$7  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) val_in_late;
  assign \$11  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$14  = rp_mem_r_data[4:0] + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:72" *) ssss_late;
  assign \$2  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$4  = + (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ast.py:123" *) rp_mem_r_data[20:5];
  assign \$7  = rp_mem_r_data[20:5] <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) ssss_late;
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  reg [20:0] mem [16:0];
  initial begin
    mem[0] = 21'h0001c4;
    mem[1] = 21'h000003;
    mem[2] = 21'h000023;
    mem[3] = 21'h000043;
    mem[4] = 21'h000063;
    mem[5] = 21'h000083;
    mem[6] = 21'h0000a3;
    mem[7] = 21'h0000c3;
    mem[8] = 21'h0003c5;
    mem[9] = 21'h0007c6;
    mem[10] = 21'h000fc7;
    mem[11] = 21'h001fc8;
    mem[12] = 21'h003fc9;
    mem[13] = 21'h007fca;
    mem[14] = 21'h00ffcb;
    mem[15] = 21'h01ffcc;
    mem[16] = 21'h03ffcd;
  end
  reg [4:0] _0_;
  always @(posedge clk) begin
    _0_ <= \$next\rp_mem_r_addr ;
  end
  assign rp_mem_r_data = mem[_0_];
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\rp_mem_r_addr  = 5'h00;
    \$next\rp_mem_r_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          casez (\$2 )
            1'h1:
                \$next\enc_out  = \$4 ;
            1'hz:
                \$next\enc_out  = \$6 [30:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 31'h00000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          casez (\$11 )
            1'h1:
                \$next\enc_ctr  = rp_mem_r_data[4:0];
            1'hz:
                \$next\enc_ctr  = \$13 [4:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$13  = \$14 ;
  assign rp_mem_r_addr = \$next\rp_mem_r_addr ;
endmodule

(* \nmigen.hierarchy  = "top.normalize.pixel3" *)
(* generator = "nMigen" *)
module pixel3(val_in, rst, clk, ssss, val_out, valid);
  wire \$1 ;
  wire [18:0] \$100 ;
  wire [18:0] \$102 ;
  wire [17:0] \$103 ;
  wire [18:0] \$105 ;
  wire [18:0] \$107 ;
  wire [17:0] \$108 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [18:0] \$112 ;
  wire [17:0] \$113 ;
  wire [18:0] \$115 ;
  wire [18:0] \$117 ;
  wire [17:0] \$118 ;
  wire [18:0] \$120 ;
  wire [18:0] \$122 ;
  wire [17:0] \$123 ;
  wire [18:0] \$125 ;
  wire [18:0] \$127 ;
  wire [17:0] \$128 ;
  wire \$13 ;
  wire [18:0] \$130 ;
  wire [18:0] \$132 ;
  wire [17:0] \$133 ;
  wire [18:0] \$135 ;
  wire [18:0] \$137 ;
  wire [17:0] \$138 ;
  wire [18:0] \$140 ;
  wire [18:0] \$142 ;
  wire [17:0] \$143 ;
  wire [18:0] \$145 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire [17:0] \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [18:0] \$72 ;
  wire [17:0] \$73 ;
  wire [18:0] \$75 ;
  wire [18:0] \$77 ;
  wire [17:0] \$78 ;
  wire [18:0] \$80 ;
  wire [18:0] \$82 ;
  wire [17:0] \$83 ;
  wire [18:0] \$85 ;
  wire [18:0] \$87 ;
  wire [17:0] \$88 ;
  wire \$9 ;
  wire [18:0] \$90 ;
  wire [18:0] \$92 ;
  wire [17:0] \$93 ;
  wire [18:0] \$95 ;
  wire [18:0] \$97 ;
  wire [17:0] \$98 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  reg [4:0] \$next\ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  reg [15:0] \$next\val_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  input [16:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  output [15:0] val_out;
  reg [15:0] val_out = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  input valid;
  assign \$9  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$100  = \$98  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$103  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 9'h100;
  assign \$105  = \$103  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$108  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 10'h200;
  assign \$110  = \$108  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$113  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 11'h400;
  assign \$115  = \$113  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$118  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 12'h800;
  assign \$11  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$120  = \$118  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$123  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 13'h1000;
  assign \$125  = \$123  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$128  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 14'h2000;
  assign \$130  = \$128  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$133  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 15'h4000;
  assign \$135  = \$133  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$138  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 16'h8000;
  assign \$13  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$140  = \$138  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$143  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 17'h10000;
  assign \$145  = \$143  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$15  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$17  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$1  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$19  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$21  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$23  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$25  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$27  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$29  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$31  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$33  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$35  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$37  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$3  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$39  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$41  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$43  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$45  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$47  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$49  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$51  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$53  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$55  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$57  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$5  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$59  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$61  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$63  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$65  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$67  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$70  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:32" *) 1'h1;
  assign \$73  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 3'h4;
  assign \$75  = \$73  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$78  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 4'h8;
  assign \$7  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$80  = \$78  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$83  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 5'h10;
  assign \$85  = \$83  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$88  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 6'h20;
  assign \$90  = \$88  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$93  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 7'h40;
  assign \$95  = \$93  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$98  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 8'h80;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez ({ \$33 , \$31 , \$29 , \$27 , \$25 , \$23 , \$21 , \$19 , \$17 , \$15 , \$13 , \$11 , \$9 , \$7 , \$5 , \$3  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h01;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h02;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h03;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h04;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h0d;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0e;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0f;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h10;
                endcase
            1'hz:
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11], val_in[12], val_in[13], val_in[14], val_in[15] })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h10;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0f;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0e;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h0d;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h04;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                  16'hzzzz:
                      \$next\ssss  = 5'h00;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$35 )
            1'h1:
                casez ({ \$67 , \$65 , \$63 , \$61 , \$59 , \$57 , \$55 , \$53 , \$51 , \$49 , \$47 , \$45 , \$43 , \$41 , \$39 , \$37  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\val_out  = \$69 [15:0];
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\val_out  = \$72 [15:0];
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\val_out  = \$77 [15:0];
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\val_out  = \$82 [15:0];
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\val_out  = \$87 [15:0];
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\val_out  = \$92 [15:0];
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\val_out  = \$97 [15:0];
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\val_out  = \$102 [15:0];
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\val_out  = \$107 [15:0];
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\val_out  = \$112 [15:0];
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\val_out  = \$117 [15:0];
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\val_out  = \$122 [15:0];
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\val_out  = \$127 [15:0];
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\val_out  = \$132 [15:0];
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\val_out  = \$137 [15:0];
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\val_out  = \$142 [15:0];
                endcase
            1'hz:
                \$next\val_out  = val_in[15:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 16'h0000;
    endcase
  end
  assign \$69  = \$70 ;
  assign \$72  = \$75 ;
  assign \$77  = \$80 ;
  assign \$82  = \$85 ;
  assign \$87  = \$90 ;
  assign \$92  = \$95 ;
  assign \$97  = \$100 ;
  assign \$102  = \$105 ;
  assign \$107  = \$110 ;
  assign \$112  = \$115 ;
  assign \$117  = \$120 ;
  assign \$122  = \$125 ;
  assign \$127  = \$130 ;
  assign \$132  = \$135 ;
  assign \$137  = \$140 ;
  assign \$142  = \$145 ;
endmodule

(* \nmigen.hierarchy  = "top.encode.pixel3" *)
(* generator = "nMigen" *)
module \pixel3$3 (ssss, val_in, rst, clk, enc_out, enc_ctr, valid);
  wire \$11 ;
  wire [5:0] \$13 ;
  wire [5:0] \$14 ;
  wire \$2 ;
  wire [30:0] \$4 ;
  wire [46:0] \$6 ;
  wire [46:0] \$7 ;
  wire [46:0] \$9 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  reg [30:0] \$next\enc_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  reg [4:0] \$next\rp_mem_r_addr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] \$next\val_in_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg \$next\valid_late ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 31'h00000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  output [30:0] enc_out;
  reg [30:0] enc_out = 31'h00000000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  wire [4:0] rp_mem_r_addr;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:83" *)
  wire [20:0] rp_mem_r_data;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  input [15:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] val_in_late = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg valid_late = 1'h0;
  assign \$9  = \$7  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) val_in_late;
  assign \$11  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$14  = rp_mem_r_data[4:0] + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:72" *) ssss_late;
  assign \$2  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$4  = + (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ast.py:123" *) rp_mem_r_data[20:5];
  assign \$7  = rp_mem_r_data[20:5] <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) ssss_late;
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  reg [20:0] mem [16:0];
  initial begin
    mem[0] = 21'h0001c4;
    mem[1] = 21'h000003;
    mem[2] = 21'h000023;
    mem[3] = 21'h000043;
    mem[4] = 21'h000063;
    mem[5] = 21'h000083;
    mem[6] = 21'h0000a3;
    mem[7] = 21'h0000c3;
    mem[8] = 21'h0003c5;
    mem[9] = 21'h0007c6;
    mem[10] = 21'h000fc7;
    mem[11] = 21'h001fc8;
    mem[12] = 21'h003fc9;
    mem[13] = 21'h007fca;
    mem[14] = 21'h00ffcb;
    mem[15] = 21'h01ffcc;
    mem[16] = 21'h03ffcd;
  end
  reg [4:0] _0_;
  always @(posedge clk) begin
    _0_ <= \$next\rp_mem_r_addr ;
  end
  assign rp_mem_r_data = mem[_0_];
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\rp_mem_r_addr  = 5'h00;
    \$next\rp_mem_r_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          casez (\$2 )
            1'h1:
                \$next\enc_out  = \$4 ;
            1'hz:
                \$next\enc_out  = \$6 [30:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 31'h00000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          casez (\$11 )
            1'h1:
                \$next\enc_ctr  = rp_mem_r_data[4:0];
            1'hz:
                \$next\enc_ctr  = \$13 [4:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$13  = \$14 ;
  assign rp_mem_r_addr = \$next\rp_mem_r_addr ;
endmodule

(* \nmigen.hierarchy  = "top.normalize.pixel4" *)
(* generator = "nMigen" *)
module pixel4(val_in, rst, clk, ssss, val_out, valid);
  wire \$1 ;
  wire [18:0] \$100 ;
  wire [18:0] \$102 ;
  wire [17:0] \$103 ;
  wire [18:0] \$105 ;
  wire [18:0] \$107 ;
  wire [17:0] \$108 ;
  wire \$11 ;
  wire [18:0] \$110 ;
  wire [18:0] \$112 ;
  wire [17:0] \$113 ;
  wire [18:0] \$115 ;
  wire [18:0] \$117 ;
  wire [17:0] \$118 ;
  wire [18:0] \$120 ;
  wire [18:0] \$122 ;
  wire [17:0] \$123 ;
  wire [18:0] \$125 ;
  wire [18:0] \$127 ;
  wire [17:0] \$128 ;
  wire \$13 ;
  wire [18:0] \$130 ;
  wire [18:0] \$132 ;
  wire [17:0] \$133 ;
  wire [18:0] \$135 ;
  wire [18:0] \$137 ;
  wire [17:0] \$138 ;
  wire [18:0] \$140 ;
  wire [18:0] \$142 ;
  wire [17:0] \$143 ;
  wire [18:0] \$145 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire [17:0] \$69 ;
  wire \$7 ;
  wire [17:0] \$70 ;
  wire [18:0] \$72 ;
  wire [17:0] \$73 ;
  wire [18:0] \$75 ;
  wire [18:0] \$77 ;
  wire [17:0] \$78 ;
  wire [18:0] \$80 ;
  wire [18:0] \$82 ;
  wire [17:0] \$83 ;
  wire [18:0] \$85 ;
  wire [18:0] \$87 ;
  wire [17:0] \$88 ;
  wire \$9 ;
  wire [18:0] \$90 ;
  wire [18:0] \$92 ;
  wire [17:0] \$93 ;
  wire [18:0] \$95 ;
  wire [18:0] \$97 ;
  wire [17:0] \$98 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  reg [4:0] \$next\ssss ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  reg [15:0] \$next\val_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:13" *)
  output [4:0] ssss;
  reg [4:0] ssss = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:11" *)
  input [16:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:12" *)
  output [15:0] val_out;
  reg [15:0] val_out = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:14" *)
  input valid;
  assign \$9  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$100  = \$98  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$103  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 9'h100;
  assign \$105  = \$103  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$108  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 10'h200;
  assign \$110  = \$108  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$113  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 11'h400;
  assign \$115  = \$113  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$118  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 12'h800;
  assign \$11  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$120  = \$118  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$123  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 13'h1000;
  assign \$125  = \$123  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$128  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 14'h2000;
  assign \$130  = \$128  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$133  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 15'h4000;
  assign \$135  = \$133  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$138  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 16'h8000;
  assign \$13  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$140  = \$138  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$143  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 17'h10000;
  assign \$145  = \$143  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$15  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$17  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$1  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$19  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$21  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$23  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$25  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$27  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$29  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$31  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$33  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$35  = val_in[16] == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:26" *) 1'h1;
  assign \$37  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$3  = val_in == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:29" *) 17'h1ffff;
  assign \$39  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$41  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$43  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff1;
  assign \$45  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffe1;
  assign \$47  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ffc1;
  assign \$49  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff81;
  assign \$51  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1ff01;
  assign \$53  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fe01;
  assign \$55  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fc01;
  assign \$57  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f801;
  assign \$5  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fffd;
  assign \$59  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1f001;
  assign \$61  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1e001;
  assign \$63  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1c001;
  assign \$65  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h18001;
  assign \$67  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h10001;
  assign \$70  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:32" *) 1'h1;
  assign \$73  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 3'h4;
  assign \$75  = \$73  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$78  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 4'h8;
  assign \$7  = val_in >= (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:36" *) 17'h1fff9;
  assign \$80  = \$78  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$83  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 5'h10;
  assign \$85  = \$83  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$88  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 6'h20;
  assign \$90  = \$88  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$93  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 7'h40;
  assign \$95  = \$93  - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 1'h1;
  assign \$98  = val_in + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:40" *) 8'h80;
  always @(posedge clk)
      val_out <= \$next\val_out ;
  always @(posedge clk)
      ssss <= \$next\ssss ;
  always @* begin
    \$next\ssss  = ssss;
    casez (valid)
      1'h1:
          casez (\$1 )
            1'h1:
                casez ({ \$33 , \$31 , \$29 , \$27 , \$25 , \$23 , \$21 , \$19 , \$17 , \$15 , \$13 , \$11 , \$9 , \$7 , \$5 , \$3  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h01;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h02;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h03;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h04;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h0d;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0e;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h0f;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h10;
                endcase
            1'hz:
                casez ({ val_in[0], val_in[1], val_in[2], val_in[3], val_in[4], val_in[5], val_in[6], val_in[7], val_in[8], val_in[9], val_in[10], val_in[11], val_in[12], val_in[13], val_in[14], val_in[15] })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\ssss  = 5'h10;
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\ssss  = 5'h0f;
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\ssss  = 5'h0e;
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\ssss  = 5'h0d;
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\ssss  = 5'h0c;
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\ssss  = 5'h0b;
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\ssss  = 5'h0a;
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\ssss  = 5'h09;
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\ssss  = 5'h08;
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\ssss  = 5'h07;
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\ssss  = 5'h06;
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\ssss  = 5'h05;
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\ssss  = 5'h04;
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\ssss  = 5'h03;
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h02;
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\ssss  = 5'h01;
                  16'hzzzz:
                      \$next\ssss  = 5'h00;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\ssss  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_out  = val_out;
    casez (valid)
      1'h1:
          casez (\$35 )
            1'h1:
                casez ({ \$67 , \$65 , \$63 , \$61 , \$59 , \$57 , \$55 , \$53 , \$51 , \$49 , \$47 , \$45 , \$43 , \$41 , \$39 , \$37  })
                  16'bzzzzzzzzzzzzzzz1:
                      \$next\val_out  = \$69 [15:0];
                  16'bzzzzzzzzzzzzzz1z:
                      \$next\val_out  = \$72 [15:0];
                  16'bzzzzzzzzzzzzz1zz:
                      \$next\val_out  = \$77 [15:0];
                  16'bzzzzzzzzzzzz1zzz:
                      \$next\val_out  = \$82 [15:0];
                  16'bzzzzzzzzzzz1zzzz:
                      \$next\val_out  = \$87 [15:0];
                  16'bzzzzzzzzzz1zzzzz:
                      \$next\val_out  = \$92 [15:0];
                  16'bzzzzzzzzz1zzzzzz:
                      \$next\val_out  = \$97 [15:0];
                  16'bzzzzzzzz1zzzzzzz:
                      \$next\val_out  = \$102 [15:0];
                  16'bzzzzzzz1zzzzzzzz:
                      \$next\val_out  = \$107 [15:0];
                  16'bzzzzzz1zzzzzzzzz:
                      \$next\val_out  = \$112 [15:0];
                  16'bzzzzz1zzzzzzzzzz:
                      \$next\val_out  = \$117 [15:0];
                  16'bzzzz1zzzzzzzzzzz:
                      \$next\val_out  = \$122 [15:0];
                  16'bzzz1zzzzzzzzzzzz:
                      \$next\val_out  = \$127 [15:0];
                  16'bzz1zzzzzzzzzzzzz:
                      \$next\val_out  = \$132 [15:0];
                  16'bz1zzzzzzzzzzzzzz:
                      \$next\val_out  = \$137 [15:0];
                  16'b1zzzzzzzzzzzzzzz:
                      \$next\val_out  = \$142 [15:0];
                endcase
            1'hz:
                \$next\val_out  = val_in[15:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\val_out  = 16'h0000;
    endcase
  end
  assign \$69  = \$70 ;
  assign \$72  = \$75 ;
  assign \$77  = \$80 ;
  assign \$82  = \$85 ;
  assign \$87  = \$90 ;
  assign \$92  = \$95 ;
  assign \$97  = \$100 ;
  assign \$102  = \$105 ;
  assign \$107  = \$110 ;
  assign \$112  = \$115 ;
  assign \$117  = \$120 ;
  assign \$122  = \$125 ;
  assign \$127  = \$130 ;
  assign \$132  = \$135 ;
  assign \$137  = \$140 ;
  assign \$142  = \$145 ;
endmodule

(* \nmigen.hierarchy  = "top.encode.pixel4" *)
(* generator = "nMigen" *)
module \pixel4$4 (ssss, val_in, rst, clk, enc_out, enc_ctr, valid);
  wire \$11 ;
  wire [5:0] \$13 ;
  wire [5:0] \$14 ;
  wire \$2 ;
  wire [30:0] \$4 ;
  wire [46:0] \$6 ;
  wire [46:0] \$7 ;
  wire [46:0] \$9 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  reg [4:0] \$next\enc_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  reg [30:0] \$next\enc_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  reg [4:0] \$next\rp_mem_r_addr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] \$next\ssss_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] \$next\val_in_late ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg \$next\valid_late ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:32" *)
  output [4:0] enc_ctr;
  reg [4:0] enc_ctr = 5'h00;
  (* init = 31'h00000000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:31" *)
  output [30:0] enc_out;
  reg [30:0] enc_out = 31'h00000000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:81" *)
  wire [4:0] rp_mem_r_addr;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:83" *)
  wire [20:0] rp_mem_r_data;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:30" *)
  input [4:0] ssss;
  (* init = 5'h00 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:52" *)
  reg [4:0] ssss_late = 5'h00;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:29" *)
  input [15:0] val_in;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:54" *)
  reg [15:0] val_in_late = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:33" *)
  input valid;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:48" *)
  reg valid_late = 1'h0;
  assign \$9  = \$7  | (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) val_in_late;
  assign \$11  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$14  = rp_mem_r_data[4:0] + (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:72" *) ssss_late;
  assign \$2  = ssss_late == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:64" *) 5'h10;
  assign \$4  = + (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ast.py:123" *) rp_mem_r_data[20:5];
  assign \$7  = rp_mem_r_data[20:5] <<< (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:71" *) ssss_late;
  always @(posedge clk)
      enc_ctr <= \$next\enc_ctr ;
  always @(posedge clk)
      enc_out <= \$next\enc_out ;
  always @(posedge clk)
      val_in_late <= \$next\val_in_late ;
  always @(posedge clk)
      ssss_late <= \$next\ssss_late ;
  always @(posedge clk)
      valid_late <= \$next\valid_late ;
  reg [20:0] mem [16:0];
  initial begin
    mem[0] = 21'h0001c4;
    mem[1] = 21'h000003;
    mem[2] = 21'h000023;
    mem[3] = 21'h000043;
    mem[4] = 21'h000063;
    mem[5] = 21'h000083;
    mem[6] = 21'h0000a3;
    mem[7] = 21'h0000c3;
    mem[8] = 21'h0003c5;
    mem[9] = 21'h0007c6;
    mem[10] = 21'h000fc7;
    mem[11] = 21'h001fc8;
    mem[12] = 21'h003fc9;
    mem[13] = 21'h007fca;
    mem[14] = 21'h00ffcb;
    mem[15] = 21'h01ffcc;
    mem[16] = 21'h03ffcd;
  end
  reg [4:0] _0_;
  always @(posedge clk) begin
    _0_ <= \$next\rp_mem_r_addr ;
  end
  assign rp_mem_r_data = mem[_0_];
  always @* begin
    \$next\valid_late  = valid_late;
    \$next\valid_late  = valid;
    casez (rst)
      1'h1:
          \$next\valid_late  = 1'h0;
    endcase
  end
  always @* begin
    \$next\ssss_late  = ssss_late;
    \$next\ssss_late  = ssss;
    casez (rst)
      1'h1:
          \$next\ssss_late  = 5'h00;
    endcase
  end
  always @* begin
    \$next\val_in_late  = val_in_late;
    \$next\val_in_late  = val_in;
    casez (rst)
      1'h1:
          \$next\val_in_late  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\rp_mem_r_addr  = 5'h00;
    \$next\rp_mem_r_addr  = ssss;
  end
  always @* begin
    \$next\enc_out  = enc_out;
    casez (valid_late)
      1'h1:
          casez (\$2 )
            1'h1:
                \$next\enc_out  = \$4 ;
            1'hz:
                \$next\enc_out  = \$6 [30:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_out  = 31'h00000000;
    endcase
  end
  always @* begin
    \$next\enc_ctr  = enc_ctr;
    casez (valid_late)
      1'h1:
          casez (\$11 )
            1'h1:
                \$next\enc_ctr  = rp_mem_r_data[4:0];
            1'hz:
                \$next\enc_ctr  = \$13 [4:0];
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\enc_ctr  = 5'h00;
    endcase
  end
  assign \$6  = \$9 ;
  assign \$13  = \$14 ;
  assign rp_mem_r_addr = \$next\rp_mem_r_addr ;
endmodule

(* \nmigen.hierarchy  = "top.predictor" *)
(* generator = "nMigen" *)
module predictor(pixel_in1, pixel_in2, pixel_in3, pixel_in4, new_row, rst, clk, pixel_out1, pixel_out2, pixel_out3, pixel_out4, predic_out1, predic_out2, predic_out3, predic_out4, valid_out, valid_in);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:47" *)
  reg [15:0] \$next\buff1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:48" *)
  reg [15:0] \$next\buff2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:49" *)
  reg [15:0] \$next\buff3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:50" *)
  reg [15:0] \$next\buff4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:53" *)
  reg [15:0] \$next\lbuff1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:54" *)
  reg [15:0] \$next\lbuff2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:55" *)
  reg [15:0] \$next\lbuff3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:56" *)
  reg [15:0] \$next\lbuff4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:21" *)
  reg [15:0] \$next\pixel_out1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:22" *)
  reg [15:0] \$next\pixel_out2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:23" *)
  reg [15:0] \$next\pixel_out3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:24" *)
  reg [15:0] \$next\pixel_out4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:27" *)
  reg [15:0] \$next\predic_out1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:28" *)
  reg [15:0] \$next\predic_out2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:29" *)
  reg [15:0] \$next\predic_out3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:30" *)
  reg [15:0] \$next\predic_out4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:34" *)
  reg \$next\valid_out ;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:47" *)
  reg [15:0] buff1 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:48" *)
  reg [15:0] buff2 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:49" *)
  reg [15:0] buff3 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:50" *)
  reg [15:0] buff4 = 16'h0800;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:53" *)
  reg [15:0] lbuff1 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:54" *)
  reg [15:0] lbuff2 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:55" *)
  reg [15:0] lbuff3 = 16'h0800;
  (* init = 16'h0800 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:56" *)
  reg [15:0] lbuff4 = 16'h0800;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:18" *)
  input new_row;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:12" *)
  input [15:0] pixel_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:13" *)
  input [15:0] pixel_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:14" *)
  input [15:0] pixel_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:15" *)
  input [15:0] pixel_in4;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:21" *)
  output [15:0] pixel_out1;
  reg [15:0] pixel_out1 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:22" *)
  output [15:0] pixel_out2;
  reg [15:0] pixel_out2 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:23" *)
  output [15:0] pixel_out3;
  reg [15:0] pixel_out3 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:24" *)
  output [15:0] pixel_out4;
  reg [15:0] pixel_out4 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:27" *)
  output [15:0] predic_out1;
  reg [15:0] predic_out1 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:28" *)
  output [15:0] predic_out2;
  reg [15:0] predic_out2 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:29" *)
  output [15:0] predic_out3;
  reg [15:0] predic_out3 = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:30" *)
  output [15:0] predic_out4;
  reg [15:0] predic_out4 = 16'h0000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:33" *)
  input valid_in;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:34" *)
  output valid_out;
  reg valid_out = 1'h0;
  always @(posedge clk)
      valid_out <= \$next\valid_out ;
  always @(posedge clk)
      buff4 <= \$next\buff4 ;
  always @(posedge clk)
      buff3 <= \$next\buff3 ;
  always @(posedge clk)
      buff2 <= \$next\buff2 ;
  always @(posedge clk)
      buff1 <= \$next\buff1 ;
  always @(posedge clk)
      lbuff4 <= \$next\lbuff4 ;
  always @(posedge clk)
      lbuff3 <= \$next\lbuff3 ;
  always @(posedge clk)
      lbuff2 <= \$next\lbuff2 ;
  always @(posedge clk)
      lbuff1 <= \$next\lbuff1 ;
  always @(posedge clk)
      predic_out4 <= \$next\predic_out4 ;
  always @(posedge clk)
      predic_out3 <= \$next\predic_out3 ;
  always @(posedge clk)
      predic_out2 <= \$next\predic_out2 ;
  always @(posedge clk)
      predic_out1 <= \$next\predic_out1 ;
  always @(posedge clk)
      pixel_out4 <= \$next\pixel_out4 ;
  always @(posedge clk)
      pixel_out3 <= \$next\pixel_out3 ;
  always @(posedge clk)
      pixel_out2 <= \$next\pixel_out2 ;
  always @(posedge clk)
      pixel_out1 <= \$next\pixel_out1 ;
  always @* begin
    \$next\pixel_out1  = pixel_out1;
    casez (valid_in)
      1'h1:
          \$next\pixel_out1  = pixel_in1;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out1  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\pixel_out2  = pixel_out2;
    casez (valid_in)
      1'h1:
          \$next\pixel_out2  = pixel_in2;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out2  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\lbuff3  = lbuff3;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff3  = pixel_in3;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff3  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\lbuff4  = lbuff4;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff4  = pixel_in4;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff4  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\buff1  = buff1;
    casez (valid_in)
      1'h1:
          \$next\buff1  = pixel_in1;
    endcase
    casez (rst)
      1'h1:
          \$next\buff1  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\buff2  = buff2;
    casez (valid_in)
      1'h1:
          \$next\buff2  = pixel_in2;
    endcase
    casez (rst)
      1'h1:
          \$next\buff2  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\buff3  = buff3;
    casez (valid_in)
      1'h1:
          \$next\buff3  = pixel_in3;
    endcase
    casez (rst)
      1'h1:
          \$next\buff3  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\buff4  = buff4;
    casez (valid_in)
      1'h1:
          \$next\buff4  = pixel_in4;
    endcase
    casez (rst)
      1'h1:
          \$next\buff4  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\valid_out  = valid_out;
    \$next\valid_out  = valid_in;
    casez (rst)
      1'h1:
          \$next\valid_out  = 1'h0;
    endcase
  end
  always @* begin
    \$next\pixel_out3  = pixel_out3;
    casez (valid_in)
      1'h1:
          \$next\pixel_out3  = pixel_in3;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out3  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\pixel_out4  = pixel_out4;
    casez (valid_in)
      1'h1:
          \$next\pixel_out4  = pixel_in4;
    endcase
    casez (rst)
      1'h1:
          \$next\pixel_out4  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\predic_out1  = predic_out1;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out1  = lbuff1;
            1'hz:
                \$next\predic_out1  = buff1;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out1  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\predic_out2  = predic_out2;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out2  = lbuff2;
            1'hz:
                \$next\predic_out2  = buff2;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out2  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\predic_out3  = predic_out3;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out3  = lbuff3;
            1'hz:
                \$next\predic_out3  = buff3;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out3  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\predic_out4  = predic_out4;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\predic_out4  = lbuff4;
            1'hz:
                \$next\predic_out4  = buff4;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\predic_out4  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\lbuff1  = lbuff1;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff1  = pixel_in1;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff1  = 16'h0800;
    endcase
  end
  always @* begin
    \$next\lbuff2  = lbuff2;
    casez (valid_in)
      1'h1:
          casez (new_row)
            1'h1:
                \$next\lbuff2  = pixel_in2;
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\lbuff2  = 16'h0800;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "top.register_file" *)
(* generator = "nMigen" *)
module register_file(clk, width, height, rst);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:11" *)
  reg [15:0] \$next\height ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:22" *)
  reg [15:0] \$next\height_reg ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:12" *)
  reg [15:0] \$next\width ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:21" *)
  reg [15:0] \$next\width_reg ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:11" *)
  output [15:0] height;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:22" *)
  reg [15:0] height_reg = 16'h0000;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:12" *)
  output [15:0] width;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:21" *)
  reg [15:0] width_reg = 16'h0000;
  always @(posedge clk)
      height_reg <= \$next\height_reg ;
  always @(posedge clk)
      width_reg <= \$next\width_reg ;
  always @* begin
    \$next\width_reg  = width_reg;
    \$next\width_reg  = 16'h1000;
    casez (rst)
      1'h1:
          \$next\width_reg  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\height_reg  = height_reg;
    \$next\height_reg  = 16'h000a;
    casez (rst)
      1'h1:
          \$next\height_reg  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\width  = 16'h0000;
    \$next\width  = width_reg;
  end
  always @* begin
    \$next\height  = 16'h0000;
    \$next\height  = height_reg;
  end
  assign height = \$next\height ;
  assign width = \$next\width ;
endmodule

(* \nmigen.hierarchy  = "top.signals" *)
(* generator = "nMigen" *)
module signals(width, height, rst, clk, new_row, new_input);
  wire [16:0] \$1 ;
  wire [16:0] \$10 ;
  wire \$12 ;
  wire [16:0] \$14 ;
  wire [16:0] \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire [16:0] \$2 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$4 ;
  wire [16:0] \$6 ;
  wire [16:0] \$7 ;
  wire [16:0] \$9 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:15" *)
  reg \$next\end_of_frame ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [1:0] \$next\fsm_state ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:27" *)
  reg [15:0] \$next\height_temp ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:16" *)
  reg \$next\new_row ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:26" *)
  reg [15:0] \$next\width_temp ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* init = 1'h0 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:15" *)
  reg end_of_frame = 1'h0;
  (* init = 2'h0 *)
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/dsl.py:244" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:11" *)
  input [15:0] height;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:27" *)
  reg [15:0] height_temp = 16'h0000;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:13" *)
  input new_input;
  (* init = 1'h1 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:16" *)
  output new_row;
  reg new_row = 1'h1;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:12" *)
  input [15:0] width;
  (* init = 16'h0000 *)
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:26" *)
  reg [15:0] width_temp = 16'h0000;
  assign \$10  = height - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:36" *) 1'h1;
  assign \$12  = width_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:43" *) 3'h4;
  assign \$15  = height_temp - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:46" *) 1'h1;
  assign \$17  = width_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:43" *) 3'h4;
  assign \$19  = height_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) 1'h0;
  assign \$21  = width_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) 3'h4;
  assign \$23  = \$19  & (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) \$21 ;
  assign \$25  = height_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) 1'h0;
  assign \$27  = width_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) 3'h4;
  assign \$2  = width - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:35" *) 3'h4;
  assign \$29  = \$25  & (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:54" *) \$27 ;
  assign \$4  = width_temp == (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:43" *) 3'h4;
  assign \$7  = width_temp - (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:51" *) 3'h4;
  always @(posedge clk)
      end_of_frame <= \$next\end_of_frame ;
  always @(posedge clk)
      fsm_state <= \$next\fsm_state ;
  always @(posedge clk)
      new_row <= \$next\new_row ;
  always @(posedge clk)
      height_temp <= \$next\height_temp ;
  always @(posedge clk)
      width_temp <= \$next\width_temp ;
  always @* begin
    \$next\width_temp  = width_temp;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\width_temp  = \$1 [15:0];
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$4 )
                  1'h1:
                      \$next\width_temp  = width;
                  1'hz:
                      \$next\width_temp  = \$6 [15:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\width_temp  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\height_temp  = height_temp;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\height_temp  = \$9 [15:0];
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$12 )
                  1'h1:
                      \$next\height_temp  = \$14 [15:0];
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\height_temp  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\new_row  = new_row;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\new_row  = 1'h0;
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$17 )
                  1'h1:
                      \$next\new_row  = 1'h1;
                  1'hz:
                      \$next\new_row  = 1'h0;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\new_row  = 1'h1;
    endcase
  end
  always @* begin
    \$next\fsm_state  = fsm_state;
    casez (fsm_state)
      2'h0:
          casez (new_input)
            1'h1:
                \$next\fsm_state  = 2'h1;
          endcase
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$23 )
                  1'h1:
                      \$next\fsm_state  = 2'h2;
                endcase
          endcase
    endcase
    casez (rst)
      1'h1:
          \$next\fsm_state  = 2'h0;
    endcase
  end
  always @* begin
    \$next\end_of_frame  = end_of_frame;
    casez (fsm_state)
      2'h1:
          casez (new_input)
            1'h1:
                casez (\$29 )
                  1'h1:
                      \$next\end_of_frame  = 1'h1;
                endcase
          endcase
      2'h2:
          \$next\end_of_frame  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\end_of_frame  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign \$6  = \$7 ;
  assign \$9  = \$10 ;
  assign \$14  = \$15 ;
endmodule

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(pixel_in1, pixel_in2, pixel_in3, pixel_in4, rst, clk, valid_out, enc_out, enc_out_ctr, valid_in);
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:12" *)
  reg [15:0] \$next\difference_pixel_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:13" *)
  reg [15:0] \$next\difference_pixel_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:14" *)
  reg [15:0] \$next\difference_pixel_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:15" *)
  reg [15:0] \$next\difference_pixel_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:17" *)
  reg [15:0] \$next\difference_predic_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:18" *)
  reg [15:0] \$next\difference_predic_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:19" *)
  reg [15:0] \$next\difference_predic_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:20" *)
  reg [15:0] \$next\difference_predic_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:27" *)
  reg \$next\difference_valid_in ;
  (* src = "./migen_src/lj92_pipeline.py:19" *)
  reg [123:0] \$next\enc_out ;
  (* src = "./migen_src/lj92_pipeline.py:20" *)
  reg [6:0] \$next\enc_out_ctr ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:86" *)
  reg [4:0] \$next\encode_ssss1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:87" *)
  reg [4:0] \$next\encode_ssss2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:88" *)
  reg [4:0] \$next\encode_ssss3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:89" *)
  reg [4:0] \$next\encode_ssss4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:81" *)
  reg [15:0] \$next\encode_val_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:82" *)
  reg [15:0] \$next\encode_val_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:83" *)
  reg [15:0] \$next\encode_val_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:84" *)
  reg [15:0] \$next\encode_val_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:101" *)
  reg \$next\encode_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:48" *)
  reg [30:0] \$next\merge_enc_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:50" *)
  reg [30:0] \$next\merge_enc_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:52" *)
  reg [30:0] \$next\merge_enc_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:54" *)
  reg [30:0] \$next\merge_enc_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:49" *)
  reg [4:0] \$next\merge_enc_in_ctr1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:51" *)
  reg [4:0] \$next\merge_enc_in_ctr2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:53" *)
  reg [4:0] \$next\merge_enc_in_ctr3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:55" *)
  reg [4:0] \$next\merge_enc_in_ctr4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:60" *)
  reg \$next\merge_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:69" *)
  reg [16:0] \$next\normalize_val_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:70" *)
  reg [16:0] \$next\normalize_val_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:71" *)
  reg [16:0] \$next\normalize_val_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:72" *)
  reg [16:0] \$next\normalize_val_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:84" *)
  reg \$next\normalize_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:18" *)
  reg \$next\predictor_new_row ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:12" *)
  reg [15:0] \$next\predictor_pixel_in1 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:13" *)
  reg [15:0] \$next\predictor_pixel_in2 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:14" *)
  reg [15:0] \$next\predictor_pixel_in3 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:15" *)
  reg [15:0] \$next\predictor_pixel_in4 ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:33" *)
  reg \$next\predictor_valid_in ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:11" *)
  reg [15:0] \$next\signals_height ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:13" *)
  reg \$next\signals_new_input ;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:12" *)
  reg [15:0] \$next\signals_width ;
  (* src = "./migen_src/lj92_pipeline.py:24" *)
  reg \$next\valid_out ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/mem.py:124" *)
  input clk;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:12" *)
  wire [15:0] difference_pixel_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:13" *)
  wire [15:0] difference_pixel_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:14" *)
  wire [15:0] difference_pixel_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:15" *)
  wire [15:0] difference_pixel_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:17" *)
  wire [15:0] difference_predic_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:18" *)
  wire [15:0] difference_predic_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:19" *)
  wire [15:0] difference_predic_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:20" *)
  wire [15:0] difference_predic_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:22" *)
  wire [16:0] difference_val_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:23" *)
  wire [16:0] difference_val_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:24" *)
  wire [16:0] difference_val_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:25" *)
  wire [16:0] difference_val_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:27" *)
  wire difference_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/difference.py:28" *)
  wire difference_valid_out;
  (* src = "./migen_src/lj92_pipeline.py:19" *)
  output [123:0] enc_out;
  (* src = "./migen_src/lj92_pipeline.py:20" *)
  output [6:0] enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:96" *)
  wire [4:0] encode_enc_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:97" *)
  wire [4:0] encode_enc_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:98" *)
  wire [4:0] encode_enc_ctr3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:99" *)
  wire [4:0] encode_enc_ctr4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:91" *)
  wire [30:0] encode_enc_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:92" *)
  wire [30:0] encode_enc_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:93" *)
  wire [30:0] encode_enc_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:94" *)
  wire [30:0] encode_enc_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:86" *)
  wire [4:0] encode_ssss1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:87" *)
  wire [4:0] encode_ssss2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:88" *)
  wire [4:0] encode_ssss3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:89" *)
  wire [4:0] encode_ssss4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:81" *)
  wire [15:0] encode_val_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:82" *)
  wire [15:0] encode_val_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:83" *)
  wire [15:0] encode_val_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:84" *)
  wire [15:0] encode_val_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:101" *)
  wire encode_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/encode.py:102" *)
  wire encode_valid_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:48" *)
  wire [30:0] merge_enc_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:50" *)
  wire [30:0] merge_enc_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:52" *)
  wire [30:0] merge_enc_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:54" *)
  wire [30:0] merge_enc_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:49" *)
  wire [4:0] merge_enc_in_ctr1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:51" *)
  wire [4:0] merge_enc_in_ctr2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:53" *)
  wire [4:0] merge_enc_in_ctr3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:55" *)
  wire [4:0] merge_enc_in_ctr4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:57" *)
  wire [123:0] merge_enc_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:58" *)
  wire [6:0] merge_enc_out_ctr;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:60" *)
  wire merge_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/merge.py:61" *)
  wire merge_valid_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:79" *)
  wire [4:0] normalize_ssss1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:80" *)
  wire [4:0] normalize_ssss2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:81" *)
  wire [4:0] normalize_ssss3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:82" *)
  wire [4:0] normalize_ssss4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:69" *)
  wire [16:0] normalize_val_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:70" *)
  wire [16:0] normalize_val_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:71" *)
  wire [16:0] normalize_val_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:72" *)
  wire [16:0] normalize_val_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:74" *)
  wire [15:0] normalize_val_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:75" *)
  wire [15:0] normalize_val_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:76" *)
  wire [15:0] normalize_val_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:77" *)
  wire [15:0] normalize_val_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:84" *)
  wire normalize_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/normalize.py:85" *)
  wire normalize_valid_out;
  (* src = "./migen_src/lj92_pipeline.py:13" *)
  input [15:0] pixel_in1;
  (* src = "./migen_src/lj92_pipeline.py:14" *)
  input [15:0] pixel_in2;
  (* src = "./migen_src/lj92_pipeline.py:15" *)
  input [15:0] pixel_in3;
  (* src = "./migen_src/lj92_pipeline.py:16" *)
  input [15:0] pixel_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:18" *)
  wire predictor_new_row;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:12" *)
  wire [15:0] predictor_pixel_in1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:13" *)
  wire [15:0] predictor_pixel_in2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:14" *)
  wire [15:0] predictor_pixel_in3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:15" *)
  wire [15:0] predictor_pixel_in4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:21" *)
  wire [15:0] predictor_pixel_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:22" *)
  wire [15:0] predictor_pixel_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:23" *)
  wire [15:0] predictor_pixel_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:24" *)
  wire [15:0] predictor_pixel_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:27" *)
  wire [15:0] predictor_predic_out1;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:28" *)
  wire [15:0] predictor_predic_out2;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:29" *)
  wire [15:0] predictor_predic_out3;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:30" *)
  wire [15:0] predictor_predic_out4;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:33" *)
  wire predictor_valid_in;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/predictor.py:34" *)
  wire predictor_valid_out;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:11" *)
  wire [15:0] register_file_height;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/register_file.py:12" *)
  wire [15:0] register_file_width;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:11" *)
  wire [15:0] signals_height;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:13" *)
  wire signals_new_input;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:16" *)
  wire signals_new_row;
  (* src = "/Users/faresmehanna/Projects/lj92/git/migen_src/signals.py:12" *)
  wire [15:0] signals_width;
  (* src = "./migen_src/lj92_pipeline.py:23" *)
  input valid_in;
  (* src = "./migen_src/lj92_pipeline.py:24" *)
  output valid_out;
  difference difference (
    .clk(clk),
    .pixel_in1(difference_pixel_in1),
    .pixel_in2(difference_pixel_in2),
    .pixel_in3(difference_pixel_in3),
    .pixel_in4(difference_pixel_in4),
    .predic_in1(difference_predic_in1),
    .predic_in2(difference_predic_in2),
    .predic_in3(difference_predic_in3),
    .predic_in4(difference_predic_in4),
    .rst(rst),
    .val_out1(difference_val_out1),
    .val_out2(difference_val_out2),
    .val_out3(difference_val_out3),
    .val_out4(difference_val_out4),
    .valid_in(difference_valid_in),
    .valid_out(difference_valid_out)
  );
  encode encode (
    .clk(clk),
    .enc_ctr1(encode_enc_ctr1),
    .enc_ctr2(encode_enc_ctr2),
    .enc_ctr3(encode_enc_ctr3),
    .enc_ctr4(encode_enc_ctr4),
    .enc_out1(encode_enc_out1),
    .enc_out2(encode_enc_out2),
    .enc_out3(encode_enc_out3),
    .enc_out4(encode_enc_out4),
    .rst(rst),
    .ssss1(encode_ssss1),
    .ssss2(encode_ssss2),
    .ssss3(encode_ssss3),
    .ssss4(encode_ssss4),
    .val_in1(encode_val_in1),
    .val_in2(encode_val_in2),
    .val_in3(encode_val_in3),
    .val_in4(encode_val_in4),
    .valid_in(encode_valid_in),
    .valid_out(encode_valid_out)
  );
  merge merge (
    .clk(clk),
    .enc_in1(merge_enc_in1),
    .enc_in2(merge_enc_in2),
    .enc_in3(merge_enc_in3),
    .enc_in4(merge_enc_in4),
    .enc_in_ctr1(merge_enc_in_ctr1),
    .enc_in_ctr2(merge_enc_in_ctr2),
    .enc_in_ctr3(merge_enc_in_ctr3),
    .enc_in_ctr4(merge_enc_in_ctr4),
    .enc_out(merge_enc_out),
    .enc_out_ctr(merge_enc_out_ctr),
    .rst(rst),
    .valid_in(merge_valid_in),
    .valid_out(merge_valid_out)
  );
  normalize normalize (
    .clk(clk),
    .rst(rst),
    .ssss1(normalize_ssss1),
    .ssss2(normalize_ssss2),
    .ssss3(normalize_ssss3),
    .ssss4(normalize_ssss4),
    .val_in1(normalize_val_in1),
    .val_in2(normalize_val_in2),
    .val_in3(normalize_val_in3),
    .val_in4(normalize_val_in4),
    .val_out1(normalize_val_out1),
    .val_out2(normalize_val_out2),
    .val_out3(normalize_val_out3),
    .val_out4(normalize_val_out4),
    .valid_in(normalize_valid_in),
    .valid_out(normalize_valid_out)
  );
  predictor predictor (
    .clk(clk),
    .new_row(predictor_new_row),
    .pixel_in1(predictor_pixel_in1),
    .pixel_in2(predictor_pixel_in2),
    .pixel_in3(predictor_pixel_in3),
    .pixel_in4(predictor_pixel_in4),
    .pixel_out1(predictor_pixel_out1),
    .pixel_out2(predictor_pixel_out2),
    .pixel_out3(predictor_pixel_out3),
    .pixel_out4(predictor_pixel_out4),
    .predic_out1(predictor_predic_out1),
    .predic_out2(predictor_predic_out2),
    .predic_out3(predictor_predic_out3),
    .predic_out4(predictor_predic_out4),
    .rst(rst),
    .valid_in(predictor_valid_in),
    .valid_out(predictor_valid_out)
  );
  register_file register_file (
    .clk(clk),
    .height(register_file_height),
    .rst(rst),
    .width(register_file_width)
  );
  signals signals (
    .clk(clk),
    .height(signals_height),
    .new_input(signals_new_input),
    .new_row(signals_new_row),
    .rst(rst),
    .width(signals_width)
  );
  always @* begin
    \$next\signals_height  = 16'h0000;
    \$next\signals_height  = register_file_height;
  end
  always @* begin
    \$next\signals_width  = 16'h0000;
    \$next\signals_width  = register_file_width;
  end
  always @* begin
    \$next\difference_pixel_in2  = 16'h0000;
    \$next\difference_pixel_in2  = predictor_pixel_out2;
  end
  always @* begin
    \$next\difference_pixel_in3  = 16'h0000;
    \$next\difference_pixel_in3  = predictor_pixel_out3;
  end
  always @* begin
    \$next\difference_pixel_in4  = 16'h0000;
    \$next\difference_pixel_in4  = predictor_pixel_out4;
  end
  always @* begin
    \$next\difference_predic_in1  = 16'h0000;
    \$next\difference_predic_in1  = predictor_predic_out1;
  end
  always @* begin
    \$next\difference_predic_in2  = 16'h0000;
    \$next\difference_predic_in2  = predictor_predic_out2;
  end
  always @* begin
    \$next\difference_predic_in3  = 16'h0000;
    \$next\difference_predic_in3  = predictor_predic_out3;
  end
  always @* begin
    \$next\difference_predic_in4  = 16'h0000;
    \$next\difference_predic_in4  = predictor_predic_out4;
  end
  always @* begin
    \$next\difference_valid_in  = 1'h0;
    \$next\difference_valid_in  = predictor_valid_out;
  end
  always @* begin
    \$next\normalize_val_in1  = 17'h00000;
    \$next\normalize_val_in1  = difference_val_out1;
  end
  always @* begin
    \$next\normalize_val_in2  = 17'h00000;
    \$next\normalize_val_in2  = difference_val_out2;
  end
  always @* begin
    \$next\signals_new_input  = 1'h0;
    \$next\signals_new_input  = valid_in;
  end
  always @* begin
    \$next\normalize_val_in3  = 17'h00000;
    \$next\normalize_val_in3  = difference_val_out3;
  end
  always @* begin
    \$next\normalize_val_in4  = 17'h00000;
    \$next\normalize_val_in4  = difference_val_out4;
  end
  always @* begin
    \$next\normalize_valid_in  = 1'h0;
    \$next\normalize_valid_in  = difference_valid_out;
  end
  always @* begin
    \$next\encode_val_in1  = 16'h0000;
    \$next\encode_val_in1  = normalize_val_out1;
  end
  always @* begin
    \$next\encode_val_in2  = 16'h0000;
    \$next\encode_val_in2  = normalize_val_out2;
  end
  always @* begin
    \$next\encode_val_in3  = 16'h0000;
    \$next\encode_val_in3  = normalize_val_out3;
  end
  always @* begin
    \$next\encode_val_in4  = 16'h0000;
    \$next\encode_val_in4  = normalize_val_out4;
  end
  always @* begin
    \$next\encode_ssss1  = 5'h00;
    \$next\encode_ssss1  = normalize_ssss1;
  end
  always @* begin
    \$next\encode_ssss2  = 5'h00;
    \$next\encode_ssss2  = normalize_ssss2;
  end
  always @* begin
    \$next\encode_ssss3  = 5'h00;
    \$next\encode_ssss3  = normalize_ssss3;
  end
  always @* begin
    \$next\predictor_pixel_in1  = 16'h0000;
    \$next\predictor_pixel_in1  = pixel_in1;
  end
  always @* begin
    \$next\encode_ssss4  = 5'h00;
    \$next\encode_ssss4  = normalize_ssss4;
  end
  always @* begin
    \$next\encode_valid_in  = 1'h0;
    \$next\encode_valid_in  = normalize_valid_out;
  end
  always @* begin
    \$next\merge_enc_in1  = 31'h00000000;
    \$next\merge_enc_in1  = encode_enc_out1;
  end
  always @* begin
    \$next\merge_enc_in2  = 31'h00000000;
    \$next\merge_enc_in2  = encode_enc_out2;
  end
  always @* begin
    \$next\merge_enc_in3  = 31'h00000000;
    \$next\merge_enc_in3  = encode_enc_out3;
  end
  always @* begin
    \$next\merge_enc_in4  = 31'h00000000;
    \$next\merge_enc_in4  = encode_enc_out4;
  end
  always @* begin
    \$next\merge_enc_in_ctr1  = 5'h00;
    \$next\merge_enc_in_ctr1  = encode_enc_ctr1;
  end
  always @* begin
    \$next\merge_enc_in_ctr2  = 5'h00;
    \$next\merge_enc_in_ctr2  = encode_enc_ctr2;
  end
  always @* begin
    \$next\merge_enc_in_ctr3  = 5'h00;
    \$next\merge_enc_in_ctr3  = encode_enc_ctr3;
  end
  always @* begin
    \$next\merge_enc_in_ctr4  = 5'h00;
    \$next\merge_enc_in_ctr4  = encode_enc_ctr4;
  end
  always @* begin
    \$next\predictor_pixel_in2  = 16'h0000;
    \$next\predictor_pixel_in2  = pixel_in2;
  end
  always @* begin
    \$next\merge_valid_in  = 1'h0;
    \$next\merge_valid_in  = encode_valid_out;
  end
  always @* begin
    \$next\enc_out  = 124'h0000000000000000000000000000000;
    \$next\enc_out  = merge_enc_out;
  end
  always @* begin
    \$next\enc_out_ctr  = 7'h00;
    \$next\enc_out_ctr  = merge_enc_out_ctr;
  end
  always @* begin
    \$next\valid_out  = 1'h0;
    \$next\valid_out  = merge_valid_out;
  end
  always @* begin
    \$next\predictor_pixel_in3  = 16'h0000;
    \$next\predictor_pixel_in3  = pixel_in3;
  end
  always @* begin
    \$next\predictor_pixel_in4  = 16'h0000;
    \$next\predictor_pixel_in4  = pixel_in4;
  end
  always @* begin
    \$next\predictor_new_row  = 1'h0;
    \$next\predictor_new_row  = signals_new_row;
  end
  always @* begin
    \$next\predictor_valid_in  = 1'h0;
    \$next\predictor_valid_in  = valid_in;
  end
  always @* begin
    \$next\difference_pixel_in1  = 16'h0000;
    \$next\difference_pixel_in1  = predictor_pixel_out1;
  end
  assign valid_out = \$next\valid_out ;
  assign enc_out_ctr = \$next\enc_out_ctr ;
  assign enc_out = \$next\enc_out ;
  assign merge_valid_in = \$next\merge_valid_in ;
  assign merge_enc_in_ctr4 = \$next\merge_enc_in_ctr4 ;
  assign merge_enc_in_ctr3 = \$next\merge_enc_in_ctr3 ;
  assign merge_enc_in_ctr2 = \$next\merge_enc_in_ctr2 ;
  assign merge_enc_in_ctr1 = \$next\merge_enc_in_ctr1 ;
  assign merge_enc_in4 = \$next\merge_enc_in4 ;
  assign merge_enc_in3 = \$next\merge_enc_in3 ;
  assign merge_enc_in2 = \$next\merge_enc_in2 ;
  assign merge_enc_in1 = \$next\merge_enc_in1 ;
  assign encode_valid_in = \$next\encode_valid_in ;
  assign encode_ssss4 = \$next\encode_ssss4 ;
  assign encode_ssss3 = \$next\encode_ssss3 ;
  assign encode_ssss2 = \$next\encode_ssss2 ;
  assign encode_ssss1 = \$next\encode_ssss1 ;
  assign encode_val_in4 = \$next\encode_val_in4 ;
  assign encode_val_in3 = \$next\encode_val_in3 ;
  assign encode_val_in2 = \$next\encode_val_in2 ;
  assign encode_val_in1 = \$next\encode_val_in1 ;
  assign normalize_valid_in = \$next\normalize_valid_in ;
  assign normalize_val_in4 = \$next\normalize_val_in4 ;
  assign normalize_val_in3 = \$next\normalize_val_in3 ;
  assign normalize_val_in2 = \$next\normalize_val_in2 ;
  assign normalize_val_in1 = \$next\normalize_val_in1 ;
  assign difference_valid_in = \$next\difference_valid_in ;
  assign difference_predic_in4 = \$next\difference_predic_in4 ;
  assign difference_predic_in3 = \$next\difference_predic_in3 ;
  assign difference_predic_in2 = \$next\difference_predic_in2 ;
  assign difference_predic_in1 = \$next\difference_predic_in1 ;
  assign difference_pixel_in4 = \$next\difference_pixel_in4 ;
  assign difference_pixel_in3 = \$next\difference_pixel_in3 ;
  assign difference_pixel_in2 = \$next\difference_pixel_in2 ;
  assign difference_pixel_in1 = \$next\difference_pixel_in1 ;
  assign predictor_valid_in = \$next\predictor_valid_in ;
  assign predictor_new_row = \$next\predictor_new_row ;
  assign predictor_pixel_in4 = \$next\predictor_pixel_in4 ;
  assign predictor_pixel_in3 = \$next\predictor_pixel_in3 ;
  assign predictor_pixel_in2 = \$next\predictor_pixel_in2 ;
  assign predictor_pixel_in1 = \$next\predictor_pixel_in1 ;
  assign signals_new_input = \$next\signals_new_input ;
  assign signals_width = \$next\signals_width ;
  assign signals_height = \$next\signals_height ;
endmodule

