
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 13:21:44 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 47392 ; free virtual = 48637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 47391 ; free virtual = 48637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.047 ; gain = 0.094 ; free physical = 47479 ; free virtual = 48729
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 435.152 ; gain = 0.199 ; free physical = 47463 ; free virtual = 48713
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 47168 ; free virtual = 48377
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 626.953 ; gain = 192.000 ; free physical = 47140 ; free virtual = 48441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.42 seconds; current allocated memory: 284.658 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 285.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 285.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 286.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 286.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 287.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 288.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 288.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.48 seconds; current allocated memory: 306.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.53 seconds; current allocated memory: 328.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.88 seconds; current allocated memory: 329.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 330.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 332.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 335.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 338.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 340.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 343.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 388.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 15.56 seconds; current allocated memory: 571.798 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 1082.953 ; gain = 648.000 ; free physical = 45968 ; free virtual = 47266
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:23:49 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.895 ; gain = 5.000 ; free physical = 46316 ; free virtual = 47645
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 13:24:19 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 13:24:20 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 13:24:20 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.176 ; gain = 0.000 ; free physical = 35388 ; free virtual = 36768
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3318871 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.109 ; gain = 78.000 ; free physical = 35173 ; free virtual = 36552
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3309427-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3309427-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.859 ; gain = 131.750 ; free physical = 35170 ; free virtual = 36549
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.859 ; gain = 131.750 ; free physical = 35192 ; free virtual = 36544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.859 ; gain = 131.750 ; free physical = 35192 ; free virtual = 36544
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.930 ; gain = 0.000 ; free physical = 33293 ; free virtual = 34597
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.930 ; gain = 0.000 ; free physical = 33292 ; free virtual = 34597
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.930 ; gain = 0.000 ; free physical = 33292 ; free virtual = 34596
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2523.930 ; gain = 1107.820 ; free physical = 33348 ; free virtual = 34653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.930 ; gain = 1107.820 ; free physical = 33348 ; free virtual = 34652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.930 ; gain = 1107.820 ; free physical = 33347 ; free virtual = 34651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.930 ; gain = 1107.820 ; free physical = 33345 ; free virtual = 34651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.930 ; gain = 1107.820 ; free physical = 33333 ; free virtual = 34640
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.430 ; gain = 1397.320 ; free physical = 32510 ; free virtual = 33362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:54 . Memory (MB): peak = 2813.430 ; gain = 1397.320 ; free physical = 32510 ; free virtual = 33363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:54 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32517 ; free virtual = 33369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32529 ; free virtual = 33382
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32530 ; free virtual = 33382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32533 ; free virtual = 33386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32533 ; free virtual = 33386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32533 ; free virtual = 33386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32533 ; free virtual = 33386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.445 ; gain = 1406.336 ; free physical = 32533 ; free virtual = 33386
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 2822.445 ; gain = 430.266 ; free physical = 32524 ; free virtual = 33377
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2822.453 ; gain = 1406.336 ; free physical = 32532 ; free virtual = 33388
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.359 ; gain = 0.000 ; free physical = 32484 ; free virtual = 33298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2887.359 ; gain = 1513.184 ; free physical = 32512 ; free virtual = 33326
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.359 ; gain = 0.000 ; free physical = 32502 ; free virtual = 33316
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:35:25 2020...
[Wed Feb  5 13:35:27 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:08:25 ; elapsed = 00:11:08 . Memory (MB): peak = 1610.859 ; gain = 0.000 ; free physical = 34180 ; free virtual = 35005
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.605 ; gain = 0.000 ; free physical = 32470 ; free virtual = 33533
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2222 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2210 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2637.605 ; gain = 1026.746 ; free physical = 32469 ; free virtual = 33532
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:36:17 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21314 |     0 |   1182240 |  1.80 |
|   LUT as Logic             | 18970 |     0 |   1182240 |  1.60 |
|   LUT as Memory            |  2344 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2210 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 14642 |     0 |   2364480 |  0.62 |
|   Register as Flip Flop    | 14642 |     0 |   2364480 |  0.62 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1136 |     0 |    147780 |  0.77 |
| F7 Muxes                   |     2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 14594 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   34 |     0 |      2160 |  1.57 |
|   RAMB36/FIFO*    |   32 |     0 |      2160 |  1.48 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14594 |            Register |
| LUT6     |  5518 |                 CLB |
| LUT4     |  4745 |                 CLB |
| LUT2     |  4556 |                 CLB |
| LUT5     |  3814 |                 CLB |
| LUT3     |  2680 |                 CLB |
| RAMS32   |  2210 |                 CLB |
| CARRY8   |  1136 |                 CLB |
| LUT1     |   606 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    48 |            Register |
| RAMB36E2 |    32 |           Block Ram |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
| MUXF7    |     2 |                 CLB |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:28 ; elapsed = 00:04:07 . Memory (MB): peak = 4213.477 ; gain = 1575.871 ; free physical = 29177 ; free virtual = 29702
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:40:23 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.224       -4.193                     48                43027        0.036        0.000                      0                43027        1.155        0.000                       0                 17053  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.224       -4.193                     48                43027        0.036        0.000                      0                43027        1.155        0.000                       0                 17053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           48  Failing Endpoints,  Worst Slack       -0.224ns,  Total Violation       -4.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.421ns (43.858%)  route 1.819ns (56.142%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17107, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=208, unplaced)       0.280     1.149    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.048     1.197 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3048/O
                         net (fo=1, unplaced)         0.022     1.219    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3048_n_9
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.179     1.398 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1806/CO[7]
                         net (fo=1, unplaced)         0.005     1.403    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1806_n_9
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.050     1.453 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2002/O[0]
                         net (fo=2, unplaced)         0.187     1.640    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data55[8]
                         LUT6 (Prop_LUT6_I3_O)        0.032     1.672 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2240/O
                         net (fo=1, unplaced)         0.187     1.859    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2240_n_9
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.891 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1218/O
                         net (fo=1, unplaced)         0.187     2.078    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_247__3_0
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.110 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_566__0/O
                         net (fo=1, unplaced)         0.187     2.297    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_123__2_1
                         LUT5 (Prop_LUT5_I3_O)        0.032     2.329 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_247__3/O
                         net (fo=1, unplaced)         0.149     2.478    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_247__3_n_9
                         LUT6 (Prop_LUT6_I3_O)        0.083     2.561 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_123__2/O
                         net (fo=1, unplaced)         0.187     2.748    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_8
                         LUT6 (Prop_LUT6_I3_O)        0.032     2.780 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_39__2/O
                         net (fo=1, unplaced)         0.187     2.967    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_39__2_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.999 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_5__4/O
                         net (fo=4, unplaced)         0.241     3.240    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[8]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17107, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17107, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_406_reg[2]/Q
                         net (fo=5, unplaced)         0.060     0.098    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/A2
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17107, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR2)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_7_24_24/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4213.477 ; gain = 0.000 ; free physical = 29085 ; free virtual = 29623
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4245.492 ; gain = 0.000 ; free physical = 29025 ; free virtual = 29585
[Wed Feb  5 13:40:43 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4245.492 ; gain = 32.016 ; free physical = 28365 ; free virtual = 28720
[Wed Feb  5 13:40:43 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1309.344 ; gain = 0.000 ; free physical = 28189 ; free virtual = 28818
INFO: [Netlist 29-17] Analyzing 3360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.742 ; gain = 0.000 ; free physical = 25939 ; free virtual = 26293
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2222 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2210 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:02:08 . Memory (MB): peak = 2717.742 ; gain = 1408.398 ; free physical = 25949 ; free virtual = 26319
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 2723.742 ; gain = 6.000 ; free physical = 25150 ; free virtual = 25736
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2858.707 ; gain = 84.031 ; free physical = 25162 ; free virtual = 25549

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 596622a8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2858.707 ; gain = 0.000 ; free physical = 25134 ; free virtual = 25527

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2196 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5d7503b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24916 ; free virtual = 25204
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9d5840f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24839 ; free virtual = 25160
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7eea3fdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24817 ; free virtual = 25153
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7eea3fdc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24793 ; free virtual = 25146
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: da575e68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24611 ; free virtual = 24927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: da575e68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24577 ; free virtual = 24883
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:02 . Memory (MB): peak = 2910.703 ; gain = 0.000 ; free physical = 24724 ; free virtual = 25061
Ending Logic Optimization Task | Checksum: da575e68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2910.703 ; gain = 24.012 ; free physical = 24998 ; free virtual = 25402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.224 | TNS=-4.193 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 5dc698c3

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35433 ; free virtual = 36528
Ending Power Optimization Task | Checksum: 5dc698c3

Time (s): cpu = 00:01:31 ; elapsed = 00:02:57 . Memory (MB): peak = 4505.406 ; gain = 1594.703 ; free physical = 35468 ; free virtual = 36563

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5dc698c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35465 ; free virtual = 36560

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35464 ; free virtual = 36559
Ending Netlist Obfuscation Task | Checksum: 2662cea2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35465 ; free virtual = 36560
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:03:22 . Memory (MB): peak = 4505.406 ; gain = 1781.664 ; free physical = 35466 ; free virtual = 36561
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35470 ; free virtual = 36566
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35403 ; free virtual = 36522
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35302 ; free virtual = 36431
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35099 ; free virtual = 36342
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34906 ; free virtual = 36149
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 25b1b20a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34906 ; free virtual = 36150
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34924 ; free virtual = 36167

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 495cf8a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 35425 ; free virtual = 36610

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fdd4940d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34609 ; free virtual = 35806

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fdd4940d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34619 ; free virtual = 35816
Phase 1 Placer Initialization | Checksum: fdd4940d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34598 ; free virtual = 35795

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b96875c3

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 4505.406 ; gain = 0.000 ; free physical = 34991 ; free virtual = 36228

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ap_CS_fsm_reg[46][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ap_CS_fsm_reg[46][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ap_CS_fsm_reg[46][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ap_CS_fsm_reg[46][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/p_dmemi_link_next_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ap_CS_fsm_reg[46][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ram_reg_0_i_14__2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.043 ; gain = 0.000 ; free physical = 32348 ; free virtual = 33805

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 165ddb13d

Time (s): cpu = 00:04:11 ; elapsed = 00:02:33 . Memory (MB): peak = 4621.043 ; gain = 115.637 ; free physical = 31834 ; free virtual = 33292
Phase 2 Global Placement | Checksum: b0583156

Time (s): cpu = 00:04:21 ; elapsed = 00:02:36 . Memory (MB): peak = 4653.059 ; gain = 147.652 ; free physical = 30450 ; free virtual = 31908

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b0583156

Time (s): cpu = 00:04:22 ; elapsed = 00:02:37 . Memory (MB): peak = 4653.059 ; gain = 147.652 ; free physical = 30246 ; free virtual = 31704

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d32a5188

Time (s): cpu = 00:04:33 ; elapsed = 00:02:42 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 28366 ; free virtual = 29824

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cb23c836

Time (s): cpu = 00:04:35 ; elapsed = 00:02:43 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 28004 ; free virtual = 29462

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: bad59765

Time (s): cpu = 00:04:36 ; elapsed = 00:02:43 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 28034 ; free virtual = 29466

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 174cef062

Time (s): cpu = 00:04:44 ; elapsed = 00:02:48 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 27399 ; free virtual = 28831

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: d350431d

Time (s): cpu = 00:04:48 ; elapsed = 00:02:51 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 26210 ; free virtual = 27646

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: bc82fc0b

Time (s): cpu = 00:04:50 ; elapsed = 00:02:52 . Memory (MB): peak = 4717.090 ; gain = 211.684 ; free physical = 25951 ; free virtual = 27387

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 13288f071

Time (s): cpu = 00:04:56 ; elapsed = 00:02:57 . Memory (MB): peak = 4722.582 ; gain = 217.176 ; free physical = 24393 ; free virtual = 25389

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 20a91d4a1

Time (s): cpu = 00:05:05 ; elapsed = 00:03:00 . Memory (MB): peak = 4722.582 ; gain = 217.176 ; free physical = 24350 ; free virtual = 25310

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1a760eb04

Time (s): cpu = 00:05:08 ; elapsed = 00:03:03 . Memory (MB): peak = 4722.582 ; gain = 217.176 ; free physical = 24834 ; free virtual = 25793

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: f22f6092

Time (s): cpu = 00:05:08 ; elapsed = 00:03:03 . Memory (MB): peak = 4722.582 ; gain = 217.176 ; free physical = 26486 ; free virtual = 27443

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: c40850d8

Time (s): cpu = 00:05:44 ; elapsed = 00:03:22 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 27215 ; free virtual = 28256
Phase 3 Detail Placement | Checksum: c40850d8

Time (s): cpu = 00:05:44 ; elapsed = 00:03:23 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 27204 ; free virtual = 28246

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 5b97b916

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 5b97b916

Time (s): cpu = 00:06:07 ; elapsed = 00:03:29 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29875 ; free virtual = 30931

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 5b97b916

Time (s): cpu = 00:06:08 ; elapsed = 00:03:29 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29836 ; free virtual = 30915
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.536. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.536. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1098fe064

Time (s): cpu = 00:06:43 ; elapsed = 00:04:07 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29548 ; free virtual = 30807
Phase 4.1.1 Post Placement Optimization | Checksum: 1098fe064

Time (s): cpu = 00:06:43 ; elapsed = 00:04:08 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29546 ; free virtual = 30806
Phase 4.1 Post Commit Optimization | Checksum: 1098fe064

Time (s): cpu = 00:06:43 ; elapsed = 00:04:08 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29538 ; free virtual = 30802

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1098fe064

Time (s): cpu = 00:06:45 ; elapsed = 00:04:09 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29493 ; free virtual = 30764

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1098fe064

Time (s): cpu = 00:07:17 ; elapsed = 00:04:42 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 30044 ; free virtual = 31336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 30043 ; free virtual = 31335
Phase 4.4 Final Placement Cleanup | Checksum: 1c4c71b3c

Time (s): cpu = 00:07:17 ; elapsed = 00:04:42 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 30027 ; free virtual = 31319
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c4c71b3c

Time (s): cpu = 00:07:18 ; elapsed = 00:04:42 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 29986 ; free virtual = 31278
Ending Placer Task | Checksum: 13bd457d8

Time (s): cpu = 00:07:18 ; elapsed = 00:04:42 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 30261 ; free virtual = 31553
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:27 ; elapsed = 00:04:50 . Memory (MB): peak = 4786.613 ; gain = 281.207 ; free physical = 30259 ; free virtual = 31551
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 30255 ; free virtual = 31547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 30230 ; free virtual = 31534
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 30156 ; free virtual = 31500
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29464 ; free virtual = 30769
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29366 ; free virtual = 30672
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29371 ; free virtual = 30677
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 28981 ; free virtual = 30327

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-49.896 |
Phase 1 Physical Synthesis Initialization | Checksum: 793c1a24

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 28553 ; free virtual = 29908
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-49.896 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/bucket_assign_3_reg_197_reg__0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/tmp_81_i_reg_833[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_1_fu_8706/p_rect_packed_var_L5_375_reg_21675_reg[23]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_156__1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_8741/ap_CS_fsm[8]_i_75_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/bucket_assign_3_reg_197_reg__0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_fu_8727/bucket_assign_3_reg_197_reg__0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/tmp_81_i_reg_833[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state143. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state119. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/tmp_81_i_reg_833[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/tmp_81_i_reg_833[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/tmp_81_i_reg_833[4]. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 11 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 11 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-48.305 |
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27732 ; free virtual = 29209
Phase 2 Fanout Optimization | Checksum: 13e774ee5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27731 ; free virtual = 29208

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 62 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[157]_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_120__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1135_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1135
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_231__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_231__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_513__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_513__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1141_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1141
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_516__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_516__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1136_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1136
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1140_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1140
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[318].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_230__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1132_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1132
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2160_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2160
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_510__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_510__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2505_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2505
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1139_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1139
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_515__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_515__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1138_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1138
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2926_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2926
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_9__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_136__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_136__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_43__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_43__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[329].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_292__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1571_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1571
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_717__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_717__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2798_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2798
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2502_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2502
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_13__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[477].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_149__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[203].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_348__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3147_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3147
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3149_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3149
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3150_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3150
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2500_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2500
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[157].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_326__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1775_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1775
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3017_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3017
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2924_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2924
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[517].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_115__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[38].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_215__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1039_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1039
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2074_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2074
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_458__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_458__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[186].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_833
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1772_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1772
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3015_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3015
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3698_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3698
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_459_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_459
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1045_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1045
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2080_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2080
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-48.305 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27785 ; free virtual = 29158
Phase 3 Placement Based Optimization | Checksum: 9b6f2eab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27780 ; free virtual = 29154

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 14 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_365__2_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[26] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_356__2_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_365__2_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_29. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_366__2_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_357__2_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_366__2_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[543]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_201__4_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[24] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_350__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[24] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_310__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_948_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state687 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_206__4_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_412__1_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_116__4_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_216__3_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_212__4_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_214__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[27] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 11 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29556 ; free virtual = 30919
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-47.522 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29547 ; free virtual = 30911
Phase 4 Rewire | Checksum: 71cffe70

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 29553 ; free virtual = 30917

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][5]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[5][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_29. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_35 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_30. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_365__2_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_365__2_rewire was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_357_p2__30 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_33. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_ce0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_366__2_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_8656/grp_p_dst_alloc_malloc_s_fu_232/grp_MatrixMultiply_fu_8656_p_dmemUL_data_we0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_malloc_s_fu_8693/ADDRARDADDR[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_i_357__2_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_445/ap_CS_fsm_reg[46]_1[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-45.433 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27633 ; free virtual = 29039
Phase 5 Critical Cell Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27624 ; free virtual = 29030

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27611 ; free virtual = 29017

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_1_U/process_top_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27605 ; free virtual = 29010

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27597 ; free virtual = 29003

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27605 ; free virtual = 29011

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 32 nets.  Swapped 1258 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1258 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-43.390 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26299 ; free virtual = 27680
Phase 10 Critical Pin Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:53 ; elapsed = 00:01:19 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26291 ; free virtual = 27672

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:54 ; elapsed = 00:01:20 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26270 ; free virtual = 27652

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 15aeefecb

Time (s): cpu = 00:01:54 ; elapsed = 00:01:20 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26234 ; free virtual = 27615
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26234 ; free virtual = 27616
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.480 | TNS=-43.390 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          1.591  |           14  |              0  |                    11  |           0  |           1  |  00:00:06  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     4  |           0  |           1  |  00:00:06  |
|  Rewire             |          0.000  |          0.783  |            4  |              0  |                    11  |           0  |           1  |  00:00:03  |
|  Critical Cell      |          0.000  |          2.089  |           16  |              0  |                    14  |           0  |           1  |  00:00:36  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.056  |          2.043  |            0  |              0  |                    32  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.056  |          6.506  |           34  |              0  |                    72  |           0  |          11  |  00:01:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26279 ; free virtual = 27660
Ending Physical Synthesis Task | Checksum: 1cdaf30db

Time (s): cpu = 00:01:54 ; elapsed = 00:01:20 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26434 ; free virtual = 27816
INFO: [Common 17-83] Releasing license: Implementation
286 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26569 ; free virtual = 27950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26600 ; free virtual = 27982
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 26741 ; free virtual = 28134
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27520 ; free virtual = 28949
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4786.613 ; gain = 0.000 ; free physical = 27042 ; free virtual = 28522
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fe737ba1 ConstDB: 0 ShapeSum: 119ec4cc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 98996e69

Time (s): cpu = 00:04:07 ; elapsed = 00:02:57 . Memory (MB): peak = 5687.680 ; gain = 901.066 ; free physical = 31712 ; free virtual = 33325
Post Restoration Checksum: NetGraph: 8ad73bde NumContArr: dc2328b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 98996e69

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 5687.680 ; gain = 901.066 ; free physical = 31694 ; free virtual = 33307

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 98996e69

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 5687.680 ; gain = 901.066 ; free physical = 31552 ; free virtual = 33165

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 98996e69

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 5687.680 ; gain = 901.066 ; free physical = 31549 ; free virtual = 33162

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 98996e69

Time (s): cpu = 00:04:15 ; elapsed = 00:03:05 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 31301 ; free virtual = 32885

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 101f53a27

Time (s): cpu = 00:04:36 ; elapsed = 00:03:10 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 30628 ; free virtual = 32212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.371 | TNS=-18.696| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 173123090

Time (s): cpu = 00:04:46 ; elapsed = 00:03:14 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 30278 ; free virtual = 31889

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 244267ee4

Time (s): cpu = 00:05:51 ; elapsed = 00:03:46 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 27829 ; free virtual = 29485

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7772
 Number of Nodes with overlaps = 1078
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.801 | TNS=-143.465| WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: a087d792

Time (s): cpu = 00:08:04 ; elapsed = 00:04:50 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 26320 ; free virtual = 27928

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.651 | TNS=-142.368| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1828c5233

Time (s): cpu = 00:08:26 ; elapsed = 00:05:08 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 24835 ; free virtual = 26443

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.598 | TNS=-129.462| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 270689ff5

Time (s): cpu = 00:09:01 ; elapsed = 00:05:41 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 24317 ; free virtual = 24924

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.570 | TNS=-129.885| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ad65e213

Time (s): cpu = 00:09:23 ; elapsed = 00:06:03 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 24119 ; free virtual = 24586

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.568 | TNS=-129.034| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 238e51df5

Time (s): cpu = 00:09:43 ; elapsed = 00:06:28 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 23853 ; free virtual = 24245

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.574 | TNS=-128.093| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 197c13499

Time (s): cpu = 00:09:58 ; elapsed = 00:07:50 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 23028 ; free virtual = 23293
Phase 4 Rip-up And Reroute | Checksum: 197c13499

Time (s): cpu = 00:09:59 ; elapsed = 00:07:51 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 23011 ; free virtual = 23291

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13d7adee5

Time (s): cpu = 00:10:09 ; elapsed = 00:08:03 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22856 ; free virtual = 23203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.568 | TNS=-129.034| WHS=0.024  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f2ea1ac2

Time (s): cpu = 00:10:16 ; elapsed = 00:08:21 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22748 ; free virtual = 23072

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f2ea1ac2

Time (s): cpu = 00:10:16 ; elapsed = 00:08:21 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22724 ; free virtual = 23071
Phase 5 Delay and Skew Optimization | Checksum: 1f2ea1ac2

Time (s): cpu = 00:10:17 ; elapsed = 00:08:21 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22713 ; free virtual = 23070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d6a6db44

Time (s): cpu = 00:10:24 ; elapsed = 00:08:44 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22679 ; free virtual = 22953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.568 | TNS=-120.557| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d6a6db44

Time (s): cpu = 00:10:24 ; elapsed = 00:08:46 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22686 ; free virtual = 22952
Phase 6 Post Hold Fix | Checksum: 1d6a6db44

Time (s): cpu = 00:10:25 ; elapsed = 00:08:46 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22676 ; free virtual = 22952

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.585573 %
  Global Horizontal Routing Utilization  = 0.692165 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.831%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.1991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20e18e3bb

Time (s): cpu = 00:10:29 ; elapsed = 00:08:51 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22784 ; free virtual = 23108

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20e18e3bb

Time (s): cpu = 00:10:29 ; elapsed = 00:08:51 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22752 ; free virtual = 23109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20e18e3bb

Time (s): cpu = 00:10:33 ; elapsed = 00:08:56 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22882 ; free virtual = 23443

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.568 | TNS=-120.557| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20e18e3bb

Time (s): cpu = 00:10:33 ; elapsed = 00:08:56 . Memory (MB): peak = 5784.621 ; gain = 998.008 ; free physical = 22853 ; free virtual = 23422
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.550 | TNS=-97.336 | WHS=0.030 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 20e18e3bb

Time (s): cpu = 00:11:18 ; elapsed = 00:09:27 . Memory (MB): peak = 6534.621 ; gain = 1748.008 ; free physical = 26312 ; free virtual = 27228
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.550 | TNS=-97.336 | WHS=0.030 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[52].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[9][0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.550 | TNS=-97.336 | WHS=0.030 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 18c53dcb6

Time (s): cpu = 00:11:28 ; elapsed = 00:09:32 . Memory (MB): peak = 6685.629 ; gain = 1899.016 ; free physical = 25584 ; free virtual = 26530
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6685.629 ; gain = 0.000 ; free physical = 25467 ; free virtual = 26468
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.550 | TNS=-97.336 | WHS=0.030 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 18c53dcb6

Time (s): cpu = 00:11:29 ; elapsed = 00:09:33 . Memory (MB): peak = 6685.629 ; gain = 1899.016 ; free physical = 25330 ; free virtual = 26330
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:29 ; elapsed = 00:09:33 . Memory (MB): peak = 6685.629 ; gain = 1899.016 ; free physical = 25577 ; free virtual = 26578
INFO: [Common 17-83] Releasing license: Implementation
315 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:41 ; elapsed = 00:09:41 . Memory (MB): peak = 6685.629 ; gain = 1899.016 ; free physical = 25577 ; free virtual = 26578
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6685.629 ; gain = 0.000 ; free physical = 25653 ; free virtual = 26653
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6685.629 ; gain = 0.000 ; free physical = 25618 ; free virtual = 26631
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 6685.629 ; gain = 0.000 ; free physical = 25551 ; free virtual = 26648
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6685.629 ; gain = 0.000 ; free physical = 25026 ; free virtual = 26164
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6773.672 ; gain = 88.043 ; free physical = 24485 ; free virtual = 25651
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 6773.672 ; gain = 0.000 ; free physical = 24056 ; free virtual = 25220
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
327 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 6773.672 ; gain = 0.000 ; free physical = 23798 ; free virtual = 24974
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6773.672 ; gain = 0.000 ; free physical = 23334 ; free virtual = 24539
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 14:05:24 2020...
[Wed Feb  5 14:05:29 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:24:46 . Memory (MB): peak = 4245.492 ; gain = 0.000 ; free physical = 26807 ; free virtual = 27987
INFO: [Netlist 29-17] Analyzing 3360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4421.570 ; gain = 36.070 ; free physical = 26542 ; free virtual = 27782
Restored from archive | CPU: 2.440000 secs | Memory: 39.515800 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4421.570 ; gain = 36.070 ; free physical = 26542 ; free virtual = 27782
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4421.570 ; gain = 0.000 ; free physical = 26526 ; free virtual = 27771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2222 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2210 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 4421.570 ; gain = 176.078 ; free physical = 26527 ; free virtual = 27772
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       56503 :
       # of nets not needing routing.......... :       23080 :
           # of internally routed nets........ :       21337 :
           # of nets with no loads............ :        1576 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       33423 :
           # of fully routed nets............. :       33423 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 14:05:54 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.486ns (42.506%)  route 2.010ns (57.494%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.549     1.376    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X90Y117        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.457 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, routed)           0.020     1.477    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9
    SLICE_X90Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.049     1.526 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346/O[1]
                         net (fo=4, routed)           0.330     1.856    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data98[1]
    SLICE_X93Y121        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     1.903 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033/O
                         net (fo=1, routed)           0.088     1.991    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033_n_9
    SLICE_X93Y122        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.081 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788/O
                         net (fo=1, routed)           0.042     2.123    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788_n_9
    SLICE_X93Y122        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.081     2.204 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839/O
                         net (fo=1, routed)           0.105     2.309    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839_n_9
    SLICE_X93Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.135     2.444 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_329__3/O
                         net (fo=1, routed)           0.229     2.673    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_0
    SLICE_X90Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     2.755 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3/O
                         net (fo=1, routed)           0.174     2.929    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3_n_9
    SLICE_X86Y116        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     2.976 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3/O
                         net (fo=1, routed)           0.135     3.111    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_n_9
    SLICE_X86Y116        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     3.158 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_12__4/O
                         net (fo=4, routed)           0.338     3.496    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[1]
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.486ns (42.726%)  route 1.992ns (57.274%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.549     1.376    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X90Y117        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.457 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, routed)           0.020     1.477    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9
    SLICE_X90Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.049     1.526 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346/O[1]
                         net (fo=4, routed)           0.330     1.856    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data98[1]
    SLICE_X93Y121        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     1.903 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033/O
                         net (fo=1, routed)           0.088     1.991    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033_n_9
    SLICE_X93Y122        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.081 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788/O
                         net (fo=1, routed)           0.042     2.123    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788_n_9
    SLICE_X93Y122        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.081     2.204 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839/O
                         net (fo=1, routed)           0.105     2.309    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839_n_9
    SLICE_X93Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.135     2.444 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_329__3/O
                         net (fo=1, routed)           0.229     2.673    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_0
    SLICE_X90Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     2.755 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3/O
                         net (fo=1, routed)           0.174     2.929    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3_n_9
    SLICE_X86Y116        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     2.976 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3/O
                         net (fo=1, routed)           0.135     3.111    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_n_9
    SLICE_X86Y116        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     3.158 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_12__4/O
                         net (fo=4, routed)           0.320     3.478    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[1]
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.396ns (39.324%)  route 2.154ns (60.676%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.549     1.376    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X90Y117        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.457 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, routed)           0.020     1.477    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9
    SLICE_X90Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.647 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346/CO[7]
                         net (fo=1, routed)           0.023     1.670    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346_n_9
    SLICE_X90Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.737 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1026/O[1]
                         net (fo=4, routed)           0.414     2.151    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data98[9]
    SLICE_X96Y119        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.198 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2160/O
                         net (fo=1, routed)           0.037     2.235    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2160_n_9
    SLICE_X96Y119        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     2.282 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1132/O
                         net (fo=1, routed)           0.087     2.369    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1132_n_9
    SLICE_X96Y119        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.400 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_510__0/O
                         net (fo=1, routed)           0.037     2.437    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_120__4_2
    SLICE_X96Y119        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.032     2.469 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_230__2/O
                         net (fo=1, routed)           0.398     2.867    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38__2
    SLICE_X89Y122        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.031     2.898 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_120__4/O
                         net (fo=1, routed)           0.145     3.043    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_9
    SLICE_X87Y122        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     3.075 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38__2/O
                         net (fo=1, routed)           0.041     3.116    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_38__2_n_9
    SLICE_X87Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.147 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4__4/O
                         net (fo=4, routed)           0.403     3.550    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[9]
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.362ns (38.726%)  route 2.155ns (61.274%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.549     1.376    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X90Y117        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.457 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, routed)           0.020     1.477    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9
    SLICE_X90Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.647 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346/CO[7]
                         net (fo=1, routed)           0.023     1.670    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346_n_9
    SLICE_X90Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     1.720 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1026/O[0]
                         net (fo=4, routed)           0.437     2.157    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data98[8]
    SLICE_X96Y120        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     2.189 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2259/O
                         net (fo=1, routed)           0.039     2.228    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2259_n_9
    SLICE_X96Y120        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.259 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1234/O
                         net (fo=1, routed)           0.138     2.397    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1234_n_9
    SLICE_X96Y120        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     2.444 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_572__0/O
                         net (fo=1, routed)           0.208     2.652    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_123__2
    SLICE_X95Y120        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     2.683 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_249__3/O
                         net (fo=1, routed)           0.296     2.979    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_39__2_2
    SLICE_X87Y119        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     3.010 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_123__2/O
                         net (fo=1, routed)           0.087     3.097    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_8
    SLICE_X86Y119        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     3.128 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_39__2/O
                         net (fo=1, routed)           0.040     3.168    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_39__2_n_9
    SLICE_X86Y119        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     3.199 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_5__4/O
                         net (fo=4, routed)           0.318     3.517    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[8]
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.486ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.374ns (39.313%)  route 2.121ns (60.687%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=209, routed)         0.497     1.366    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X92Y111        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.398 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927/O
                         net (fo=1, routed)           0.016     1.414    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927_n_9
    SLICE_X92Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.120     1.534 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1644/O[2]
                         net (fo=8, routed)           0.409     1.943    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[2]
    SLICE_X97Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     1.975 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1774/O
                         net (fo=1, routed)           0.417     2.392    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1774_n_9
    SLICE_X91Y116        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.481 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834/O
                         net (fo=1, routed)           0.123     2.604    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834_n_9
    SLICE_X91Y118        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     2.635 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_326__0/O
                         net (fo=1, routed)           0.078     2.713    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2_2
    SLICE_X91Y119        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     2.795 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3/O
                         net (fo=1, routed)           0.160     2.955    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3_n_9
    SLICE_X87Y119        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.031     2.986 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2/O
                         net (fo=1, routed)           0.090     3.076    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2_n_9
    SLICE_X86Y119        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.088     3.164 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11__4/O
                         net (fo=4, routed)           0.331     3.495    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[2]
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.234ns (35.603%)  route 2.232ns (64.397%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=209, routed)         0.497     1.366    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X92Y111        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.398 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927/O
                         net (fo=1, routed)           0.016     1.414    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927_n_9
    SLICE_X92Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.049     1.463 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1644/O[0]
                         net (fo=9, routed)           0.475     1.938    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[0]
    SLICE_X97Y112        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     1.986 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3151/O
                         net (fo=1, routed)           0.091     2.077    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3151_n_9
    SLICE_X97Y114        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     2.108 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903/O
                         net (fo=1, routed)           0.127     2.235    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903_n_9
    SLICE_X97Y115        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.047     2.282 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910/O
                         net (fo=1, routed)           0.300     2.582    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910_n_9
    SLICE_X94Y116        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.613 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_348__1/O
                         net (fo=1, routed)           0.080     2.693    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3_2
    SLICE_X94Y117        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.047     2.740 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_149__3/O
                         net (fo=1, routed)           0.215     2.955    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_14
    SLICE_X89Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     3.004 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3/O
                         net (fo=1, routed)           0.083     3.087    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3_n_9
    SLICE_X88Y117        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_13__4/O
                         net (fo=4, routed)           0.348     3.466    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[0]
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.284     2.981    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.541ns (44.243%)  route 1.942ns (55.757%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.514     1.341    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X85Y116        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     1.423 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2537/O
                         net (fo=1, routed)           0.012     1.435    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2537_n_9
    SLICE_X85Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.209     1.644 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1354/O[7]
                         net (fo=2, routed)           0.279     1.923    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data12__0[7]
    SLICE_X82Y112        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     1.955 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1258/O
                         net (fo=1, routed)           0.219     2.174    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_251__3_2
    SLICE_X84Y113        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.083     2.257 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_580/O
                         net (fo=1, routed)           0.048     2.305    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_580_n_9
    SLICE_X84Y112        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.081     2.386 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_251__3/O
                         net (fo=1, routed)           0.225     2.611    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_251__3_n_9
    SLICE_X88Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.115     2.726 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_126__1/O
                         net (fo=1, routed)           0.215     2.941    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_126__1_n_9
    SLICE_X87Y110        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.081     3.022 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_40__2/O
                         net (fo=1, routed)           0.037     3.059    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_40__2_n_9
    SLICE_X87Y110        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     3.090 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_6__4/O
                         net (fo=4, routed)           0.393     3.483    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[7]
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y24         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.234ns (35.696%)  route 2.223ns (64.304%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=209, routed)         0.497     1.366    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X92Y111        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.398 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927/O
                         net (fo=1, routed)           0.016     1.414    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927_n_9
    SLICE_X92Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.049     1.463 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1644/O[0]
                         net (fo=9, routed)           0.475     1.938    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[0]
    SLICE_X97Y112        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     1.986 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3151/O
                         net (fo=1, routed)           0.091     2.077    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3151_n_9
    SLICE_X97Y114        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     2.108 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903/O
                         net (fo=1, routed)           0.127     2.235    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1903_n_9
    SLICE_X97Y115        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.047     2.282 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910/O
                         net (fo=1, routed)           0.300     2.582    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_910_n_9
    SLICE_X94Y116        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.613 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_348__1/O
                         net (fo=1, routed)           0.080     2.693    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3_2
    SLICE_X94Y117        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.047     2.740 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_149__3/O
                         net (fo=1, routed)           0.215     2.955    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_14
    SLICE_X89Y117        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     3.004 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3/O
                         net (fo=1, routed)           0.083     3.087    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_47__3_n_9
    SLICE_X88Y117        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_13__4/O
                         net (fo=4, routed)           0.339     3.457    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[0]
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.284     2.981    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          2.981    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.538ns (44.107%)  route 1.949ns (55.893%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.621     1.448    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X92Y115        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.537 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3496/O
                         net (fo=1, routed)           0.020     1.557    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3496_n_9
    SLICE_X92Y115        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.727 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2574/CO[7]
                         net (fo=1, routed)           0.023     1.750    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2574_n_9
    SLICE_X92Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.061     1.811 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3167/O[2]
                         net (fo=1, routed)           0.206     2.017    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data34[10]
    SLICE_X92Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.031     2.048 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1924/O
                         net (fo=1, routed)           0.140     2.188    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_407__1_0
    SLICE_X89Y117        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.219 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_942/O
                         net (fo=1, routed)           0.157     2.376    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_942_n_9
    SLICE_X86Y118        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     2.465 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_407__1/O
                         net (fo=1, routed)           0.129     2.594    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_407__1_n_9
    SLICE_X86Y121        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.047     2.641 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_205__3/O
                         net (fo=1, routed)           0.135     2.776    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_205__3_n_9
    SLICE_X87Y119        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.857 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_114__4/O
                         net (fo=1, routed)           0.131     2.988    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_114__4_n_9
    SLICE_X86Y120        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     3.069 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37__2/O
                         net (fo=2, routed)           0.205     3.274    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_37__2_n_9
    SLICE_X86Y111        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.305 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3__3_replica/O
                         net (fo=1, routed)           0.182     3.487    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemUL_data_addr_2_reg_1200_reg[10][5]_repN_alias
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.374ns (39.449%)  route 2.109ns (60.551%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=209, routed)         0.497     1.366    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X92Y111        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.398 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927/O
                         net (fo=1, routed)           0.016     1.414    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2927_n_9
    SLICE_X92Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.120     1.534 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1644/O[2]
                         net (fo=8, routed)           0.409     1.943    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/data143[2]
    SLICE_X97Y110        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     1.975 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1774/O
                         net (fo=1, routed)           0.417     2.392    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1774_n_9
    SLICE_X91Y116        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.481 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834/O
                         net (fo=1, routed)           0.123     2.604    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_834_n_9
    SLICE_X91Y118        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     2.635 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_326__0/O
                         net (fo=1, routed)           0.078     2.713    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2_2
    SLICE_X91Y119        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     2.795 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3/O
                         net (fo=1, routed)           0.160     2.955    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_143__3_n_9
    SLICE_X87Y119        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.031     2.986 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2/O
                         net (fo=1, routed)           0.090     3.076    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_45__2_n_9
    SLICE_X86Y119        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.088     3.164 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_11__4/O
                         net (fo=4, routed)           0.319     3.483    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[2]
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                 -0.474    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 14:05:56 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19591 |     0 |   1182240 |  1.66 |
|   LUT as Logic             | 18405 |     0 |   1182240 |  1.56 |
|   LUT as Memory            |  1186 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1112 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 14654 |     0 |   2364480 |  0.62 |
|   Register as Flip Flop    | 14654 |     0 |   2364480 |  0.62 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1136 |     0 |    147780 |  0.77 |
| F7 Muxes                   |     2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 14606 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3945 |     0 |    147780 |  2.67 |
|   CLBL                                     |  1947 |     0 |           |       |
|   CLBM                                     |  1998 |     0 |           |       |
| LUT as Logic                               | 18405 |     0 |   1182240 |  1.56 |
|   using O5 output only                     |   101 |       |           |       |
|   using O6 output only                     | 14773 |       |           |       |
|   using O5 and O6                          |  3531 |       |           |       |
| LUT as Memory                              |  1186 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |  1098 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 14654 |     0 |   2364480 |  0.62 |
|   Register driven from within the CLB      |  7058 |       |           |       |
|   Register driven from outside the CLB     |  7596 |       |           |       |
|     LUT in front of the register is unused |  4277 |       |           |       |
|     LUT in front of the register is used   |  3319 |       |           |       |
| Unique Control Sets                        |   603 |       |    295560 |  0.20 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   34 |     0 |      2160 |  1.57 |
|   RAMB36/FIFO*    |   32 |     0 |      2160 |  1.48 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14606 |            Register |
| LUT6     |  5540 |                 CLB |
| LUT4     |  4738 |                 CLB |
| LUT2     |  4556 |                 CLB |
| LUT5     |  3813 |                 CLB |
| LUT3     |  2688 |                 CLB |
| RAMS32   |  2210 |                 CLB |
| CARRY8   |  1136 |                 CLB |
| LUT1     |   601 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    48 |            Register |
| RAMB36E2 |    32 |           Block Ram |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
| MUXF7    |     2 |                 CLB |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  3945 |    0 |    0 |   8.01 |   0.00 |   0.00 |
|   CLBL                     |  1947 |    0 |    0 |   7.91 |   0.00 |   0.00 |
|   CLBM                     |  1998 |    0 |    0 |   8.10 |   0.00 |   0.00 |
| CLB LUTs                   | 19591 |    0 |    0 |   4.97 |   0.00 |   0.00 |
|   LUT as Logic             | 18405 |    0 |    0 |   4.67 |   0.00 |   0.00 |
|   LUT as Memory            |  1186 |    0 |    0 |   0.60 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1112 |    0 |    0 |   0.56 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 14654 |    0 |    0 |   1.86 |   0.00 |   0.00 |
| CARRY8                     |  1136 |    0 |    0 |   2.31 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    34 |    0 |    0 |   4.72 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    32 |    0 |    0 |   4.44 |   0.00 |   0.00 |
|   RAMB18                   |     4 |    0 |    0 |   0.28 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   603 |    0 |    0 |   0.61 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 14:05:57 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.550      -97.336                    646                43044        0.030        0.000                      0                43044        1.155        0.000                       0                 17065  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.550      -97.336                    646                43044        0.030        0.000                      0                43044        1.155        0.000                       0                 17065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          646  Failing Endpoints,  Worst Slack       -0.550ns,  Total Violation      -97.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.486ns (42.506%)  route 2.010ns (57.494%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y21         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.827     0.827 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[1]
                         net (fo=197, routed)         0.549     1.376    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[1]
    SLICE_X90Y117        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     1.457 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504/O
                         net (fo=1, routed)           0.020     1.477    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2504_n_9
    SLICE_X90Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.049     1.526 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1346/O[1]
                         net (fo=4, routed)           0.330     1.856    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data98[1]
    SLICE_X93Y121        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     1.903 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033/O
                         net (fo=1, routed)           0.088     1.991    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3033_n_9
    SLICE_X93Y122        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.081 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788/O
                         net (fo=1, routed)           0.042     2.123    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1788_n_9
    SLICE_X93Y122        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.081     2.204 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839/O
                         net (fo=1, routed)           0.105     2.309    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_839_n_9
    SLICE_X93Y122        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.135     2.444 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_329__3/O
                         net (fo=1, routed)           0.229     2.673    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_0
    SLICE_X90Y116        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     2.755 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3/O
                         net (fo=1, routed)           0.174     2.929    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_145__3_n_9
    SLICE_X86Y116        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     2.976 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3/O
                         net (fo=1, routed)           0.135     3.111    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_46__3_n_9
    SLICE_X86Y116        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     3.158 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_12__4/O
                         net (fo=4, routed)           0.338     3.496    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_52[1]
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 -0.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback1_reg_922_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y134        FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y134        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback1_reg_922_reg[16]/Q
                         net (fo=1, routed)           0.038     0.077    bd_0_i/hls_inst/inst/fallback1_reg_922[16]
    SLICE_X88Y134        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17119, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y134        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[16]/C
                         clock pessimism              0.000     0.000    
    SLICE_X88Y134        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_999_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X3Y28  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y28  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y28  bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.550355, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.550355) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (32 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 19591 14654 12 68 0 74 3945 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 14:05:57 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           3945
LUT:          19591
FF:           14654
DSP:             12
BRAM:            68
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.524
CP achieved post-implementation:    3.850
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 14:05:57 2020...
INFO: [HLS 200-112] Total elapsed time: 2655.1 seconds; peak allocated memory: 571.798 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 14:05:59 2020...
