// Seed: 1439894647
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_2 = 1;
    id_4 <= id_5;
    id_1 <= 1;
    id_7((1));
    if (id_6) begin
      id_2 <= id_5;
      if (1) begin
        assume (1 - id_6);
      end
    end else begin
      $display;
    end
    release id_2;
    id_4 <= 1;
    wait (1'b0);
    id_1 <= id_6;
  end
  module_0();
endmodule
