Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 16:36:52 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     134         
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-20  Warning           Non-clocked latch               57          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1372)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (315)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1372)
---------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: music/clk50/clk_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: music/mc1/clk_reg_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: music/tcount_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: music/tcount_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_gpu/y_norm_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[5]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[6]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[7]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[8]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (315)
--------------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.564        0.000                      0                  149        0.174        0.000                      0                  149        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 6.120        0.000                      0                   49        0.280        0.000                      0                   49        3.000        0.000                       0                    28  
  clk_out1_clk_wiz_0        5.564        0.000                      0                  100        0.174        0.000                      0                  100        6.234        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.482ns (38.031%)  route 2.415ns (61.969%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.602     9.099    music/mc1/counter0_carry__1_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.223 r  music/mc1/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     9.223    music/mc1/clk_reg_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  music/mc1/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    music/mc1/clk_in1
    SLICE_X2Y90          FDRE                                         r  music/mc1/clk_reg_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.077    15.342    music/mc1/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.808    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.808    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.358ns (39.002%)  route 2.124ns (60.998%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.311     8.808    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.669    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.669    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.669    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.358ns (40.617%)  route 1.985ns (59.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.173     8.669    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.358ns (42.502%)  route 1.837ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.025     8.521    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 music/mc1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.358ns (42.502%)  route 1.837ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  music/mc1/counter_reg[3]/Q
                         net (fo=3, routed)           0.813     6.594    music/mc1/counter_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.718 r  music/mc1/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.718    music/mc1/counter0_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.268 r  music/mc1/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.268    music/mc1/counter0_carry_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  music/mc1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    music/mc1/counter0_carry__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  music/mc1/counter0_carry__1/CO[3]
                         net (fo=24, routed)          1.025     8.521    music/mc1/counter0_carry__1_n_0
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    music/mc1/clk_in1
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.335    14.932    music/mc1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  music/mc1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.796    music/mc1/counter_reg[10]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  music/mc1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    music/mc1/counter_reg[8]_i_1_n_5
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    music/mc1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  music/mc1/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    music/mc1/counter_reg[6]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  music/mc1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    music/mc1/counter_reg[4]_i_1_n_5
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    music/mc1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  music/mc1/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     1.797    music/mc1/counter_reg[2]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  music/mc1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    music/mc1/counter_reg[0]_i_1_n_5
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X0Y90          FDRE                                         r  music/mc1/counter_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    music/mc1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    music/mc1/clk_in1
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  music/mc1/counter_reg[14]/Q
                         net (fo=3, routed)           0.134     1.798    music/mc1/counter_reg[14]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  music/mc1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    music/mc1/counter_reg[12]_i_1_n_5
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    music/mc1/clk_in1
    SLICE_X0Y93          FDRE                                         r  music/mc1/counter_reg[14]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    music/mc1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  music/mc1/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.798    music/mc1/counter_reg[18]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  music/mc1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    music/mc1/counter_reg[16]_i_1_n_5
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    music/mc1/clk_in1
    SLICE_X0Y94          FDRE                                         r  music/mc1/counter_reg[18]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    music/mc1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.604     1.523    music/mc1/clk_in1
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  music/mc1/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.798    music/mc1/counter_reg[22]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  music/mc1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    music/mc1/counter_reg[20]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.877     2.042    music/mc1/clk_in1
    SLICE_X0Y95          FDRE                                         r  music/mc1/counter_reg[22]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    music/mc1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 music/mc1/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X2Y90          FDRE                                         r  music/mc1/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  music/mc1/clk_reg_reg/Q
                         net (fo=22, routed)          0.204     1.890    music/mc1/MusClk
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.935 r  music/mc1/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.935    music/mc1/clk_reg_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  music/mc1/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X2Y90          FDRE                                         r  music/mc1/clk_reg_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.642    music/mc1/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 music/clk50/clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/clk50/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.510    music/clk50/clk_in1
    SLICE_X4Y73          FDRE                                         r  music/clk50/clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  music/clk50/clk_reg_reg/Q
                         net (fo=13, routed)          0.209     1.860    music/clk50/clk
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  music/clk50/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.905    music/clk50/clk_reg_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  music/clk50/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.024    music/clk50/clk_in1
    SLICE_X4Y73          FDRE                                         r  music/clk50/clk_reg_reg/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091     1.601    music/clk50/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  music/mc1/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.796    music/mc1/counter_reg[10]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  music/mc1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    music/mc1/counter_reg[8]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X0Y92          FDRE                                         r  music/mc1/counter_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    music/mc1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 music/mc1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mc1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    music/mc1/clk_in1
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  music/mc1/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    music/mc1/counter_reg[6]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  music/mc1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    music/mc1/counter_reg[4]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    music/mc1/clk_in1
    SLICE_X0Y91          FDRE                                         r  music/mc1/counter_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    music/mc1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y73      music/clk50/clk_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y73      music/clk50/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y90      music/mc1/clk_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y90      music/mc1/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y92      music/mc1/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y92      music/mc1/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y93      music/mc1/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y93      music/mc1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y90      music/mc1/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y90      music/mc1/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y90      music/mc1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y90      music/mc1/counter_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      music/clk50/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y90      music/mc1/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y90      music/mc1/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y90      music/mc1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y90      music/mc1/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 1.788ns (23.368%)  route 5.864ns (76.632%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 18.375 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.332     8.570 r  vga_driver/x_norm_reg[4]_i_5/O
                         net (fo=2, routed)           0.679     9.249    vga_driver/x_norm_reg[4]_i_5_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  vga_driver/x_norm_reg[4]_i_3/O
                         net (fo=5, routed)           0.503     9.876    vga_driver/x_norm_reg[4]_i_3_n_0
    SLICE_X64Y120        LUT2 (Prop_lut2_I1_O)        0.124    10.000 f  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=4, routed)           0.593    10.593    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X65Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.717 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=21, routed)          1.244    11.961    my_gpu/whint/whint/letter/E[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.085 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.778    12.863    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482    18.375    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    18.632    
                         clock uncertainty           -0.125    18.508    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.081    18.427    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.788ns (23.463%)  route 5.832ns (76.537%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 18.375 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.332     8.570 r  vga_driver/x_norm_reg[4]_i_5/O
                         net (fo=2, routed)           0.679     9.249    vga_driver/x_norm_reg[4]_i_5_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  vga_driver/x_norm_reg[4]_i_3/O
                         net (fo=5, routed)           0.503     9.876    vga_driver/x_norm_reg[4]_i_3_n_0
    SLICE_X64Y120        LUT2 (Prop_lut2_I1_O)        0.124    10.000 f  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=4, routed)           0.593    10.593    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X65Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.717 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=21, routed)          1.244    11.961    my_gpu/whint/whint/letter/E[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.085 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.747    12.832    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482    18.375    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.257    18.632    
                         clock uncertainty           -0.125    18.508    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.061    18.447    vga_driver/red_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 1.788ns (23.454%)  route 5.835ns (76.546%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 18.375 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.332     8.570 r  vga_driver/x_norm_reg[4]_i_5/O
                         net (fo=2, routed)           0.679     9.249    vga_driver/x_norm_reg[4]_i_5_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  vga_driver/x_norm_reg[4]_i_3/O
                         net (fo=5, routed)           0.503     9.876    vga_driver/x_norm_reg[4]_i_3_n_0
    SLICE_X64Y120        LUT2 (Prop_lut2_I1_O)        0.124    10.000 f  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=4, routed)           0.593    10.593    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X65Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.717 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=21, routed)          1.244    11.961    my_gpu/whint/whint/letter/E[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.085 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.750    12.835    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482    18.375    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C
                         clock pessimism              0.257    18.632    
                         clock uncertainty           -0.125    18.508    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.058    18.450    vga_driver/red_out_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.788ns (23.942%)  route 5.680ns (76.058%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 18.375 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.332     8.570 r  vga_driver/x_norm_reg[4]_i_5/O
                         net (fo=2, routed)           0.679     9.249    vga_driver/x_norm_reg[4]_i_5_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  vga_driver/x_norm_reg[4]_i_3/O
                         net (fo=5, routed)           0.503     9.876    vga_driver/x_norm_reg[4]_i_3_n_0
    SLICE_X64Y120        LUT2 (Prop_lut2_I1_O)        0.124    10.000 f  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=4, routed)           0.593    10.593    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X65Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.717 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=21, routed)          1.244    11.961    my_gpu/whint/whint/letter/E[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.085 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.595    12.680    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482    18.375    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.257    18.632    
                         clock uncertainty           -0.125    18.508    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)       -0.067    18.441    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.441    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.892ns (27.435%)  route 5.004ns (72.565%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.372 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I0_O)        0.358     8.596 f  vga_driver/x_norm_reg[8]_i_5/O
                         net (fo=2, routed)           0.956     9.552    vga_driver/x_norm_reg[8]_i_5_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I2_O)        0.326     9.878 r  vga_driver/green_out[3]_i_5/O
                         net (fo=10, routed)          0.886    10.764    my_gpu/wh1/letter/blue_out_reg[0]
    SLICE_X61Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.888 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           1.096    11.984    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.124    12.108 r  my_gpu/whint/whint/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.108    vga_driver/S_blue[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479    18.372    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/C
                         clock pessimism              0.257    18.629    
                         clock uncertainty           -0.125    18.505    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.077    18.582    vga_driver/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.892ns (27.474%)  route 4.994ns (72.526%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 18.374 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I0_O)        0.358     8.596 f  vga_driver/x_norm_reg[8]_i_5/O
                         net (fo=2, routed)           0.956     9.552    vga_driver/x_norm_reg[8]_i_5_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I2_O)        0.326     9.878 r  vga_driver/green_out[3]_i_5/O
                         net (fo=10, routed)          0.886    10.764    my_gpu/wh1/letter/blue_out_reg[0]
    SLICE_X61Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.888 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           1.086    11.974    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X60Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.098 r  my_gpu/whint/whint/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.098    vga_driver/S_blue[0]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481    18.374    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/C
                         clock pessimism              0.257    18.631    
                         clock uncertainty           -0.125    18.507    
    SLICE_X60Y123        FDRE (Setup_fdre_C_D)        0.079    18.586    vga_driver/blue_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.892ns (27.475%)  route 4.994ns (72.525%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.372 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I0_O)        0.358     8.596 f  vga_driver/x_norm_reg[8]_i_5/O
                         net (fo=2, routed)           0.956     9.552    vga_driver/x_norm_reg[8]_i_5_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I2_O)        0.326     9.878 r  vga_driver/green_out[3]_i_5/O
                         net (fo=10, routed)          0.886    10.764    my_gpu/wh1/letter/blue_out_reg[0]
    SLICE_X61Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.888 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           1.086    11.974    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.124    12.098 r  my_gpu/whint/whint/letter/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.098    vga_driver/S_green[0]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479    18.372    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[0]/C
                         clock pessimism              0.257    18.629    
                         clock uncertainty           -0.125    18.505    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.081    18.586    vga_driver/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.892ns (27.508%)  route 4.986ns (72.492%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 18.374 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_col_reg[6]/Q
                         net (fo=21, routed)          0.762     6.429    vga_driver/S_pixel_col[6]
    SLICE_X70Y119        LUT3 (Prop_lut3_I0_O)        0.150     6.579 r  vga_driver/x_norm_reg[8]_i_8/O
                         net (fo=1, routed)           0.569     7.149    vga_driver/x_norm_reg[8]_i_8_n_0
    SLICE_X68Y119        LUT5 (Prop_lut5_I4_O)        0.354     7.503 f  vga_driver/x_norm_reg[8]_i_6/O
                         net (fo=2, routed)           0.735     8.238    vga_driver/x_norm_reg[8]_i_6_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I0_O)        0.358     8.596 f  vga_driver/x_norm_reg[8]_i_5/O
                         net (fo=2, routed)           0.956     9.552    vga_driver/x_norm_reg[8]_i_5_n_0
    SLICE_X65Y123        LUT3 (Prop_lut3_I2_O)        0.326     9.878 r  vga_driver/green_out[3]_i_5/O
                         net (fo=10, routed)          0.886    10.764    my_gpu/wh1/letter/blue_out_reg[0]
    SLICE_X61Y129        LUT6 (Prop_lut6_I0_O)        0.124    10.888 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           1.078    11.965    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X60Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.089 r  my_gpu/whint/whint/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.089    vga_driver/S_blue[1]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481    18.374    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/C
                         clock pessimism              0.257    18.631    
                         clock uncertainty           -0.125    18.507    
    SLICE_X60Y123        FDRE (Setup_fdre_C_D)        0.077    18.584    vga_driver/blue_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 1.682ns (24.695%)  route 5.129ns (75.305%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.372 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          1.005     6.672    vga_driver/S_pixel_row[3]
    SLICE_X62Y120        LUT4 (Prop_lut4_I2_O)        0.152     6.824 f  vga_driver/y_norm_reg[4]_i_5/O
                         net (fo=4, routed)           0.538     7.362    vga_driver/y_norm_reg[4]_i_5_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.348     7.710 f  vga_driver/num_reg[15]_i_3/O
                         net (fo=3, routed)           0.979     8.689    vga_driver/num_reg[15]_i_3_n_0
    SLICE_X65Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.813 f  vga_driver/word_reg[22]_i_3/O
                         net (fo=9, routed)           0.831     9.644    vga_driver/word_reg[22]_i_3_n_0
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.152     9.796 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=9, routed)           0.329    10.125    vga_driver/pixel_col_reg[8]_0[6]
    SLICE_X65Y121        LUT6 (Prop_lut6_I2_O)        0.326    10.451 r  vga_driver/x_norm_reg[1]_i_2/O
                         net (fo=10, routed)          1.447    11.898    my_gpu/whint/whint/letter/red_out_reg[3]_1
    SLICE_X60Y124        LUT6 (Prop_lut6_I3_O)        0.124    12.022 r  my_gpu/whint/whint/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    12.022    vga_driver/S_green[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479    18.372    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.257    18.629    
                         clock uncertainty           -0.125    18.505    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.079    18.584    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.682ns (24.764%)  route 5.110ns (75.236%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.372 - 13.468 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          1.005     6.672    vga_driver/S_pixel_row[3]
    SLICE_X62Y120        LUT4 (Prop_lut4_I2_O)        0.152     6.824 f  vga_driver/y_norm_reg[4]_i_5/O
                         net (fo=4, routed)           0.538     7.362    vga_driver/y_norm_reg[4]_i_5_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.348     7.710 f  vga_driver/num_reg[15]_i_3/O
                         net (fo=3, routed)           0.979     8.689    vga_driver/num_reg[15]_i_3_n_0
    SLICE_X65Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.813 f  vga_driver/word_reg[22]_i_3/O
                         net (fo=9, routed)           0.831     9.644    vga_driver/word_reg[22]_i_3_n_0
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.152     9.796 f  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=9, routed)           0.329    10.125    vga_driver/pixel_col_reg[8]_0[6]
    SLICE_X65Y121        LUT6 (Prop_lut6_I2_O)        0.326    10.451 r  vga_driver/x_norm_reg[1]_i_2/O
                         net (fo=10, routed)          1.428    11.879    my_gpu/whint/whint/letter/red_out_reg[3]_1
    SLICE_X60Y124        LUT6 (Prop_lut6_I3_O)        0.124    12.003 r  my_gpu/whint/whint/letter/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.003    vga_driver/S_green[1]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479    18.372    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[1]/C
                         clock pessimism              0.257    18.629    
                         clock uncertainty           -0.125    18.505    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)        0.079    18.584    vga_driver/green_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.685%)  route 0.093ns (33.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.582     1.503    vga_driver/clk_out1
    SLICE_X73Y120        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.093     1.737    vga_driver/h_cnt_reg[6]
    SLICE_X72Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.782    vga_driver/plusOp[10]
    SLICE_X72Y120        FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.851     2.019    vga_driver/clk_out1
    SLICE_X72Y120        FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X72Y120        FDRE (Hold_fdre_C_D)         0.092     1.608    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 f  vga_driver/v_cnt_reg[10]/Q
                         net (fo=9, routed)           0.166     1.787    vga_driver/v_cnt_reg[10]
    SLICE_X66Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_driver/v_cnt[6]_i_1_n_0
    SLICE_X66Y117        FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.995    vga_driver/clk_out1
    SLICE_X66Y117        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X66Y117        FDRE (Hold_fdre_C_D)         0.120     1.613    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.980%)  route 0.166ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=9, routed)           0.166     1.786    vga_driver/v_cnt_reg[10]
    SLICE_X64Y119        FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.826     1.993    vga_driver/clk_out1
    SLICE_X64Y119        FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X64Y119        FDRE (Hold_fdre_C_D)         0.070     1.561    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X64Y117        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.091     1.698    vga_driver/v_cnt_reg[4]
    SLICE_X64Y117        LUT6 (Prop_lut6_I4_O)        0.099     1.797 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_driver/plusOp__0[5]
    SLICE_X64Y117        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.995    vga_driver/clk_out1
    SLICE_X64Y117        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.092     1.571    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=10, routed)          0.098     1.705    vga_driver/v_cnt_reg[9]
    SLICE_X65Y117        LUT6 (Prop_lut6_I4_O)        0.099     1.804 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.804    vga_driver/plusOp__0[10]
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.995    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y117        FDRE (Hold_fdre_C_D)         0.092     1.571    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.021%)  route 0.172ns (54.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X64Y117        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=7, routed)           0.172     1.793    vga_driver/v_cnt_reg[5]
    SLICE_X65Y118        FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.994    vga_driver/clk_out1
    SLICE_X65Y118        FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X65Y118        FDRE (Hold_fdre_C_D)         0.066     1.558    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.074%)  route 0.179ns (55.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.179     1.799    vga_driver/v_cnt_reg[8]
    SLICE_X65Y119        FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.826     1.993    vga_driver/clk_out1
    SLICE_X65Y119        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.070     1.561    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.582     1.503    vga_driver/clk_out1
    SLICE_X73Y120        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.128     1.631 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           0.114     1.745    vga_driver/h_cnt_reg[4]
    SLICE_X73Y120        LUT6 (Prop_lut6_I4_O)        0.099     1.844 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_driver/plusOp[5]
    SLICE_X73Y120        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.851     2.019    vga_driver/clk_out1
    SLICE_X73Y120        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.092     1.595    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X66Y118        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164     1.642 f  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.175     1.818    vga_driver/v_cnt_reg[0]
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.045     1.863 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X66Y118        FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.994    vga_driver/clk_out1
    SLICE_X66Y118        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X66Y118        FDRE (Hold_fdre_C_D)         0.120     1.598    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.558     1.479    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=11, routed)          0.191     1.811    vga_driver/v_cnt_reg[8]
    SLICE_X65Y117        LUT5 (Prop_lut5_I3_O)        0.042     1.853 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_driver/plusOp__0[9]
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.827     1.995    vga_driver/clk_out1
    SLICE_X65Y117        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y117        FDRE (Hold_fdre_C_D)         0.107     1.586    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y123    vga_driver/blue_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y123    vga_driver/blue_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y124    vga_driver/blue_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y123    vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y124    vga_driver/green_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y124    vga_driver/green_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y124    vga_driver/green_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X60Y123    vga_driver/green_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/green_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/green_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/blue_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/blue_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y123    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/green_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y124    vga_driver/green_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music/tcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.107ns (41.661%)  route 5.752ns (58.339%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  music/tcount_reg[9]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/tcount_reg[9]/Q
                         net (fo=3, routed)           2.738     3.194    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.290 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=98, routed)          3.014     6.304    dac_LRCK_OBUF_BUFG
    D18                  OBUF (Prop_obuf_I_O)         3.555     9.859 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     9.859    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 1.846ns (19.859%)  route 7.450ns (80.141%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[3]/G
    SLICE_X69Y122        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[3]/Q
                         net (fo=83, routed)          3.750     4.309    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[3]
    SLICE_X57Y123        LUT2 (Prop_lut2_I1_O)        0.124     4.433 r  my_gpu/g1/sq/color3_carry_i_1/O
                         net (fo=1, routed)           0.000     4.433    my_gpu/g1/sq/color3_carry_i_1_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.834 r  my_gpu/g1/sq/color3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    my_gpu/g1/sq/color3_carry_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.991 f  my_gpu/g1/sq/color3_carry__0/CO[1]
                         net (fo=1, routed)           1.123     6.113    my_gpu/g1/sq/color3_carry__0_n_2
    SLICE_X61Y126        LUT5 (Prop_lut5_I0_O)        0.329     6.442 r  my_gpu/g1/sq/color_reg[7]_i_7/O
                         net (fo=5, routed)           0.945     7.388    my_gpu/g1/sq/color_reg[7]_i_7_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  my_gpu/g1/sq/color_reg[4]_i_2/O
                         net (fo=2, routed)           0.958     8.470    my_gpu/g1/sq/color_reg[4]_i_2_n_0
    SLICE_X59Y124        LUT5 (Prop_lut5_I1_O)        0.152     8.622 r  my_gpu/g1/sq/color_reg[4]_i_1/O
                         net (fo=1, routed)           0.674     9.296    my_gpu/g1/sq/color_reg[4]_i_1_n_0
    SLICE_X59Y124        LDCE                                         r  my_gpu/g1/sq/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 1.818ns (20.281%)  route 7.146ns (79.719%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[3]/G
    SLICE_X69Y122        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[3]/Q
                         net (fo=83, routed)          3.750     4.309    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[3]
    SLICE_X57Y123        LUT2 (Prop_lut2_I1_O)        0.124     4.433 r  my_gpu/g1/sq/color3_carry_i_1/O
                         net (fo=1, routed)           0.000     4.433    my_gpu/g1/sq/color3_carry_i_1_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.834 r  my_gpu/g1/sq/color3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    my_gpu/g1/sq/color3_carry_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.991 f  my_gpu/g1/sq/color3_carry__0/CO[1]
                         net (fo=1, routed)           1.123     6.113    my_gpu/g1/sq/color3_carry__0_n_2
    SLICE_X61Y126        LUT5 (Prop_lut5_I0_O)        0.329     6.442 r  my_gpu/g1/sq/color_reg[7]_i_7/O
                         net (fo=5, routed)           1.003     7.446    my_gpu/g1/sq/color_reg[7]_i_7_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.570 f  my_gpu/g1/sq/color_reg[7]_i_4/O
                         net (fo=3, routed)           0.728     8.298    my_gpu/g1/sq/color_reg[7]_i_4_n_0
    SLICE_X59Y123        LUT3 (Prop_lut3_I2_O)        0.124     8.422 r  my_gpu/g1/sq/color_reg[5]_i_1/O
                         net (fo=1, routed)           0.543     8.964    my_gpu/g1/sq/color_reg[5]_i_1_n_0
    SLICE_X59Y124        LDCE                                         r  my_gpu/g1/sq/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 1.818ns (20.373%)  route 7.106ns (79.627%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[3]/G
    SLICE_X69Y122        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[3]/Q
                         net (fo=83, routed)          3.750     4.309    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[3]
    SLICE_X57Y123        LUT2 (Prop_lut2_I1_O)        0.124     4.433 r  my_gpu/g1/sq/color3_carry_i_1/O
                         net (fo=1, routed)           0.000     4.433    my_gpu/g1/sq/color3_carry_i_1_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.834 r  my_gpu/g1/sq/color3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    my_gpu/g1/sq/color3_carry_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.991 f  my_gpu/g1/sq/color3_carry__0/CO[1]
                         net (fo=1, routed)           1.123     6.113    my_gpu/g1/sq/color3_carry__0_n_2
    SLICE_X61Y126        LUT5 (Prop_lut5_I0_O)        0.329     6.442 r  my_gpu/g1/sq/color_reg[7]_i_7/O
                         net (fo=5, routed)           0.945     7.388    my_gpu/g1/sq/color_reg[7]_i_7_n_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.512 f  my_gpu/g1/sq/color_reg[4]_i_2/O
                         net (fo=2, routed)           0.958     8.470    my_gpu/g1/sq/color_reg[4]_i_2_n_0
    SLICE_X59Y124        LUT5 (Prop_lut5_I1_O)        0.124     8.594 r  my_gpu/g1/sq/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.330     8.924    my_gpu/g1/sq/color_reg[0]_i_1_n_0
    SLICE_X59Y123        LDCE                                         r  my_gpu/g1/sq/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 1.816ns (21.047%)  route 6.812ns (78.953%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  music/mb1/counter_reg[5]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/mb1/counter_reg[5]/Q
                         net (fo=10, routed)          1.517     1.973    music/mb1/counter_reg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     2.097 f  music/mb1/tmp_clk0_carry_i_28/O
                         net (fo=1, routed)           1.013     3.111    music/mb1/tmp_clk0_carry_i_28_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.235 r  music/mb1/tmp_clk0_carry_i_19/O
                         net (fo=14, routed)          1.356     4.591    music/mb1/counter_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     4.715 r  music/mb1/tmp_clk0_carry_i_21__0/O
                         net (fo=1, routed)           1.020     5.735    music/mb1/tmp_clk0_carry_i_21__0_n_0
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  music/mb1/tmp_clk0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.859    music/a1/S[2]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.257 r  music/a1/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.257    music/a1/tmp_clk0_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  music/a1/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    music/a1/tmp_clk0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  music/a1/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.485    music/a1/tmp_clk0_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  music/a1/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.905     8.504    music/a1/tmp_clk0_carry__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.628 r  music/a1/tmp_clk_i_1__1/O
                         net (fo=1, routed)           0.000     8.628    music/a1/tmp_clk_i_1__1_n_0
    SLICE_X6Y78          FDRE                                         r  music/a1/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/g1/sq/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 1.844ns (21.829%)  route 6.604ns (78.171%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[3]/G
    SLICE_X69Y122        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  my_gpu/x_norm_reg[3]/Q
                         net (fo=83, routed)          3.750     4.309    my_gpu/g1/sq/ARG_inferred__0/i__carry__0[3]
    SLICE_X57Y123        LUT2 (Prop_lut2_I1_O)        0.124     4.433 r  my_gpu/g1/sq/color3_carry_i_1/O
                         net (fo=1, routed)           0.000     4.433    my_gpu/g1/sq/color3_carry_i_1_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.834 r  my_gpu/g1/sq/color3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    my_gpu/g1/sq/color3_carry_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.991 f  my_gpu/g1/sq/color3_carry__0/CO[1]
                         net (fo=1, routed)           1.123     6.113    my_gpu/g1/sq/color3_carry__0_n_2
    SLICE_X61Y126        LUT5 (Prop_lut5_I0_O)        0.329     6.442 r  my_gpu/g1/sq/color_reg[7]_i_7/O
                         net (fo=5, routed)           1.003     7.446    my_gpu/g1/sq/color_reg[7]_i_7_n_0
    SLICE_X58Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.570 f  my_gpu/g1/sq/color_reg[7]_i_4/O
                         net (fo=3, routed)           0.728     8.298    my_gpu/g1/sq/color_reg[7]_i_4_n_0
    SLICE_X59Y123        LUT3 (Prop_lut3_I2_O)        0.150     8.448 r  my_gpu/g1/sq/color_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.448    my_gpu/g1/sq/color_reg[1]_i_1_n_0
    SLICE_X59Y123        LDCE                                         r  my_gpu/g1/sq/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a2/tmp_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 2.111ns (25.644%)  route 6.121ns (74.356%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE                         0.000     0.000 r  music/mb2/counter_reg[5]/C
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  music/mb2/counter_reg[5]/Q
                         net (fo=11, routed)          1.236     1.754    music/mb2/sel0[5]
    SLICE_X12Y87         LUT5 (Prop_lut5_I3_O)        0.150     1.904 f  music/mb2/tmp_clk0_carry_i_29/O
                         net (fo=1, routed)           0.469     2.373    music/mb2/tmp_clk0_carry_i_29_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.328     2.701 r  music/mb2/tmp_clk0_carry_i_17__0/O
                         net (fo=12, routed)          1.821     4.522    music/mb2/counter_reg[0]_2
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.124     4.646 r  music/mb2/tmp_clk0_carry_i_20__1/O
                         net (fo=1, routed)           0.624     5.270    music/mb2/tmp_clk0_carry_i_20__1_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     5.394 r  music/mb2/tmp_clk0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.394    music/a2/S[3]
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.795 r  music/a2/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.795    music/a2/tmp_clk0_carry_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.909 r  music/a2/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.909    music/a2/tmp_clk0_carry__0_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.023 r  music/a2/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.023    music/a2/tmp_clk0_carry__1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.137 r  music/a2/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.971     8.108    music/a2/tmp_clk0_carry__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.232 r  music/a2/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     8.232    music/a2/tmp_clk_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  music/a2/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 1.692ns (21.067%)  route 6.339ns (78.933%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  music/mb1/counter_reg[5]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/mb1/counter_reg[5]/Q
                         net (fo=10, routed)          1.517     1.973    music/mb1/counter_reg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     2.097 f  music/mb1/tmp_clk0_carry_i_28/O
                         net (fo=1, routed)           1.013     3.111    music/mb1/tmp_clk0_carry_i_28_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.235 r  music/mb1/tmp_clk0_carry_i_19/O
                         net (fo=14, routed)          1.356     4.591    music/mb1/counter_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     4.715 r  music/mb1/tmp_clk0_carry_i_21__0/O
                         net (fo=1, routed)           1.020     5.735    music/mb1/tmp_clk0_carry_i_21__0_n_0
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  music/mb1/tmp_clk0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.859    music/a1/S[2]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.257 r  music/a1/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.257    music/a1/tmp_clk0_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  music/a1/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    music/a1/tmp_clk0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  music/a1/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.485    music/a1/tmp_clk0_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  music/a1/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.433     8.031    music/a1/tmp_clk0_carry__2_n_0
    SLICE_X5Y79          FDRE                                         r  music/a1/square.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 1.692ns (21.067%)  route 6.339ns (78.933%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  music/mb1/counter_reg[5]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/mb1/counter_reg[5]/Q
                         net (fo=10, routed)          1.517     1.973    music/mb1/counter_reg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     2.097 f  music/mb1/tmp_clk0_carry_i_28/O
                         net (fo=1, routed)           1.013     3.111    music/mb1/tmp_clk0_carry_i_28_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.235 r  music/mb1/tmp_clk0_carry_i_19/O
                         net (fo=14, routed)          1.356     4.591    music/mb1/counter_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     4.715 r  music/mb1/tmp_clk0_carry_i_21__0/O
                         net (fo=1, routed)           1.020     5.735    music/mb1/tmp_clk0_carry_i_21__0_n_0
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  music/mb1/tmp_clk0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.859    music/a1/S[2]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.257 r  music/a1/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.257    music/a1/tmp_clk0_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  music/a1/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    music/a1/tmp_clk0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  music/a1/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.485    music/a1/tmp_clk0_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  music/a1/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.433     8.031    music/a1/tmp_clk0_carry__2_n_0
    SLICE_X5Y79          FDRE                                         r  music/a1/square.div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 1.692ns (21.067%)  route 6.339ns (78.933%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  music/mb1/counter_reg[5]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  music/mb1/counter_reg[5]/Q
                         net (fo=10, routed)          1.517     1.973    music/mb1/counter_reg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     2.097 f  music/mb1/tmp_clk0_carry_i_28/O
                         net (fo=1, routed)           1.013     3.111    music/mb1/tmp_clk0_carry_i_28_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.235 r  music/mb1/tmp_clk0_carry_i_19/O
                         net (fo=14, routed)          1.356     4.591    music/mb1/counter_reg[0]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I4_O)        0.124     4.715 r  music/mb1/tmp_clk0_carry_i_21__0/O
                         net (fo=1, routed)           1.020     5.735    music/mb1/tmp_clk0_carry_i_21__0_n_0
    SLICE_X4Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  music/mb1/tmp_clk0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     5.859    music/a1/S[2]
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.257 r  music/a1/tmp_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.257    music/a1/tmp_clk0_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  music/a1/tmp_clk0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    music/a1/tmp_clk0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  music/a1/tmp_clk0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.485    music/a1/tmp_clk0_carry__1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  music/a1/tmp_clk0_carry__2/CO[3]
                         net (fo=32, routed)          1.433     8.031    music/a1/tmp_clk0_carry__2_n_0
    SLICE_X5Y79          FDRE                                         r  music/a1/square.div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music/tcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/tcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  music/tcount_reg[3]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/tcount_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    music/tcount_reg[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  music/tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    music/tcount_reg[0]_i_1_n_4
    SLICE_X3Y72          FDRE                                         r  music/tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[20]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[20]/Q
                         net (fo=3, routed)           0.119     0.260    music/a1/square.div_cnt_reg[20]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  music/a1/square.div_cnt_reg[17]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.368    music/a1/square.div_cnt_reg[17]_i_1__1_n_4
    SLICE_X5Y83          FDRE                                         r  music/a1/square.div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[24]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[24]/Q
                         net (fo=3, routed)           0.119     0.260    music/a1/square.div_cnt_reg[24]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  music/a1/square.div_cnt_reg[21]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.368    music/a1/square.div_cnt_reg[21]_i_1__1_n_4
    SLICE_X5Y84          FDRE                                         r  music/a1/square.div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[12]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    music/a1/square.div_cnt_reg[12]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a1/square.div_cnt_reg[9]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a1/square.div_cnt_reg[9]_i_1__1_n_4
    SLICE_X5Y81          FDRE                                         r  music/a1/square.div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[16]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    music/a1/square.div_cnt_reg[16]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a1/square.div_cnt_reg[13]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a1/square.div_cnt_reg[13]_i_1__1_n_4
    SLICE_X5Y82          FDRE                                         r  music/a1/square.div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[28]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[28]/Q
                         net (fo=3, routed)           0.120     0.261    music/a1/square.div_cnt_reg[28]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a1/square.div_cnt_reg[25]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a1/square.div_cnt_reg[25]_i_1__1_n_4
    SLICE_X5Y85          FDRE                                         r  music/a1/square.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[4]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    music/a1/square.div_cnt_reg[9]_0[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a1/square.div_cnt_reg[1]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a1/square.div_cnt_reg[1]_i_1__1_n_4
    SLICE_X5Y79          FDRE                                         r  music/a1/square.div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/mb3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/mb3/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  music/mb3/counter_reg[3]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/mb3/counter_reg[3]/Q
                         net (fo=7, routed)           0.120     0.261    music/mb3/counter_reg[3]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/mb3/counter_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.369    music/mb3/counter_reg[0]_i_1__2_n_4
    SLICE_X3Y83          FDRE                                         r  music/mb3/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/a1/square.div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/a1/square.div_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  music/a1/square.div_cnt_reg[8]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/a1/square.div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    music/a1/square.div_cnt_reg[9]_0[7]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/a1/square.div_cnt_reg[5]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/a1/square.div_cnt_reg[5]_i_1__1_n_4
    SLICE_X5Y80          FDRE                                         r  music/a1/square.div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/tcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            music/tcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  music/tcount_reg[7]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  music/tcount_reg[7]/Q
                         net (fo=3, routed)           0.120     0.261    music/tcount_reg[7]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  music/tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    music/tcount_reg[4]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  music/tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 4.021ns (48.897%)  route 4.202ns (51.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.683     5.287    vga_driver/clk_out1
    SLICE_X72Y123        FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.456     5.743 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.202     9.945    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.510 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.510    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.083ns (50.884%)  route 3.941ns (49.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.606     5.210    vga_driver/clk_out1
    SLICE_X62Y119        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        FDRE (Prop_fdre_C_Q)         0.518     5.728 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           3.941     9.670    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.235 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.235    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/space_reg[3]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 2.005ns (25.034%)  route 6.004ns (74.966%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          1.005     6.672    vga_driver/S_pixel_row[3]
    SLICE_X62Y120        LUT4 (Prop_lut4_I2_O)        0.152     6.824 r  vga_driver/y_norm_reg[4]_i_5/O
                         net (fo=4, routed)           0.538     7.362    vga_driver/y_norm_reg[4]_i_5_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.348     7.710 r  vga_driver/num_reg[15]_i_3/O
                         net (fo=3, routed)           0.979     8.689    vga_driver/num_reg[15]_i_3_n_0
    SLICE_X65Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  vga_driver/word_reg[22]_i_3/O
                         net (fo=9, routed)           0.831     9.644    vga_driver/word_reg[22]_i_3_n_0
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.152     9.796 r  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=9, routed)           0.590    10.386    vga_driver/pixel_col_reg[8]_0[6]
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.322    10.708 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=12, routed)          1.162    11.870    vga_driver/size__0[0]
    SLICE_X62Y119        LUT2 (Prop_lut2_I0_O)        0.327    12.197 f  vga_driver/space_reg[3]_i_1/O
                         net (fo=2, routed)           0.900    13.096    my_gpu/space_reg[3]/CLR
    SLICE_X58Y119        LUT3 (Prop_lut3_I1_O)        0.124    13.220 r  my_gpu/space_reg[3]/L3_1/O
                         net (fo=1, routed)           0.000    13.220    my_gpu/space_reg[3]/D0
    SLICE_X58Y119        LDCE                                         r  my_gpu/space_reg[3]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.903ns (24.495%)  route 5.866ns (75.505%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          1.005     6.672    vga_driver/S_pixel_row[3]
    SLICE_X62Y120        LUT4 (Prop_lut4_I2_O)        0.152     6.824 r  vga_driver/y_norm_reg[4]_i_5/O
                         net (fo=4, routed)           0.538     7.362    vga_driver/y_norm_reg[4]_i_5_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.348     7.710 r  vga_driver/num_reg[15]_i_3/O
                         net (fo=3, routed)           0.979     8.689    vga_driver/num_reg[15]_i_3_n_0
    SLICE_X65Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.813 r  vga_driver/word_reg[22]_i_3/O
                         net (fo=9, routed)           0.831     9.644    vga_driver/word_reg[22]_i_3_n_0
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.152     9.796 r  vga_driver/x_norm_reg[9]_i_6/O
                         net (fo=9, routed)           0.590    10.386    vga_driver/pixel_col_reg[8]_0[6]
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.322    10.708 f  vga_driver/space_reg[2]_i_2/O
                         net (fo=12, routed)          1.162    11.870    vga_driver/size__0[0]
    SLICE_X62Y119        LUT5 (Prop_lut5_I1_O)        0.349    12.219 r  vga_driver/y_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.762    12.980    my_gpu/i__carry__1_i_1__0_1[8]
    SLICE_X62Y123        LDCE                                         r  my_gpu/y_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.056ns (54.870%)  route 3.336ns (45.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.596     5.200    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDRE (Prop_fdre_C_Q)         0.518     5.718 r  vga_driver/green_out_reg[0]/Q
                         net (fo=1, routed)           3.336     9.054    vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    12.593 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.593    vga_green[0]
    C6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.070ns (55.151%)  route 3.309ns (44.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.598     5.202    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.518     5.720 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           3.309     9.030    vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    12.581 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.581    vga_blue[3]
    D8                                                                r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 1.428ns (19.401%)  route 5.933ns (80.599%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.607     5.211    vga_driver/clk_out1
    SLICE_X71Y119        FDRE                                         r  vga_driver/pixel_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  vga_driver/pixel_col_reg[5]/Q
                         net (fo=23, routed)          0.953     6.620    vga_driver/S_pixel_col[5]
    SLICE_X69Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.744 f  vga_driver/num_reg[15]_i_4/O
                         net (fo=1, routed)           0.642     7.386    vga_driver/num_reg[15]_i_4_n_0
    SLICE_X68Y120        LUT6 (Prop_lut6_I0_O)        0.124     7.510 r  vga_driver/num_reg[15]_i_2/O
                         net (fo=21, routed)          1.067     8.577    vga_driver/num_reg[15]_i_2_n_0
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.701 r  vga_driver/word_reg[17]_i_1/O
                         net (fo=10, routed)          1.167     9.868    vga_driver/pixel_col_reg[8]_0[7]
    SLICE_X65Y122        LUT2 (Prop_lut2_I0_O)        0.124     9.992 f  vga_driver/y_norm_reg[3]_i_4/O
                         net (fo=6, routed)           0.642    10.635    vga_driver/pixel_col_reg[8]_0[3]
    SLICE_X63Y121        LUT4 (Prop_lut4_I3_O)        0.150    10.785 r  vga_driver/y_norm_reg[4]_i_2/O
                         net (fo=1, routed)           0.942    11.726    vga_driver/y_norm_reg[4]_i_2_n_0
    SLICE_X63Y119        LUT6 (Prop_lut6_I0_O)        0.326    12.052 r  vga_driver/y_norm_reg[4]_i_1/O
                         net (fo=1, routed)           0.519    12.572    my_gpu/i__carry__1_i_1__0_1[4]
    SLICE_X63Y120        LDCE                                         r  my_gpu/y_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.064ns (55.222%)  route 3.296ns (44.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.598     5.202    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.518     5.720 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           3.296     9.016    vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    12.563 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.563    vga_green[3]
    A6                                                                r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 4.063ns (55.226%)  route 3.294ns (44.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.596     5.200    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y124        FDRE (Prop_fdre_C_Q)         0.518     5.718 r  vga_driver/green_out_reg[1]/Q
                         net (fo=1, routed)           3.294     9.012    vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    12.557 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.557    vga_green[1]
    A5                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 4.069ns (55.399%)  route 3.276ns (44.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.598     5.202    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y123        FDRE (Prop_fdre_C_Q)         0.518     5.720 r  vga_driver/blue_out_reg[1]/Q
                         net (fo=1, routed)           3.276     8.996    vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    12.548 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.548    vga_blue[1]
    C7                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.098%)  route 0.178ns (48.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=10, routed)          0.178     1.797    vga_driver/S_pixel_row[2]
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  vga_driver/y_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    my_gpu/i__carry__1_i_1__0_1[2]
    SLICE_X63Y120        LDCE                                         r  my_gpu/y_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.164ns (42.750%)  route 0.220ns (57.250%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.555     1.476    vga_driver/clk_out1
    SLICE_X70Y120        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.220     1.860    my_gpu/D[0]
    SLICE_X69Y122        LDCE                                         r  my_gpu/x_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.964%)  route 0.291ns (61.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          0.291     1.911    vga_driver/S_pixel_row[3]
    SLICE_X62Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  vga_driver/y_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.956    my_gpu/i__carry__1_i_1__0_1[3]
    SLICE_X62Y121        LDCE                                         r  my_gpu/y_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.186ns (34.030%)  route 0.361ns (65.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.361     1.980    vga_driver/S_pixel_row[0]
    SLICE_X62Y121        LUT6 (Prop_lut6_I4_O)        0.045     2.025 r  vga_driver/y_norm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.025    my_gpu/i__carry__1_i_1__0_1[0]
    SLICE_X62Y121        LDCE                                         r  my_gpu/y_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.186ns (33.703%)  route 0.366ns (66.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.556     1.477    vga_driver/clk_out1
    SLICE_X68Y119        FDRE                                         r  vga_driver/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_driver/pixel_col_reg[9]/Q
                         net (fo=10, routed)          0.253     1.871    vga_driver/S_pixel_col[9]
    SLICE_X69Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  vga_driver/x_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.113     2.029    my_gpu/D[9]
    SLICE_X69Y120        LDCE                                         r  my_gpu/x_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.186ns (30.723%)  route 0.419ns (69.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X65Y118        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=11, routed)          0.306     1.926    vga_driver/S_pixel_row[7]
    SLICE_X63Y121        LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  vga_driver/y_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.113     2.084    my_gpu/i__carry__1_i_1__0_1[7]
    SLICE_X63Y121        LDCE                                         r  my_gpu/y_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.412%)  route 0.446ns (70.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X65Y118        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=11, routed)          0.252     1.872    vga_driver/S_pixel_row[7]
    SLICE_X63Y121        LUT6 (Prop_lut6_I3_O)        0.045     1.917 r  vga_driver/y_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.194     2.111    my_gpu/i__carry__1_i_1__0_1[9]
    SLICE_X63Y121        LDCE                                         r  my_gpu/y_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.119%)  route 0.453ns (70.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X65Y118        FDRE                                         r  vga_driver/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[5]/Q
                         net (fo=16, routed)          0.334     1.954    vga_driver/S_pixel_row[5]
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.045     1.999 r  vga_driver/y_norm_reg[6]_i_1/O
                         net (fo=1, routed)           0.118     2.117    my_gpu/i__carry__1_i_1__0_1[6]
    SLICE_X63Y120        LDCE                                         r  my_gpu/y_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.231ns (33.730%)  route 0.454ns (66.270%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.557     1.478    vga_driver/clk_out1
    SLICE_X63Y118        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=11, routed)          0.201     1.821    vga_driver/S_pixel_row[3]
    SLICE_X63Y119        LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  vga_driver/y_norm_reg[4]_i_4/O
                         net (fo=1, routed)           0.082     1.948    vga_driver/y_norm_reg[4]_i_4_n_0
    SLICE_X63Y119        LUT6 (Prop_lut6_I4_O)        0.045     1.993 r  vga_driver/y_norm_reg[4]_i_1/O
                         net (fo=1, routed)           0.170     2.163    my_gpu/i__carry__1_i_1__0_1[4]
    SLICE_X63Y120        LDCE                                         r  my_gpu/y_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.189ns (27.418%)  route 0.500ns (72.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.556     1.477    vga_driver/clk_out1
    SLICE_X65Y119        FDRE                                         r  vga_driver/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_driver/pixel_row_reg[8]/Q
                         net (fo=10, routed)          0.235     1.853    vga_driver/S_pixel_row[8]
    SLICE_X62Y119        LUT5 (Prop_lut5_I2_O)        0.048     1.901 r  vga_driver/y_norm_reg[8]_i_1/O
                         net (fo=1, routed)           0.266     2.167    my_gpu/i__carry__1_i_1__0_1[8]
    SLICE_X62Y123        LDCE                                         r  my_gpu/y_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.809    25.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    21.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    23.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    25.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        96.211ns  (logic 31.773ns (33.024%)  route 64.438ns (66.976%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.143    95.309    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X61Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.433 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.778    96.211    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482     4.907    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        96.183ns  (logic 31.773ns (33.034%)  route 64.410ns (66.966%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.143    95.309    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X61Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.433 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.750    96.183    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482     4.907    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        96.180ns  (logic 31.773ns (33.035%)  route 64.407ns (66.965%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.143    95.309    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X61Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.433 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.747    96.180    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482     4.907    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        96.028ns  (logic 31.773ns (33.087%)  route 64.255ns (66.913%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.143    95.309    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X61Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.433 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.595    96.028    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.482     4.907    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.818ns  (logic 31.773ns (33.160%)  route 64.045ns (66.840%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.529    95.694    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.124    95.818 r  my_gpu/whint/whint/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    95.818    vga_driver/S_green[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479     4.904    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.805ns  (logic 31.773ns (33.164%)  route 64.032ns (66.836%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.515    95.681    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.805 r  my_gpu/whint/whint/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000    95.805    vga_driver/S_blue[0]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481     4.906    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.796ns  (logic 31.773ns (33.167%)  route 64.023ns (66.833%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.506    95.672    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.796 r  my_gpu/whint/whint/letter/green_out[3]_i_2/O
                         net (fo=1, routed)           0.000    95.796    vga_driver/S_green[3]
    SLICE_X60Y123        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481     4.906    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.645ns  (logic 31.773ns (33.220%)  route 63.872ns (66.780%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.355    95.521    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.645 r  my_gpu/whint/whint/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000    95.645    vga_driver/S_blue[1]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481     4.906    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.642ns  (logic 31.773ns (33.221%)  route 63.869ns (66.779%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           1.352    95.518    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I4_O)        0.124    95.642 r  my_gpu/whint/whint/letter/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    95.642    vga_driver/S_blue[3]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.481     4.906    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/num_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        95.268ns  (logic 31.773ns (33.351%)  route 63.495ns (66.649%))
  Logic Levels:           106  (CARRY4=63 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT4=2 LUT5=9 LUT6=17 MUXF7=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        LDCE                         0.000     0.000 r  my_gpu/num_reg[15]/G
    SLICE_X52Y131        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  my_gpu/num_reg[15]/Q
                         net (fo=101, routed)         1.845     2.606    my_gpu/whint/whint/letter/num[0]
    SLICE_X46Y134        LUT1 (Prop_lut1_I0_O)        0.124     2.730 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1194/O
                         net (fo=1, routed)           0.000     2.730    my_gpu/whint/whint/letter/i___0_carry__0_i_1194_n_0
    SLICE_X46Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.263 r  my_gpu/whint/whint/letter/i___0_carry__0_i_960/CO[3]
                         net (fo=1, routed)           0.000     3.263    my_gpu/whint/whint/letter/i___0_carry__0_i_960_n_0
    SLICE_X46Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.420 f  my_gpu/whint/whint/letter/i___0_carry__0_i_656/CO[1]
                         net (fo=32, routed)          0.871     4.291    my_gpu/whint/whint/letter/i___0_carry__0_i_656_n_2
    SLICE_X48Y135        LUT2 (Prop_lut2_I1_O)        0.360     4.651 r  my_gpu/whint/whint/letter/i___0_carry__0_i_618/O
                         net (fo=8, routed)           0.812     5.462    my_gpu/whint/whint/letter/i___0_carry__0_i_618_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     6.055 r  my_gpu/whint/whint/letter/i___0_carry__0_i_333/CO[3]
                         net (fo=1, routed)           0.000     6.055    my_gpu/whint/whint/letter/i___0_carry__0_i_333_n_0
    SLICE_X48Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.326 r  my_gpu/whint/whint/letter/i___0_carry__0_i_309/CO[0]
                         net (fo=5, routed)           0.547     6.874    my_gpu/whint/whint/letter/i___0_carry__0_i_309_n_3
    SLICE_X47Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     7.703 r  my_gpu/whint/whint/letter/i___0_carry__0_i_307/CO[3]
                         net (fo=6, routed)           0.685     8.388    my_gpu/whint/whint/letter/i___0_carry__0_i_307_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.968 r  my_gpu/whint/whint/letter/i___0_carry__0_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.968    my_gpu/whint/whint/letter/i___0_carry__0_i_310_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.125 r  my_gpu/whint/whint/letter/i___0_carry__0_i_729/CO[1]
                         net (fo=5, routed)           0.551     9.676    my_gpu/whint/whint/letter/i___0_carry__0_i_729_n_2
    SLICE_X48Y139        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    10.479 f  my_gpu/whint/whint/letter/i___0_carry__0_i_646/O[1]
                         net (fo=4, routed)           0.787    11.266    my_gpu/whint/whint/letter/i___0_carry__0_i_646_n_6
    SLICE_X50Y139        LUT3 (Prop_lut3_I0_O)        0.329    11.595 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1061/O
                         net (fo=2, routed)           0.819    12.413    my_gpu/whint/whint/letter/i___0_carry__0_i_1061_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I3_O)        0.328    12.741 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1065/O
                         net (fo=1, routed)           0.000    12.741    my_gpu/whint/whint/letter/i___0_carry__0_i_1065_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.381 r  my_gpu/whint/whint/letter/i___0_carry__0_i_771/O[3]
                         net (fo=21, routed)          2.287    15.669    my_gpu/whint/whint/letter/i___0_carry__0_i_771_n_4
    SLICE_X48Y143        LUT2 (Prop_lut2_I0_O)        0.306    15.975 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1330/O
                         net (fo=1, routed)           0.000    15.975    my_gpu/whint/whint/letter/i___0_carry__0_i_1330_n_0
    SLICE_X48Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.376 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    16.376    my_gpu/whint/whint/letter/i___0_carry__0_i_1171_n_0
    SLICE_X48Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.598 r  my_gpu/whint/whint/letter/i___0_carry__0_i_934/O[0]
                         net (fo=3, routed)           0.848    17.446    my_gpu/whint/whint/letter/i___0_carry__0_i_934_n_7
    SLICE_X50Y144        LUT2 (Prop_lut2_I0_O)        0.299    17.745 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1174/O
                         net (fo=1, routed)           0.000    17.745    my_gpu/whint/whint/letter/i___0_carry__0_i_1174_n_0
    SLICE_X50Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  my_gpu/whint/whint/letter/i___0_carry__0_i_933/CO[3]
                         net (fo=1, routed)           0.000    18.278    my_gpu/whint/whint/letter/i___0_carry__0_i_933_n_0
    SLICE_X50Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  my_gpu/whint/whint/letter/i___0_carry__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    18.395    my_gpu/whint/whint/letter/i___0_carry__0_i_631_n_0
    SLICE_X50Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  my_gpu/whint/whint/letter/i___0_carry__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    18.512    my_gpu/whint/whint/letter/i___0_carry__0_i_311_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  my_gpu/whint/whint/letter/i___0_carry__0_i_177/CO[3]
                         net (fo=1, routed)           0.000    18.629    my_gpu/whint/whint/letter/i___0_carry__0_i_177_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.883 f  my_gpu/whint/whint/letter/i___0_carry__0_i_115/CO[0]
                         net (fo=142, routed)         3.384    22.267    my_gpu/whint/whint/letter/i___0_carry__0_i_115_n_3
    SLICE_X64Y138        LUT2 (Prop_lut2_I1_O)        0.367    22.634 r  my_gpu/whint/whint/letter/i___0_carry__0_i_772/O
                         net (fo=103, routed)         2.656    25.290    my_gpu/whint/whint/letter/i___0_carry__0_i_772_n_0
    SLICE_X52Y144        LUT6 (Prop_lut6_I1_O)        0.124    25.414 r  my_gpu/whint/whint/letter/i___0_carry__0_i_538/O
                         net (fo=8, routed)           1.627    27.041    my_gpu/whint/whint/letter/i___0_carry__0_i_538_n_0
    SLICE_X61Y138        LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1282/O
                         net (fo=1, routed)           0.000    27.165    my_gpu/whint/whint/letter/i___0_carry__0_i_1282_n_0
    SLICE_X61Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.566 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1116/CO[3]
                         net (fo=1, routed)           0.000    27.566    my_gpu/whint/whint/letter/i___0_carry__0_i_1116_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.680 r  my_gpu/whint/whint/letter/i___0_carry__0_i_863/CO[3]
                         net (fo=1, routed)           0.000    27.680    my_gpu/whint/whint/letter/i___0_carry__0_i_863_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.794 r  my_gpu/whint/whint/letter/i___0_carry__0_i_522/CO[3]
                         net (fo=1, routed)           0.000    27.794    my_gpu/whint/whint/letter/i___0_carry__0_i_522_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.016 r  my_gpu/whint/whint/letter/i___0_carry__0_i_759/O[0]
                         net (fo=3, routed)           1.040    29.056    my_gpu/whint/whint/letter/i___0_carry__0_i_759_n_7
    SLICE_X60Y146        LUT5 (Prop_lut5_I0_O)        0.299    29.355 r  my_gpu/whint/whint/letter/i___0_carry__0_i_533/O
                         net (fo=1, routed)           1.037    30.392    my_gpu/whint/whint/letter/i___0_carry__0_i_533_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.899 r  my_gpu/whint/whint/letter/i___0_carry__0_i_277/CO[3]
                         net (fo=1, routed)           0.000    30.899    my_gpu/whint/whint/letter/i___0_carry__0_i_277_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.138 r  my_gpu/whint/whint/letter/i___0_carry__0_i_229/O[2]
                         net (fo=3, routed)           1.373    32.512    my_gpu/whint/whint/letter/i___0_carry__0_i_229_n_5
    SLICE_X65Y140        LUT3 (Prop_lut3_I2_O)        0.302    32.814 r  my_gpu/whint/whint/letter/i___0_carry__0_i_236/O
                         net (fo=2, routed)           0.652    33.466    my_gpu/whint/whint/letter/i___0_carry__0_i_236_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I4_O)        0.153    33.619 r  my_gpu/whint/whint/letter/i___0_carry__0_i_140/O
                         net (fo=2, routed)           0.850    34.469    my_gpu/whint/whint/letter/i___0_carry__0_i_140_n_0
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.327    34.796 r  my_gpu/whint/whint/letter/i___0_carry__0_i_144/O
                         net (fo=1, routed)           0.000    34.796    my_gpu/whint/whint/letter/i___0_carry__0_i_144_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    35.439 r  my_gpu/whint/whint/letter/i___0_carry__0_i_107/O[3]
                         net (fo=26, routed)          1.124    36.563    my_gpu/whint/whint/letter/i___0_carry__0_i_107_n_4
    SLICE_X64Y139        LUT2 (Prop_lut2_I0_O)        0.307    36.870 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1447/O
                         net (fo=1, routed)           0.000    36.870    my_gpu/whint/whint/letter/i___0_carry__0_i_1447_n_0
    SLICE_X64Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.271 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    37.271    my_gpu/whint/whint/letter/i___0_carry__0_i_1388_n_0
    SLICE_X64Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.385 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    37.385    my_gpu/whint/whint/letter/i___0_carry__0_i_1255_n_0
    SLICE_X64Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.698 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1079/O[3]
                         net (fo=3, routed)           1.485    39.182    my_gpu/whint/whint/letter/i___0_carry__0_i_1079_n_4
    SLICE_X61Y144        LUT5 (Prop_lut5_I0_O)        0.334    39.516 r  my_gpu/whint/whint/letter/i___0_carry__0_i_1073/O
                         net (fo=1, routed)           0.749    40.265    my_gpu/whint/whint/letter/i___0_carry__0_i_1073_n_0
    SLICE_X63Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    40.993 r  my_gpu/whint/whint/letter/i___0_carry__0_i_790/CO[3]
                         net (fo=1, routed)           0.000    40.993    my_gpu/whint/whint/letter/i___0_carry__0_i_790_n_0
    SLICE_X63Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.107 r  my_gpu/whint/whint/letter/i___0_carry__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    41.107    my_gpu/whint/whint/letter/i___0_carry__0_i_475_n_0
    SLICE_X63Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.221 r  my_gpu/whint/whint/letter/i___0_carry__0_i_242/CO[3]
                         net (fo=1, routed)           0.000    41.221    my_gpu/whint/whint/letter/i___0_carry__0_i_242_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.335 r  my_gpu/whint/whint/letter/i___0_carry__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    41.335    my_gpu/whint/whint/letter/i___0_carry__0_i_146_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.606 r  my_gpu/whint/whint/letter/i___0_carry__0_i_108/CO[0]
                         net (fo=142, routed)         6.385    47.992    my_gpu/whint/whint/letter/i___0_carry__0_i_108_n_3
    SLICE_X85Y139        LUT4 (Prop_lut4_I2_O)        0.401    48.393 r  my_gpu/whint/whint/letter/i___0_carry_i_578/O
                         net (fo=27, routed)          2.633    51.025    my_gpu/whint/whint/letter/i___0_carry_i_578_n_0
    SLICE_X77Y133        LUT6 (Prop_lut6_I2_O)        0.326    51.351 r  my_gpu/whint/whint/letter/i___0_carry_i_1012/O
                         net (fo=1, routed)           0.000    51.351    my_gpu/whint/whint/letter/i___0_carry_i_1012_n_0
    SLICE_X77Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.883 r  my_gpu/whint/whint/letter/i___0_carry_i_978/CO[3]
                         net (fo=1, routed)           0.000    51.883    my_gpu/whint/whint/letter/i___0_carry_i_978_n_0
    SLICE_X77Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.997 r  my_gpu/whint/whint/letter/i___0_carry_i_897/CO[3]
                         net (fo=1, routed)           0.000    51.997    my_gpu/whint/whint/letter/i___0_carry_i_897_n_0
    SLICE_X77Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.111 r  my_gpu/whint/whint/letter/i___0_carry_i_773/CO[3]
                         net (fo=1, routed)           0.000    52.111    my_gpu/whint/whint/letter/i___0_carry_i_773_n_0
    SLICE_X77Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.225 r  my_gpu/whint/whint/letter/i___0_carry_i_570/CO[3]
                         net (fo=1, routed)           0.000    52.225    my_gpu/whint/whint/letter/i___0_carry_i_570_n_0
    SLICE_X77Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.339 r  my_gpu/whint/whint/letter/i___0_carry_i_357/CO[3]
                         net (fo=1, routed)           0.000    52.339    my_gpu/whint/whint/letter/i___0_carry_i_357_n_0
    SLICE_X77Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.453 r  my_gpu/whint/whint/letter/i___0_carry_i_485/CO[3]
                         net (fo=1, routed)           0.000    52.453    my_gpu/whint/whint/letter/i___0_carry_i_485_n_0
    SLICE_X77Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.567 r  my_gpu/whint/whint/letter/i___0_carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    52.567    my_gpu/whint/whint/letter/i___0_carry_i_484_n_0
    SLICE_X77Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.724 f  my_gpu/whint/whint/letter/i___0_carry_i_515/CO[1]
                         net (fo=43, routed)          2.065    54.790    my_gpu/whint/whint/letter/i___0_carry_i_515_n_2
    SLICE_X72Y148        LUT6 (Prop_lut6_I5_O)        0.329    55.119 r  my_gpu/whint/whint/letter/i___0_carry_i_972/O
                         net (fo=2, routed)           1.092    56.211    my_gpu/whint/whint/letter/i___0_carry_i_972_n_0
    SLICE_X73Y145        LUT6 (Prop_lut6_I0_O)        0.124    56.335 r  my_gpu/whint/whint/letter/i___0_carry_i_976/O
                         net (fo=1, routed)           0.000    56.335    my_gpu/whint/whint/letter/i___0_carry_i_976_n_0
    SLICE_X73Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.885 r  my_gpu/whint/whint/letter/i___0_carry_i_871/CO[3]
                         net (fo=1, routed)           0.000    56.885    my_gpu/whint/whint/letter/i___0_carry_i_871_n_0
    SLICE_X73Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    57.219 r  my_gpu/whint/whint/letter/i___0_carry_i_741/O[1]
                         net (fo=3, routed)           0.978    58.197    my_gpu/whint/whint/letter/i___0_carry_i_741_n_6
    SLICE_X73Y149        LUT3 (Prop_lut3_I0_O)        0.303    58.500 r  my_gpu/whint/whint/letter/i___0_carry_i_742/O
                         net (fo=2, routed)           0.966    59.465    my_gpu/whint/whint/letter/i___0_carry_i_742_n_0
    SLICE_X75Y149        LUT5 (Prop_lut5_I4_O)        0.149    59.614 r  my_gpu/whint/whint/letter/i___0_carry_i_534/O
                         net (fo=2, routed)           0.982    60.597    my_gpu/whint/whint/letter/i___0_carry_i_534_n_0
    SLICE_X75Y146        LUT6 (Prop_lut6_I0_O)        0.332    60.929 r  my_gpu/whint/whint/letter/i___0_carry_i_538/O
                         net (fo=1, routed)           0.000    60.929    my_gpu/whint/whint/letter/i___0_carry_i_538_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.461 r  my_gpu/whint/whint/letter/i___0_carry_i_335/CO[3]
                         net (fo=1, routed)           0.000    61.461    my_gpu/whint/whint/letter/i___0_carry_i_335_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.774 r  my_gpu/whint/whint/letter/i___0_carry_i_202/O[3]
                         net (fo=9, routed)           1.259    63.033    my_gpu/whint/whint/letter/i___0_carry_i_202_n_4
    SLICE_X77Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    63.600 r  my_gpu/whint/whint/letter/i___0_carry_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.600    my_gpu/whint/whint/letter/i___0_carry_i_198_n_0
    SLICE_X77Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.934 r  my_gpu/whint/whint/letter/i___0_carry_i_140/O[1]
                         net (fo=3, routed)           0.850    64.783    my_gpu/whint/whint/letter/i___0_carry_i_140_n_6
    SLICE_X75Y149        LUT5 (Prop_lut5_I0_O)        0.331    65.114 r  my_gpu/whint/whint/letter/i___0_carry_i_191/O
                         net (fo=1, routed)           0.342    65.456    my_gpu/whint/whint/letter/i___0_carry_i_191_n_0
    SLICE_X76Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    66.062 r  my_gpu/whint/whint/letter/i___0_carry_i_139/CO[3]
                         net (fo=1, routed)           0.000    66.062    my_gpu/whint/whint/letter/i___0_carry_i_139_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.316 f  my_gpu/whint/whint/letter/i___0_carry_i_79/CO[0]
                         net (fo=67, routed)          1.392    67.708    my_gpu/whint/whint/letter/i___0_carry_i_79_n_3
    SLICE_X79Y146        LUT2 (Prop_lut2_I1_O)        0.367    68.075 r  my_gpu/whint/whint/letter/i___0_carry_i_663/O
                         net (fo=141, routed)         2.436    70.511    my_gpu/whint/whint/letter/i___0_carry_i_663_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I3_O)        0.124    70.635 r  my_gpu/whint/whint/letter/i___0_carry_i_817/O
                         net (fo=4, routed)           1.102    71.737    my_gpu/whint/whint/letter/i___0_carry_i_817_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    71.861 r  my_gpu/whint/whint/letter/i___0_carry_i_1019/O
                         net (fo=1, routed)           0.000    71.861    my_gpu/whint/whint/letter/i___0_carry_i_1019_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.394 r  my_gpu/whint/whint/letter/i___0_carry_i_989/CO[3]
                         net (fo=1, routed)           0.000    72.394    my_gpu/whint/whint/letter/i___0_carry_i_989_n_0
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.511 r  my_gpu/whint/whint/letter/i___0_carry_i_927/CO[3]
                         net (fo=1, routed)           0.000    72.511    my_gpu/whint/whint/letter/i___0_carry_i_927_n_0
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.628 r  my_gpu/whint/whint/letter/i___0_carry_i_806/CO[3]
                         net (fo=1, routed)           0.000    72.628    my_gpu/whint/whint/letter/i___0_carry_i_806_n_0
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.745 r  my_gpu/whint/whint/letter/i___0_carry_i_619/CO[3]
                         net (fo=1, routed)           0.000    72.745    my_gpu/whint/whint/letter/i___0_carry_i_619_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.862 r  my_gpu/whint/whint/letter/i___0_carry_i_410/CO[3]
                         net (fo=1, routed)           0.000    72.862    my_gpu/whint/whint/letter/i___0_carry_i_410_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    73.101 r  my_gpu/whint/whint/letter/i___0_carry_i_664/O[2]
                         net (fo=3, routed)           0.986    74.087    my_gpu/whint/whint/letter/i___0_carry_i_664_n_5
    SLICE_X89Y144        LUT6 (Prop_lut6_I5_O)        0.301    74.388 r  my_gpu/whint/whint/letter/i___0_carry_i_420/O
                         net (fo=2, routed)           1.156    75.543    my_gpu/whint/whint/letter/i___0_carry_i_420_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124    75.667 r  my_gpu/whint/whint/letter/i___0_carry_i_423/O
                         net (fo=1, routed)           0.000    75.667    my_gpu/whint/whint/letter/i___0_carry_i_423_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    75.915 r  my_gpu/whint/whint/letter/i___0_carry_i_239/O[3]
                         net (fo=3, routed)           1.088    77.003    my_gpu/whint/whint/letter/i___0_carry_i_239_n_4
    SLICE_X87Y147        LUT3 (Prop_lut3_I2_O)        0.306    77.309 r  my_gpu/whint/whint/letter/i___0_carry_i_245/O
                         net (fo=2, routed)           0.652    77.961    my_gpu/whint/whint/letter/i___0_carry_i_245_n_0
    SLICE_X87Y147        LUT5 (Prop_lut5_I4_O)        0.150    78.111 r  my_gpu/whint/whint/letter/i___0_carry_i_158/O
                         net (fo=2, routed)           0.681    78.792    my_gpu/whint/whint/letter/i___0_carry_i_158_n_0
    SLICE_X86Y147        LUT6 (Prop_lut6_I0_O)        0.326    79.118 r  my_gpu/whint/whint/letter/i___0_carry_i_162/O
                         net (fo=1, routed)           0.000    79.118    my_gpu/whint/whint/letter/i___0_carry_i_162_n_0
    SLICE_X86Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    79.516 r  my_gpu/whint/whint/letter/i___0_carry_i_84/CO[3]
                         net (fo=1, routed)           0.000    79.516    my_gpu/whint/whint/letter/i___0_carry_i_84_n_0
    SLICE_X86Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    79.738 r  my_gpu/whint/whint/letter/i___0_carry_i_153/O[0]
                         net (fo=2, routed)           0.475    80.213    my_gpu/whint/whint/letter/i___0_carry_i_153_n_7
    SLICE_X88Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.939 r  my_gpu/whint/whint/letter/i___0_carry_i_83/O[1]
                         net (fo=1, routed)           1.273    82.212    my_gpu/whint/whint/letter/i___0_carry_i_83_n_6
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.306    82.518 r  my_gpu/whint/whint/letter/i___0_carry_i_46/O
                         net (fo=1, routed)           0.000    82.518    my_gpu/whint/whint/letter/i___0_carry_i_46_n_0
    SLICE_X81Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.919 r  my_gpu/whint/whint/letter/i___0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.919    my_gpu/whint/whint/letter/i___0_carry_i_19_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.141 f  my_gpu/whint/whint/letter/i___0_carry__0_i_27/O[0]
                         net (fo=3, routed)           1.654    84.796    my_gpu/whint_n_37
    SLICE_X70Y136        LUT5 (Prop_lut5_I2_O)        0.299    85.095 f  my_gpu/i___0_carry_i_16/O
                         net (fo=1, routed)           1.207    86.301    my_gpu/i___0_carry_i_16_n_0
    SLICE_X58Y134        LUT5 (Prop_lut5_I4_O)        0.124    86.425 r  my_gpu/i___0_carry_i_8/O
                         net (fo=8, routed)           0.348    86.774    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_0
    SLICE_X58Y133        LUT2 (Prop_lut2_I1_O)        0.124    86.898 r  my_gpu/whint/whint/letter/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000    86.898    my_gpu/whint/whint/letter/i___0_carry_i_6_n_0
    SLICE_X58Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    87.150 r  my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.752    87.901    my_gpu/whint/whint/letter/multOp_inferred__0/i___0_carry_n_7
    SLICE_X58Y130        LUT2 (Prop_lut2_I1_O)        0.295    88.196 r  my_gpu/whint/whint/letter/ARG_carry_i_2/O
                         net (fo=1, routed)           0.000    88.196    my_gpu/whint/whint/letter/ARG_carry_i_2_n_0
    SLICE_X58Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    88.451 r  my_gpu/whint/whint/letter/ARG_carry/O[3]
                         net (fo=2, routed)           1.285    89.736    my_gpu/whint/whint/letter/PCOUT[3]
    SLICE_X59Y130        LUT6 (Prop_lut6_I5_O)        0.307    90.043 r  my_gpu/whint/whint/letter/ARG__27_carry_i_1__0/O
                         net (fo=1, routed)           0.000    90.043    my_gpu/whint/whint/letter/ARG__27_carry_i_1__0_n_0
    SLICE_X59Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.444 r  my_gpu/whint/whint/letter/ARG__27_carry/CO[3]
                         net (fo=1, routed)           0.000    90.444    my_gpu/whint/whint/letter/ARG__27_carry_n_0
    SLICE_X59Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.778 r  my_gpu/whint/whint/letter/ARG__27_carry__0/O[1]
                         net (fo=16, routed)          1.018    91.796    my_gpu/whint/whint/letter/ARG__27_carry__0_n_6
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.303    92.099 r  my_gpu/whint/whint/letter/green_out[3]_i_54/O
                         net (fo=1, routed)           0.000    92.099    my_gpu/whint/whint/letter/green_out[3]_i_54_n_0
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    92.313 r  my_gpu/whint/whint/letter/green_out_reg[3]_i_29/O
                         net (fo=1, routed)           0.625    92.938    my_gpu/whint/whint/letter/green_out_reg[3]_i_29_n_0
    SLICE_X57Y133        LUT6 (Prop_lut6_I0_O)        0.297    93.235 r  my_gpu/whint/whint/letter/green_out[3]_i_13/O
                         net (fo=1, routed)           0.806    94.042    my_gpu/whint/whint/letter/green_out[3]_i_13_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I2_O)        0.124    94.166 r  my_gpu/whint/whint/letter/green_out[3]_i_6/O
                         net (fo=9, routed)           0.978    95.144    my_gpu/whint/whint/letter/green_out[3]_i_6_n_0
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.124    95.268 r  my_gpu/whint/whint/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    95.268    vga_driver/S_blue[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          1.479     4.904    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.403%)  route 0.098ns (32.597%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[0]/G
    SLICE_X59Y123        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[0]/Q
                         net (fo=1, routed)           0.098     0.256    my_gpu/whint/whint/letter/green_out_reg[3][0]
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  my_gpu/whint/whint/letter/blue_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    vga_driver/S_blue[0]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.985    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.203ns (55.910%)  route 0.160ns (44.090%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[5]/G
    SLICE_X59Y124        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[5]/Q
                         net (fo=1, routed)           0.160     0.318    my_gpu/whint/whint/letter/green_out_reg[3][5]
    SLICE_X60Y124        LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  my_gpu/whint/whint/letter/green_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    vga_driver/S_green[1]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.984    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.203ns (54.839%)  route 0.167ns (45.161%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[6]/G
    SLICE_X59Y124        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[6]/Q
                         net (fo=1, routed)           0.167     0.325    my_gpu/whint/whint/letter/green_out_reg[3][6]
    SLICE_X60Y124        LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  my_gpu/whint/whint/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    vga_driver/S_green[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.984    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.203ns (52.567%)  route 0.183ns (47.433%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[7]/G
    SLICE_X59Y123        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[7]/Q
                         net (fo=1, routed)           0.183     0.341    my_gpu/whint/whint/letter/green_out_reg[3][7]
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.386 r  my_gpu/whint/whint/letter/green_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.386    vga_driver/S_green[3]
    SLICE_X60Y123        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.985    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.203ns (52.162%)  route 0.186ns (47.838%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[2]/G
    SLICE_X59Y124        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[2]/Q
                         net (fo=1, routed)           0.186     0.344    my_gpu/whint/whint/letter/green_out_reg[3][2]
    SLICE_X60Y124        LUT6 (Prop_lut6_I2_O)        0.045     0.389 r  my_gpu/whint/whint/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.389    vga_driver/S_blue[2]
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.984    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/blue_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.203ns (49.371%)  route 0.208ns (50.629%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[1]/G
    SLICE_X59Y123        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[1]/Q
                         net (fo=1, routed)           0.208     0.366    my_gpu/whint/whint/letter/green_out_reg[3][1]
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.411 r  my_gpu/whint/whint/letter/blue_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.411    vga_driver/S_blue[1]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.985    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.203ns (49.371%)  route 0.208ns (50.629%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[4]/G
    SLICE_X59Y124        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[4]/Q
                         net (fo=1, routed)           0.208     0.366    my_gpu/whint/whint/letter/green_out_reg[3][4]
    SLICE_X60Y124        LUT6 (Prop_lut6_I2_O)        0.045     0.411 r  my_gpu/whint/whint/letter/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    vga_driver/S_green[0]
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.984    vga_driver/clk_out1
    SLICE_X60Y124        FDRE                                         r  vga_driver/green_out_reg[0]/C

Slack:                    inf
  Source:                 my_gpu/g1/sq/color_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.203ns (42.902%)  route 0.270ns (57.098%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        LDCE                         0.000     0.000 r  my_gpu/g1/sq/color_reg[3]/G
    SLICE_X59Y123        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/g1/sq/color_reg[3]/Q
                         net (fo=1, routed)           0.270     0.428    my_gpu/whint/whint/letter/green_out_reg[3][3]
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.473 r  my_gpu/whint/whint/letter/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.473    vga_driver/S_blue[3]
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.817     1.985    vga_driver/clk_out1
    SLICE_X60Y123        FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]_rep/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.485ns (22.206%)  route 1.699ns (77.794%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT6=4)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        LDCE                         0.000     0.000 r  my_gpu/space_reg[2]_rep/L7/G
    SLICE_X58Y121        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/space_reg[2]_rep/L7/Q
                         net (fo=67, routed)          0.673     0.851    my_gpu/wh1/letter/output1_carry_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  my_gpu/wh1/letter/ARG__27_carry_i_3/O
                         net (fo=1, routed)           0.000     0.896    my_gpu/wh1/letter/ARG__27_carry_i_3_n_0
    SLICE_X63Y128        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.961 f  my_gpu/wh1/letter/ARG__27_carry/O[1]
                         net (fo=20, routed)          0.323     1.284    my_gpu/wh1/letter/ARG__27_carry_n_6
    SLICE_X61Y129        LUT6 (Prop_lut6_I5_O)        0.107     1.391 r  my_gpu/wh1/letter/green_out[3]_i_10/O
                         net (fo=1, routed)           0.137     1.529    my_gpu/wh1/letter/green_out[3]_i_10_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.574 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           0.295     1.868    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.271     2.184    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.820     1.987    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/space_reg[2]_rep/L7/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.232ns  (logic 0.485ns (21.726%)  route 1.747ns (78.274%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT6=4)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        LDCE                         0.000     0.000 r  my_gpu/space_reg[2]_rep/L7/G
    SLICE_X58Y121        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/space_reg[2]_rep/L7/Q
                         net (fo=67, routed)          0.673     0.851    my_gpu/wh1/letter/output1_carry_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  my_gpu/wh1/letter/ARG__27_carry_i_3/O
                         net (fo=1, routed)           0.000     0.896    my_gpu/wh1/letter/ARG__27_carry_i_3_n_0
    SLICE_X63Y128        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.961 f  my_gpu/wh1/letter/ARG__27_carry/O[1]
                         net (fo=20, routed)          0.323     1.284    my_gpu/wh1/letter/ARG__27_carry_n_6
    SLICE_X61Y129        LUT6 (Prop_lut6_I5_O)        0.107     1.391 r  my_gpu/wh1/letter/green_out[3]_i_10/O
                         net (fo=1, routed)           0.137     1.529    my_gpu/wh1/letter/green_out[3]_i_10_n_0
    SLICE_X61Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.574 r  my_gpu/wh1/letter/green_out[3]_i_4/O
                         net (fo=9, routed)           0.295     1.868    my_gpu/whint/whint/letter/blue_out_reg[0]
    SLICE_X61Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  my_gpu/whint/whint/letter/red_out[3]_i_1/O
                         net (fo=4, routed)           0.319     2.232    vga_driver/S_red[0]
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=58, routed)          0.820     1.987    vga_driver/clk_out1
    SLICE_X64Y124        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica_2/C





