-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled is
port (
    m_axi_gmem7_AWVALID : OUT STD_LOGIC;
    m_axi_gmem7_AWREADY : IN STD_LOGIC;
    m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WVALID : OUT STD_LOGIC;
    m_axi_gmem7_WREADY : IN STD_LOGIC;
    m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_WLAST : OUT STD_LOGIC;
    m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARVALID : OUT STD_LOGIC;
    m_axi_gmem7_ARREADY : IN STD_LOGIC;
    m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RVALID : IN STD_LOGIC;
    m_axi_gmem7_RREADY : OUT STD_LOGIC;
    m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_RLAST : IN STD_LOGIC;
    m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BVALID : IN STD_LOGIC;
    m_axi_gmem7_BREADY : OUT STD_LOGIC;
    m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale : IN STD_LOGIC_VECTOR (63 downto 0);
    primalInfeasBound_edotfifo_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_edotfifo_lb_empty_n : IN STD_LOGIC;
    primalInfeasBound_edotfifo_lb_read : OUT STD_LOGIC;
    primalInfeasBound_edotfifo_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_edotfifo_ub_empty_n : IN STD_LOGIC;
    primalInfeasBound_edotfifo_ub_read : OUT STD_LOGIC;
    pBoundLbResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    pBoundUbResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    nCols : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    colScale_ap_vld : IN STD_LOGIC;
    nCols_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    primalInfeasBound_edotfifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pBoundLbResSq_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    pBoundUbResSq_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal loadDDR_data_special_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_special_U0_start_full_n : STD_LOGIC;
    signal loadDDR_data_special_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_special_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_special_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_special_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_special_U0_start_out : STD_LOGIC;
    signal loadDDR_data_special_U0_start_write : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_AWVALID : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_WVALID : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_WLAST : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARVALID : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_special_U0_m_axi_gmem7_RREADY : STD_LOGIC;
    signal loadDDR_data_special_U0_m_axi_gmem7_BREADY : STD_LOGIC;
    signal loadDDR_data_special_U0_colScale_fifo_lb_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_special_U0_colScale_fifo_lb_write : STD_LOGIC;
    signal loadDDR_data_special_U0_colScale_fifo_ub_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_special_U0_colScale_fifo_ub_write : STD_LOGIC;
    signal loadDDR_data_special_U0_nCols_c2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_special_U0_nCols_c2_write : STD_LOGIC;
    signal loadDDR_data_special_U0_nCols_c3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_special_U0_nCols_c3_write : STD_LOGIC;
    signal ediv_7_U0_ap_start : STD_LOGIC;
    signal ediv_7_U0_ap_done : STD_LOGIC;
    signal ediv_7_U0_ap_continue : STD_LOGIC;
    signal ediv_7_U0_ap_idle : STD_LOGIC;
    signal ediv_7_U0_ap_ready : STD_LOGIC;
    signal ediv_7_U0_start_out : STD_LOGIC;
    signal ediv_7_U0_start_write : STD_LOGIC;
    signal ediv_7_U0_primalInfeasBound_edotfifo_lb_read : STD_LOGIC;
    signal ediv_7_U0_colScale_fifo_lb_read : STD_LOGIC;
    signal ediv_7_U0_temp_lb_din : STD_LOGIC_VECTOR (511 downto 0);
    signal ediv_7_U0_temp_lb_write : STD_LOGIC;
    signal ediv_7_U0_n_read : STD_LOGIC;
    signal ediv_7_U0_nCols_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ediv_7_U0_nCols_c1_write : STD_LOGIC;
    signal ediv_U0_ap_start : STD_LOGIC;
    signal ediv_U0_ap_done : STD_LOGIC;
    signal ediv_U0_ap_continue : STD_LOGIC;
    signal ediv_U0_ap_idle : STD_LOGIC;
    signal ediv_U0_ap_ready : STD_LOGIC;
    signal ediv_U0_start_out : STD_LOGIC;
    signal ediv_U0_start_write : STD_LOGIC;
    signal ediv_U0_primalInfeasBound_edotfifo_ub_read : STD_LOGIC;
    signal ediv_U0_colScale_fifo_ub_read : STD_LOGIC;
    signal ediv_U0_temp_ub_din : STD_LOGIC_VECTOR (511 downto 0);
    signal ediv_U0_temp_ub_write : STD_LOGIC;
    signal ediv_U0_n_read : STD_LOGIC;
    signal ediv_U0_nCols_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal ediv_U0_nCols_c_write : STD_LOGIC;
    signal twoNormSquared_8_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_8_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_8_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_8_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_8_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_8_U0_temp_lb_read : STD_LOGIC;
    signal twoNormSquared_8_U0_n_read : STD_LOGIC;
    signal twoNormSquared_8_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_8_U0_res_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal twoNormSquared_9_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_9_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_9_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_9_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_9_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_9_U0_temp_ub_read : STD_LOGIC;
    signal twoNormSquared_9_U0_n_read : STD_LOGIC;
    signal twoNormSquared_9_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_9_U0_res_ap_vld : STD_LOGIC;
    signal colScale_fifo_lb_full_n : STD_LOGIC;
    signal colScale_fifo_lb_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal colScale_fifo_lb_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_lb_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_lb_empty_n : STD_LOGIC;
    signal colScale_fifo_ub_full_n : STD_LOGIC;
    signal colScale_fifo_ub_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal colScale_fifo_ub_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_ub_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal colScale_fifo_ub_empty_n : STD_LOGIC;
    signal nCols_c2_full_n : STD_LOGIC;
    signal nCols_c2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_c2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c2_empty_n : STD_LOGIC;
    signal nCols_c3_full_n : STD_LOGIC;
    signal nCols_c3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_c3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c3_empty_n : STD_LOGIC;
    signal temp_lb_full_n : STD_LOGIC;
    signal temp_lb_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal temp_lb_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_lb_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_lb_empty_n : STD_LOGIC;
    signal nCols_c1_full_n : STD_LOGIC;
    signal nCols_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c1_empty_n : STD_LOGIC;
    signal temp_ub_full_n : STD_LOGIC;
    signal temp_ub_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal temp_ub_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_ub_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_ub_empty_n : STD_LOGIC;
    signal nCols_c_full_n : STD_LOGIC;
    signal nCols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal start_for_ediv_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ediv_7_U0_full_n : STD_LOGIC;
    signal start_for_ediv_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ediv_7_U0_empty_n : STD_LOGIC;
    signal start_for_ediv_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ediv_U0_full_n : STD_LOGIC;
    signal start_for_ediv_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_ediv_U0_empty_n : STD_LOGIC;
    signal start_for_twoNormSquared_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_8_U0_full_n : STD_LOGIC;
    signal start_for_twoNormSquared_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_8_U0_empty_n : STD_LOGIC;
    signal start_for_twoNormSquared_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_9_U0_full_n : STD_LOGIC;
    signal start_for_twoNormSquared_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_9_U0_empty_n : STD_LOGIC;

    component Infeasi_Res_S2_loadDDR_data_special IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_gmem7_AWVALID : OUT STD_LOGIC;
        m_axi_gmem7_AWREADY : IN STD_LOGIC;
        m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WVALID : OUT STD_LOGIC;
        m_axi_gmem7_WREADY : IN STD_LOGIC;
        m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_WLAST : OUT STD_LOGIC;
        m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARVALID : OUT STD_LOGIC;
        m_axi_gmem7_ARREADY : IN STD_LOGIC;
        m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RVALID : IN STD_LOGIC;
        m_axi_gmem7_RREADY : OUT STD_LOGIC;
        m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_RLAST : IN STD_LOGIC;
        m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BVALID : IN STD_LOGIC;
        m_axi_gmem7_BREADY : OUT STD_LOGIC;
        m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mem : IN STD_LOGIC_VECTOR (63 downto 0);
        colScale_fifo_lb_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_lb_full_n : IN STD_LOGIC;
        colScale_fifo_lb_write : OUT STD_LOGIC;
        colScale_fifo_ub_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_ub_full_n : IN STD_LOGIC;
        colScale_fifo_ub_write : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_c2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_c2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c2_full_n : IN STD_LOGIC;
        nCols_c2_write : OUT STD_LOGIC;
        nCols_c3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_c3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c3_full_n : IN STD_LOGIC;
        nCols_c3_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_ediv_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_lb_read : OUT STD_LOGIC;
        colScale_fifo_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_lb_empty_n : IN STD_LOGIC;
        colScale_fifo_lb_read : OUT STD_LOGIC;
        temp_lb_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_lb_full_n : IN STD_LOGIC;
        temp_lb_write : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        nCols_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c1_full_n : IN STD_LOGIC;
        nCols_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_ediv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_ub_read : OUT STD_LOGIC;
        colScale_fifo_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        colScale_fifo_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        colScale_fifo_ub_empty_n : IN STD_LOGIC;
        colScale_fifo_ub_read : OUT STD_LOGIC;
        temp_ub_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_ub_full_n : IN STD_LOGIC;
        temp_ub_write : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        nCols_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_c_full_n : IN STD_LOGIC;
        nCols_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_twoNormSquared_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_lb_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        temp_lb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_lb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_lb_empty_n : IN STD_LOGIC;
        temp_lb_read : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_twoNormSquared_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_ub_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        temp_ub_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_ub_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_ub_empty_n : IN STD_LOGIC;
        temp_ub_read : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_ediv_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_ediv_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_twoNormSquared_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_twoNormSquared_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    loadDDR_data_special_U0 : component Infeasi_Res_S2_loadDDR_data_special
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_special_U0_ap_start,
        start_full_n => loadDDR_data_special_U0_start_full_n,
        ap_done => loadDDR_data_special_U0_ap_done,
        ap_continue => loadDDR_data_special_U0_ap_continue,
        ap_idle => loadDDR_data_special_U0_ap_idle,
        ap_ready => loadDDR_data_special_U0_ap_ready,
        start_out => loadDDR_data_special_U0_start_out,
        start_write => loadDDR_data_special_U0_start_write,
        m_axi_gmem7_AWVALID => loadDDR_data_special_U0_m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY => ap_const_logic_0,
        m_axi_gmem7_AWADDR => loadDDR_data_special_U0_m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID => loadDDR_data_special_U0_m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN => loadDDR_data_special_U0_m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE => loadDDR_data_special_U0_m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST => loadDDR_data_special_U0_m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK => loadDDR_data_special_U0_m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE => loadDDR_data_special_U0_m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT => loadDDR_data_special_U0_m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS => loadDDR_data_special_U0_m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION => loadDDR_data_special_U0_m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER => loadDDR_data_special_U0_m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID => loadDDR_data_special_U0_m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY => ap_const_logic_0,
        m_axi_gmem7_WDATA => loadDDR_data_special_U0_m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB => loadDDR_data_special_U0_m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST => loadDDR_data_special_U0_m_axi_gmem7_WLAST,
        m_axi_gmem7_WID => loadDDR_data_special_U0_m_axi_gmem7_WID,
        m_axi_gmem7_WUSER => loadDDR_data_special_U0_m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID => loadDDR_data_special_U0_m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY => m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR => loadDDR_data_special_U0_m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID => loadDDR_data_special_U0_m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN => loadDDR_data_special_U0_m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE => loadDDR_data_special_U0_m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST => loadDDR_data_special_U0_m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK => loadDDR_data_special_U0_m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE => loadDDR_data_special_U0_m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT => loadDDR_data_special_U0_m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS => loadDDR_data_special_U0_m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION => loadDDR_data_special_U0_m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER => loadDDR_data_special_U0_m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID => m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY => loadDDR_data_special_U0_m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA => m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST => m_axi_gmem7_RLAST,
        m_axi_gmem7_RID => m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM => m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER => m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP => m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID => ap_const_logic_0,
        m_axi_gmem7_BREADY => loadDDR_data_special_U0_m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP => ap_const_lv2_0,
        m_axi_gmem7_BID => ap_const_lv1_0,
        m_axi_gmem7_BUSER => ap_const_lv1_0,
        mem => colScale,
        colScale_fifo_lb_din => loadDDR_data_special_U0_colScale_fifo_lb_din,
        colScale_fifo_lb_num_data_valid => colScale_fifo_lb_num_data_valid,
        colScale_fifo_lb_fifo_cap => colScale_fifo_lb_fifo_cap,
        colScale_fifo_lb_full_n => colScale_fifo_lb_full_n,
        colScale_fifo_lb_write => loadDDR_data_special_U0_colScale_fifo_lb_write,
        colScale_fifo_ub_din => loadDDR_data_special_U0_colScale_fifo_ub_din,
        colScale_fifo_ub_num_data_valid => colScale_fifo_ub_num_data_valid,
        colScale_fifo_ub_fifo_cap => colScale_fifo_ub_fifo_cap,
        colScale_fifo_ub_full_n => colScale_fifo_ub_full_n,
        colScale_fifo_ub_write => loadDDR_data_special_U0_colScale_fifo_ub_write,
        n => nCols,
        nCols_c2_din => loadDDR_data_special_U0_nCols_c2_din,
        nCols_c2_num_data_valid => nCols_c2_num_data_valid,
        nCols_c2_fifo_cap => nCols_c2_fifo_cap,
        nCols_c2_full_n => nCols_c2_full_n,
        nCols_c2_write => loadDDR_data_special_U0_nCols_c2_write,
        nCols_c3_din => loadDDR_data_special_U0_nCols_c3_din,
        nCols_c3_num_data_valid => nCols_c3_num_data_valid,
        nCols_c3_fifo_cap => nCols_c3_fifo_cap,
        nCols_c3_full_n => nCols_c3_full_n,
        nCols_c3_write => loadDDR_data_special_U0_nCols_c3_write);

    ediv_7_U0 : component Infeasi_Res_S2_ediv_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ediv_7_U0_ap_start,
        start_full_n => start_for_twoNormSquared_8_U0_full_n,
        ap_done => ediv_7_U0_ap_done,
        ap_continue => ediv_7_U0_ap_continue,
        ap_idle => ediv_7_U0_ap_idle,
        ap_ready => ediv_7_U0_ap_ready,
        start_out => ediv_7_U0_start_out,
        start_write => ediv_7_U0_start_write,
        primalInfeasBound_edotfifo_lb_dout => primalInfeasBound_edotfifo_lb_dout,
        primalInfeasBound_edotfifo_lb_num_data_valid => primalInfeasBound_edotfifo_lb_num_data_valid,
        primalInfeasBound_edotfifo_lb_fifo_cap => primalInfeasBound_edotfifo_lb_fifo_cap,
        primalInfeasBound_edotfifo_lb_empty_n => primalInfeasBound_edotfifo_lb_empty_n,
        primalInfeasBound_edotfifo_lb_read => ediv_7_U0_primalInfeasBound_edotfifo_lb_read,
        colScale_fifo_lb_dout => colScale_fifo_lb_dout,
        colScale_fifo_lb_num_data_valid => colScale_fifo_lb_num_data_valid,
        colScale_fifo_lb_fifo_cap => colScale_fifo_lb_fifo_cap,
        colScale_fifo_lb_empty_n => colScale_fifo_lb_empty_n,
        colScale_fifo_lb_read => ediv_7_U0_colScale_fifo_lb_read,
        temp_lb_din => ediv_7_U0_temp_lb_din,
        temp_lb_num_data_valid => temp_lb_num_data_valid,
        temp_lb_fifo_cap => temp_lb_fifo_cap,
        temp_lb_full_n => temp_lb_full_n,
        temp_lb_write => ediv_7_U0_temp_lb_write,
        n_dout => nCols_c3_dout,
        n_num_data_valid => nCols_c3_num_data_valid,
        n_fifo_cap => nCols_c3_fifo_cap,
        n_empty_n => nCols_c3_empty_n,
        n_read => ediv_7_U0_n_read,
        nCols_c1_din => ediv_7_U0_nCols_c1_din,
        nCols_c1_num_data_valid => nCols_c1_num_data_valid,
        nCols_c1_fifo_cap => nCols_c1_fifo_cap,
        nCols_c1_full_n => nCols_c1_full_n,
        nCols_c1_write => ediv_7_U0_nCols_c1_write);

    ediv_U0 : component Infeasi_Res_S2_ediv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ediv_U0_ap_start,
        start_full_n => start_for_twoNormSquared_9_U0_full_n,
        ap_done => ediv_U0_ap_done,
        ap_continue => ediv_U0_ap_continue,
        ap_idle => ediv_U0_ap_idle,
        ap_ready => ediv_U0_ap_ready,
        start_out => ediv_U0_start_out,
        start_write => ediv_U0_start_write,
        primalInfeasBound_edotfifo_ub_dout => primalInfeasBound_edotfifo_ub_dout,
        primalInfeasBound_edotfifo_ub_num_data_valid => primalInfeasBound_edotfifo_ub_num_data_valid,
        primalInfeasBound_edotfifo_ub_fifo_cap => primalInfeasBound_edotfifo_ub_fifo_cap,
        primalInfeasBound_edotfifo_ub_empty_n => primalInfeasBound_edotfifo_ub_empty_n,
        primalInfeasBound_edotfifo_ub_read => ediv_U0_primalInfeasBound_edotfifo_ub_read,
        colScale_fifo_ub_dout => colScale_fifo_ub_dout,
        colScale_fifo_ub_num_data_valid => colScale_fifo_ub_num_data_valid,
        colScale_fifo_ub_fifo_cap => colScale_fifo_ub_fifo_cap,
        colScale_fifo_ub_empty_n => colScale_fifo_ub_empty_n,
        colScale_fifo_ub_read => ediv_U0_colScale_fifo_ub_read,
        temp_ub_din => ediv_U0_temp_ub_din,
        temp_ub_num_data_valid => temp_ub_num_data_valid,
        temp_ub_fifo_cap => temp_ub_fifo_cap,
        temp_ub_full_n => temp_ub_full_n,
        temp_ub_write => ediv_U0_temp_ub_write,
        n_dout => nCols_c2_dout,
        n_num_data_valid => nCols_c2_num_data_valid,
        n_fifo_cap => nCols_c2_fifo_cap,
        n_empty_n => nCols_c2_empty_n,
        n_read => ediv_U0_n_read,
        nCols_c_din => ediv_U0_nCols_c_din,
        nCols_c_num_data_valid => nCols_c_num_data_valid,
        nCols_c_fifo_cap => nCols_c_fifo_cap,
        nCols_c_full_n => nCols_c_full_n,
        nCols_c_write => ediv_U0_nCols_c_write);

    twoNormSquared_8_U0 : component Infeasi_Res_S2_twoNormSquared_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_8_U0_ap_start,
        ap_done => twoNormSquared_8_U0_ap_done,
        ap_continue => twoNormSquared_8_U0_ap_continue,
        ap_idle => twoNormSquared_8_U0_ap_idle,
        ap_ready => twoNormSquared_8_U0_ap_ready,
        temp_lb_dout => temp_lb_dout,
        temp_lb_num_data_valid => temp_lb_num_data_valid,
        temp_lb_fifo_cap => temp_lb_fifo_cap,
        temp_lb_empty_n => temp_lb_empty_n,
        temp_lb_read => twoNormSquared_8_U0_temp_lb_read,
        n_dout => nCols_c1_dout,
        n_num_data_valid => nCols_c1_num_data_valid,
        n_fifo_cap => nCols_c1_fifo_cap,
        n_empty_n => nCols_c1_empty_n,
        n_read => twoNormSquared_8_U0_n_read,
        res => twoNormSquared_8_U0_res,
        res_ap_vld => twoNormSquared_8_U0_res_ap_vld);

    twoNormSquared_9_U0 : component Infeasi_Res_S2_twoNormSquared_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_9_U0_ap_start,
        ap_done => twoNormSquared_9_U0_ap_done,
        ap_continue => twoNormSquared_9_U0_ap_continue,
        ap_idle => twoNormSquared_9_U0_ap_idle,
        ap_ready => twoNormSquared_9_U0_ap_ready,
        temp_ub_dout => temp_ub_dout,
        temp_ub_num_data_valid => temp_ub_num_data_valid,
        temp_ub_fifo_cap => temp_ub_fifo_cap,
        temp_ub_empty_n => temp_ub_empty_n,
        temp_ub_read => twoNormSquared_9_U0_temp_ub_read,
        n_dout => nCols_c_dout,
        n_num_data_valid => nCols_c_num_data_valid,
        n_fifo_cap => nCols_c_fifo_cap,
        n_empty_n => nCols_c_empty_n,
        n_read => twoNormSquared_9_U0_n_read,
        res => twoNormSquared_9_U0_res,
        res_ap_vld => twoNormSquared_9_U0_res_ap_vld);

    colScale_fifo_lb_U : component Infeasi_Res_S2_fifo_w512_d3_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_special_U0_colScale_fifo_lb_din,
        if_full_n => colScale_fifo_lb_full_n,
        if_write => loadDDR_data_special_U0_colScale_fifo_lb_write,
        if_dout => colScale_fifo_lb_dout,
        if_num_data_valid => colScale_fifo_lb_num_data_valid,
        if_fifo_cap => colScale_fifo_lb_fifo_cap,
        if_empty_n => colScale_fifo_lb_empty_n,
        if_read => ediv_7_U0_colScale_fifo_lb_read);

    colScale_fifo_ub_U : component Infeasi_Res_S2_fifo_w512_d3_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_special_U0_colScale_fifo_ub_din,
        if_full_n => colScale_fifo_ub_full_n,
        if_write => loadDDR_data_special_U0_colScale_fifo_ub_write,
        if_dout => colScale_fifo_ub_dout,
        if_num_data_valid => colScale_fifo_ub_num_data_valid,
        if_fifo_cap => colScale_fifo_ub_fifo_cap,
        if_empty_n => colScale_fifo_ub_empty_n,
        if_read => ediv_U0_colScale_fifo_ub_read);

    nCols_c2_U : component Infeasi_Res_S2_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_special_U0_nCols_c2_din,
        if_full_n => nCols_c2_full_n,
        if_write => loadDDR_data_special_U0_nCols_c2_write,
        if_dout => nCols_c2_dout,
        if_num_data_valid => nCols_c2_num_data_valid,
        if_fifo_cap => nCols_c2_fifo_cap,
        if_empty_n => nCols_c2_empty_n,
        if_read => ediv_U0_n_read);

    nCols_c3_U : component Infeasi_Res_S2_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_special_U0_nCols_c3_din,
        if_full_n => nCols_c3_full_n,
        if_write => loadDDR_data_special_U0_nCols_c3_write,
        if_dout => nCols_c3_dout,
        if_num_data_valid => nCols_c3_num_data_valid,
        if_fifo_cap => nCols_c3_fifo_cap,
        if_empty_n => nCols_c3_empty_n,
        if_read => ediv_7_U0_n_read);

    temp_lb_U : component Infeasi_Res_S2_fifo_w512_d3_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ediv_7_U0_temp_lb_din,
        if_full_n => temp_lb_full_n,
        if_write => ediv_7_U0_temp_lb_write,
        if_dout => temp_lb_dout,
        if_num_data_valid => temp_lb_num_data_valid,
        if_fifo_cap => temp_lb_fifo_cap,
        if_empty_n => temp_lb_empty_n,
        if_read => twoNormSquared_8_U0_temp_lb_read);

    nCols_c1_U : component Infeasi_Res_S2_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ediv_7_U0_nCols_c1_din,
        if_full_n => nCols_c1_full_n,
        if_write => ediv_7_U0_nCols_c1_write,
        if_dout => nCols_c1_dout,
        if_num_data_valid => nCols_c1_num_data_valid,
        if_fifo_cap => nCols_c1_fifo_cap,
        if_empty_n => nCols_c1_empty_n,
        if_read => twoNormSquared_8_U0_n_read);

    temp_ub_U : component Infeasi_Res_S2_fifo_w512_d3_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ediv_U0_temp_ub_din,
        if_full_n => temp_ub_full_n,
        if_write => ediv_U0_temp_ub_write,
        if_dout => temp_ub_dout,
        if_num_data_valid => temp_ub_num_data_valid,
        if_fifo_cap => temp_ub_fifo_cap,
        if_empty_n => temp_ub_empty_n,
        if_read => twoNormSquared_9_U0_temp_ub_read);

    nCols_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ediv_U0_nCols_c_din,
        if_full_n => nCols_c_full_n,
        if_write => ediv_U0_nCols_c_write,
        if_dout => nCols_c_dout,
        if_num_data_valid => nCols_c_num_data_valid,
        if_fifo_cap => nCols_c_fifo_cap,
        if_empty_n => nCols_c_empty_n,
        if_read => twoNormSquared_9_U0_n_read);

    start_for_ediv_7_U0_U : component Infeasi_Res_S2_start_for_ediv_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ediv_7_U0_din,
        if_full_n => start_for_ediv_7_U0_full_n,
        if_write => loadDDR_data_special_U0_start_write,
        if_dout => start_for_ediv_7_U0_dout,
        if_empty_n => start_for_ediv_7_U0_empty_n,
        if_read => ediv_7_U0_ap_ready);

    start_for_ediv_U0_U : component Infeasi_Res_S2_start_for_ediv_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_ediv_U0_din,
        if_full_n => start_for_ediv_U0_full_n,
        if_write => loadDDR_data_special_U0_start_write,
        if_dout => start_for_ediv_U0_dout,
        if_empty_n => start_for_ediv_U0_empty_n,
        if_read => ediv_U0_ap_ready);

    start_for_twoNormSquared_8_U0_U : component Infeasi_Res_S2_start_for_twoNormSquared_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_twoNormSquared_8_U0_din,
        if_full_n => start_for_twoNormSquared_8_U0_full_n,
        if_write => ediv_7_U0_start_write,
        if_dout => start_for_twoNormSquared_8_U0_dout,
        if_empty_n => start_for_twoNormSquared_8_U0_empty_n,
        if_read => twoNormSquared_8_U0_ap_ready);

    start_for_twoNormSquared_9_U0_U : component Infeasi_Res_S2_start_for_twoNormSquared_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_twoNormSquared_9_U0_din,
        if_full_n => start_for_twoNormSquared_9_U0_full_n,
        if_write => ediv_U0_start_write,
        if_dout => start_for_twoNormSquared_9_U0_dout,
        if_empty_n => start_for_twoNormSquared_9_U0_empty_n,
        if_read => twoNormSquared_9_U0_ap_ready);




    ap_done <= ap_sync_done;
    ap_idle <= (twoNormSquared_9_U0_ap_idle and twoNormSquared_8_U0_ap_idle and loadDDR_data_special_U0_ap_idle and ediv_U0_ap_idle and ediv_7_U0_ap_idle);
    ap_ready <= loadDDR_data_special_U0_ap_ready;
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (twoNormSquared_9_U0_ap_done and twoNormSquared_8_U0_ap_done);
    ediv_7_U0_ap_continue <= ap_const_logic_1;
    ediv_7_U0_ap_start <= start_for_ediv_7_U0_empty_n;
    ediv_U0_ap_continue <= ap_const_logic_1;
    ediv_U0_ap_start <= start_for_ediv_U0_empty_n;
    loadDDR_data_special_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_special_U0_ap_start <= ap_start;
    loadDDR_data_special_U0_start_full_n <= (start_for_ediv_U0_full_n and start_for_ediv_7_U0_full_n);
    m_axi_gmem7_ARADDR <= loadDDR_data_special_U0_m_axi_gmem7_ARADDR;
    m_axi_gmem7_ARBURST <= loadDDR_data_special_U0_m_axi_gmem7_ARBURST;
    m_axi_gmem7_ARCACHE <= loadDDR_data_special_U0_m_axi_gmem7_ARCACHE;
    m_axi_gmem7_ARID <= loadDDR_data_special_U0_m_axi_gmem7_ARID;
    m_axi_gmem7_ARLEN <= loadDDR_data_special_U0_m_axi_gmem7_ARLEN;
    m_axi_gmem7_ARLOCK <= loadDDR_data_special_U0_m_axi_gmem7_ARLOCK;
    m_axi_gmem7_ARPROT <= loadDDR_data_special_U0_m_axi_gmem7_ARPROT;
    m_axi_gmem7_ARQOS <= loadDDR_data_special_U0_m_axi_gmem7_ARQOS;
    m_axi_gmem7_ARREGION <= loadDDR_data_special_U0_m_axi_gmem7_ARREGION;
    m_axi_gmem7_ARSIZE <= loadDDR_data_special_U0_m_axi_gmem7_ARSIZE;
    m_axi_gmem7_ARUSER <= loadDDR_data_special_U0_m_axi_gmem7_ARUSER;
    m_axi_gmem7_ARVALID <= loadDDR_data_special_U0_m_axi_gmem7_ARVALID;
    m_axi_gmem7_AWADDR <= ap_const_lv64_0;
    m_axi_gmem7_AWBURST <= ap_const_lv2_0;
    m_axi_gmem7_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem7_AWID <= ap_const_lv1_0;
    m_axi_gmem7_AWLEN <= ap_const_lv32_0;
    m_axi_gmem7_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem7_AWPROT <= ap_const_lv3_0;
    m_axi_gmem7_AWQOS <= ap_const_lv4_0;
    m_axi_gmem7_AWREGION <= ap_const_lv4_0;
    m_axi_gmem7_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem7_AWUSER <= ap_const_lv1_0;
    m_axi_gmem7_AWVALID <= ap_const_logic_0;
    m_axi_gmem7_BREADY <= ap_const_logic_0;
    m_axi_gmem7_RREADY <= loadDDR_data_special_U0_m_axi_gmem7_RREADY;
    m_axi_gmem7_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem7_WID <= ap_const_lv1_0;
    m_axi_gmem7_WLAST <= ap_const_logic_0;
    m_axi_gmem7_WSTRB <= ap_const_lv64_0;
    m_axi_gmem7_WUSER <= ap_const_lv1_0;
    m_axi_gmem7_WVALID <= ap_const_logic_0;
    pBoundLbResSq <= twoNormSquared_8_U0_res;
    pBoundLbResSq_ap_vld <= twoNormSquared_8_U0_res_ap_vld;
    pBoundUbResSq <= twoNormSquared_9_U0_res;
    pBoundUbResSq_ap_vld <= twoNormSquared_9_U0_res_ap_vld;
    primalInfeasBound_edotfifo_lb_read <= ediv_7_U0_primalInfeasBound_edotfifo_lb_read;
    primalInfeasBound_edotfifo_ub_read <= ediv_U0_primalInfeasBound_edotfifo_ub_read;
    start_for_ediv_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_ediv_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_twoNormSquared_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_twoNormSquared_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    twoNormSquared_8_U0_ap_continue <= ap_sync_continue;
    twoNormSquared_8_U0_ap_start <= start_for_twoNormSquared_8_U0_empty_n;
    twoNormSquared_9_U0_ap_continue <= ap_sync_continue;
    twoNormSquared_9_U0_ap_start <= start_for_twoNormSquared_9_U0_empty_n;
end behav;
