INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_acf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_acf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_bsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_bsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_btl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_btl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_crc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_ibo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_ibo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_register_asyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_register_asyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_register_asyn_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_register_asyn_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/rtl/verilog/can_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/ref/ip-cores/bench/verilog/can_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lic9/prj/HWILCH/HWILCH/prj/HWIL/HWIL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
