# system info sram_access on 2017.09.01.03:49:56
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1504259392
#
#
# Files generated for sram_access on 2017.09.01.03:49:56
files:
filepath,kind,attributes,module,is_top
simulation/sram_access.v,VERILOG,,sram_access,true
simulation/submodules/sram_access_bridge.v,VERILOG,,sram_access_bridge,false
simulation/submodules/sram_access_jtag_master.v,VERILOG,,sram_access_jtag_master,false
simulation/submodules/sram_access_sram.v,VERILOG,,sram_access_sram,false
simulation/submodules/sram_access_mm_interconnect_0.v,VERILOG,,sram_access_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/sram_access_jtag_master_timing_adt.sv,SYSTEM_VERILOG,,sram_access_jtag_master_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/sram_access_jtag_master_b2p_adapter.sv,SYSTEM_VERILOG,,sram_access_jtag_master_b2p_adapter,false
simulation/submodules/sram_access_jtag_master_p2b_adapter.sv,SYSTEM_VERILOG,,sram_access_jtag_master_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/sram_access_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_router,false
simulation/submodules/sram_access_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_router_001,false
simulation/submodules/sram_access_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/sram_access_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_cmd_demux,false
simulation/submodules/sram_access_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_cmd_mux,false
simulation/submodules/sram_access_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_rsp_demux,false
simulation/submodules/sram_access_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sram_access_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sram_access.bridge,sram_access_bridge
sram_access.jtag_master,sram_access_jtag_master
sram_access.jtag_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
sram_access.jtag_master.timing_adt,sram_access_jtag_master_timing_adt
sram_access.jtag_master.fifo,altera_avalon_sc_fifo
sram_access.jtag_master.b2p,altera_avalon_st_bytes_to_packets
sram_access.jtag_master.p2b,altera_avalon_st_packets_to_bytes
sram_access.jtag_master.transacto,altera_avalon_packets_to_master
sram_access.jtag_master.b2p_adapter,sram_access_jtag_master_b2p_adapter
sram_access.jtag_master.p2b_adapter,sram_access_jtag_master_p2b_adapter
sram_access.jtag_master.rst_controller,altera_reset_controller
sram_access.sram,sram_access_sram
sram_access.mm_interconnect_0,sram_access_mm_interconnect_0
sram_access.mm_interconnect_0.bridge_avalon_master_translator,altera_merlin_master_translator
sram_access.mm_interconnect_0.jtag_master_master_translator,altera_merlin_master_translator
sram_access.mm_interconnect_0.sram_avalon_sram_slave_translator,altera_merlin_slave_translator
sram_access.mm_interconnect_0.bridge_avalon_master_agent,altera_merlin_master_agent
sram_access.mm_interconnect_0.jtag_master_master_agent,altera_merlin_master_agent
sram_access.mm_interconnect_0.sram_avalon_sram_slave_agent,altera_merlin_slave_agent
sram_access.mm_interconnect_0.sram_avalon_sram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sram_access.mm_interconnect_0.sram_avalon_sram_slave_agent_rdata_fifo,altera_avalon_sc_fifo
sram_access.mm_interconnect_0.router,sram_access_mm_interconnect_0_router
sram_access.mm_interconnect_0.router_001,sram_access_mm_interconnect_0_router_001
sram_access.mm_interconnect_0.router_002,sram_access_mm_interconnect_0_router_002
sram_access.mm_interconnect_0.sram_avalon_sram_slave_burst_adapter,altera_merlin_burst_adapter
sram_access.mm_interconnect_0.cmd_demux,sram_access_mm_interconnect_0_cmd_demux
sram_access.mm_interconnect_0.cmd_demux_001,sram_access_mm_interconnect_0_cmd_demux
sram_access.mm_interconnect_0.cmd_mux,sram_access_mm_interconnect_0_cmd_mux
sram_access.mm_interconnect_0.rsp_demux,sram_access_mm_interconnect_0_rsp_demux
sram_access.mm_interconnect_0.rsp_mux,sram_access_mm_interconnect_0_rsp_mux
sram_access.mm_interconnect_0.rsp_mux_001,sram_access_mm_interconnect_0_rsp_mux
sram_access.mm_interconnect_0.jtag_master_master_rsp_width_adapter,altera_merlin_width_adapter
sram_access.mm_interconnect_0.jtag_master_master_cmd_width_adapter,altera_merlin_width_adapter
sram_access.mm_interconnect_0.avalon_st_adapter,sram_access_mm_interconnect_0_avalon_st_adapter
sram_access.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sram_access.rst_controller,altera_reset_controller
sram_access.rst_controller_001,altera_reset_controller
