

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Fri Jan 14 11:50:38 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+
        |                             |      Latency      |     Iteration    |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |     max     |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    ?|            ?|                 ?|          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    ?|            ?|                 ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.1.1              |    ?|            ?| 22 ~ 80967115012 |          -|          -|          ?|    no    |
        |   +++ Loop 1.1.1.1          |    0|  80967114990|   3 ~ 317518098  |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|    317518095|    2 ~ 1245169   |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|      1245165|                19|          -|          -| 0 ~ 65535 |    no    |
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      6|       0|   1390|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      5|    1750|   2314|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    565|    -|
|Register         |        -|      -|    1986|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     15|    3736|   4269|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      6|       3|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Conv_AXILiteS_s_axi_U    |Conv_AXILiteS_s_axi   |        0|      0|  346|  492|    0|
    |Conv_fadd_32ns_32bkb_U1  |Conv_fadd_32ns_32bkb  |        0|      2|  205|  390|    0|
    |Conv_fcmp_32ns_32dEe_U3  |Conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |Conv_fmul_32ns_32cud_U2  |Conv_fmul_32ns_32cud  |        0|      3|  143|  321|    0|
    |Conv_gmem_m_axi_U        |Conv_gmem_m_axi       |        2|      0|  512|  580|    0|
    |Conv_sdiv_19s_9nseOg_U4  |Conv_sdiv_19s_9nseOg  |        0|      0|  239|  146|    0|
    |Conv_sdiv_19s_9nseOg_U5  |Conv_sdiv_19s_9nseOg  |        0|      0|  239|  146|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        2|      5| 1750| 2314|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Conv_mac_muladd_1hbi_U9  |Conv_mac_muladd_1hbi  | i0 + i1 * i2 |
    |Conv_mul_mul_16nsfYi_U6  |Conv_mul_mul_16nsfYi  |    i0 * i1   |
    |Conv_mul_mul_16nsfYi_U8  |Conv_mul_mul_16nsfYi  |    i0 * i1   |
    |Conv_mul_mul_16s_g8j_U7  |Conv_mul_mul_16s_g8j  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |ret_V_2_fu_876_p2        |     *    |      2|  0|  20|          32|          16|
    |ret_V_5_fu_962_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp1639_fu_1044_p2       |     *    |      2|  0|  20|          32|          16|
    |Wout_V_fu_764_p2         |     +    |      0|  0|  23|           1|          16|
    |add_ln1352_fu_1084_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln1371_1_fu_586_p2   |     +    |      0|  0|  15|           2|           9|
    |add_ln1371_2_fu_670_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln1371_3_fu_716_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln1371_fu_528_p2     |     +    |      0|  0|  15|           2|           9|
    |add_ln1598_1_fu_881_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln1598_2_fu_886_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln1598_3_fu_907_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln1598_4_fu_976_p2   |     +    |      0|  0|  31|          24|          24|
    |add_ln1598_fu_848_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln51_fu_774_p2       |     +    |      0|  0|  23|           1|          16|
    |add_ln544_1_fu_954_p2    |     +    |      0|  0|  55|          48|          48|
    |add_ln544_2_fu_1089_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln544_3_fu_1098_p2   |     +    |      0|  0|  55|          48|          48|
    |add_ln544_fu_945_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln67_1_fu_1106_p2    |     +    |      0|  0|  56|          49|          49|
    |add_ln67_fu_1069_p2      |     +    |      0|  0|  48|          48|          48|
    |add_ln73_fu_833_p2       |     +    |      0|  0|  38|          31|          31|
    |add_ln75_fu_1124_p2      |     +    |      0|  0|  56|          49|          49|
    |cin_fu_1054_p2           |     +    |      0|  0|  23|          16|           1|
    |cout_fu_819_p2           |     +    |      0|  0|  23|          16|           1|
    |h_V_fu_927_p2            |     +    |      0|  0|  23|          16|          16|
    |i_fu_862_p2              |     +    |      0|  0|  23|          16|           1|
    |ii_fu_917_p2             |     +    |      0|  0|  15|           8|           1|
    |j_fu_896_p2              |     +    |      0|  0|  23|          16|           1|
    |jj_fu_986_p2             |     +    |      0|  0|  15|           8|           1|
    |ret_V_8_fu_1064_p2       |     +    |      0|  0|  48|          48|          48|
    |tmp_fu_1036_p2           |     +    |      0|  0|  39|          32|          32|
    |w_V_fu_996_p2            |     +    |      0|  0|  23|          16|          16|
    |sub_ln1371_1_fu_568_p2   |     -    |      0|  0|  15|           1|           8|
    |sub_ln1371_2_fu_600_p2   |     -    |      0|  0|  15|           1|           9|
    |sub_ln1371_3_fu_626_p2   |     -    |      0|  0|  15|           1|           8|
    |sub_ln1371_4_fu_683_p2   |     -    |      0|  0|  25|          18|          18|
    |sub_ln1371_5_fu_729_p2   |     -    |      0|  0|  25|          18|          18|
    |sub_ln1371_fu_542_p2     |     -    |      0|  0|  15|           1|           9|
    |sub_ln68_1_fu_902_p2     |     -    |      0|  0|  23|          16|          16|
    |sub_ln68_fu_868_p2       |     -    |      0|  0|  23|          16|          16|
    |ap_block_state29_io      |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_1180_p2         |    and   |      0|  0|   2|           1|           1|
    |rhs_V_fu_1174_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln51_fu_814_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln52_fu_857_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln53_fu_891_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln57_fu_912_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln58_fu_981_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln62_fu_940_p2      |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln64_fu_1049_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln74_1_fu_1162_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln74_fu_1156_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln887_fu_1027_p2    |   icmp   |      0|  0|  18|          17|          17|
    |or_ln62_1_fu_1014_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln62_fu_1001_p2       |    or    |      0|  0|  16|          16|          16|
    |or_ln74_fu_1168_p2       |    or    |      0|  0|   2|           1|           1|
    |pad_x_V_fu_574_p3        |  select  |      0|  0|   8|           1|           8|
    |pad_y_V_fu_632_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln43_1_fu_648_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln43_fu_640_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln74_fu_1185_p3   |  select  |      0|  0|  32|           1|           1|
    |xor_ln62_fu_971_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0|1390|        1045|         998|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  325|         73|    1|         73|
    |gmem_ARADDR             |   21|          4|   32|        128|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |gmem_blk_n_R            |    9|          2|    1|          2|
    |gmem_blk_n_W            |    9|          2|    1|          2|
    |grp_fu_469_p0           |   15|          3|   32|         96|
    |grp_fu_469_p1           |   15|          3|   32|         96|
    |i_op_assign_15_reg_284  |    9|          2|   16|         32|
    |i_op_assign_16_reg_295  |    9|          2|   16|         32|
    |i_op_assign_17_reg_317  |    9|          2|   16|         32|
    |i_op_assign_18_reg_363  |    9|          2|    8|         16|
    |i_op_assign_19_reg_386  |    9|          2|    8|         16|
    |i_op_assign_reg_420     |    9|          2|   16|         32|
    |phi_mul19_reg_340       |    9|          2|   16|         32|
    |phi_mul22_reg_306       |    9|          2|   16|         32|
    |ret_V_11_reg_409        |    9|          2|   24|         48|
    |ret_V_12_reg_442        |    9|          2|   32|         64|
    |ret_V_3_reg_328         |    9|          2|   32|         64|
    |ret_V_9_reg_374         |    9|          2|   16|         32|
    |sum_0_reg_351           |    9|          2|   32|         64|
    |sum_1_be_reg_453        |    9|          2|   32|         64|
    |sum_1_reg_397           |    9|          2|   32|         64|
    |sum_2_reg_431           |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  565|        125|  446|       1091|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_1261       |  16|   0|   16|          0|
    |CHout_V_read_reg_1243      |  16|   0|   16|          0|
    |Hin_V_read_reg_1256        |  16|   0|   16|          0|
    |Kx_V_read_reg_1236         |   8|   0|    8|          0|
    |Ky_V_read_reg_1230         |   8|   0|    8|          0|
    |Sx_V_read_reg_1224         |   8|   0|    8|          0|
    |Sy_V_read_reg_1218         |   8|   0|    8|          0|
    |Win_V_read_reg_1250        |  16|   0|   16|          0|
    |Wout_V_reg_1350            |  16|   0|   16|          0|
    |add_ln1352_reg_1586        |  32|   0|   32|          0|
    |add_ln1598_1_reg_1467      |  16|   0|   16|          0|
    |add_ln1598_2_reg_1472      |  32|   0|   32|          0|
    |add_ln1598_3_reg_1490      |  16|   0|   16|          0|
    |add_ln1598_4_reg_1538      |  24|   0|   24|          0|
    |add_ln1598_reg_1439        |  16|   0|   16|          0|
    |add_ln51_reg_1355          |  16|   0|   16|          0|
    |add_ln544_1_reg_1518       |  48|   0|   48|          0|
    |add_ln544_3_reg_1591       |  48|   0|   48|          0|
    |ap_CS_fsm                  |  72|   0|   72|          0|
    |cin_reg_1575               |  16|   0|   16|          0|
    |cout_reg_1422              |  16|   0|   16|          0|
    |gmem_addr_1_reg_1622       |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1602  |  32|   0|   32|          0|
    |gmem_addr_2_reg_1580       |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1607  |  32|   0|   32|          0|
    |gmem_addr_3_reg_1596       |  32|   0|   32|          0|
    |gmem_addr_read_reg_1628    |  32|   0|   32|          0|
    |gmem_addr_reg_1433         |  31|   0|   32|          1|
    |h_V_reg_1503               |  16|   0|   16|          0|
    |i_op_assign_15_reg_284     |  16|   0|   16|          0|
    |i_op_assign_16_reg_295     |  16|   0|   16|          0|
    |i_op_assign_17_reg_317     |  16|   0|   16|          0|
    |i_op_assign_18_reg_363     |   8|   0|    8|          0|
    |i_op_assign_19_reg_386     |   8|   0|    8|          0|
    |i_op_assign_reg_420        |  16|   0|   16|          0|
    |i_reg_1447                 |  16|   0|   16|          0|
    |icmp_ln62_reg_1513         |   1|   0|    1|          0|
    |ii_reg_1498                |   8|   0|    8|          0|
    |j_reg_1480                 |  16|   0|   16|          0|
    |jj_reg_1546                |   8|   0|    8|          0|
    |p_cast24_reg_1340          |  30|   0|   49|         19|
    |p_cast25_reg_1335          |  30|   0|   31|          1|
    |p_cast26_reg_1330          |  30|   0|   49|         19|
    |p_cast_reg_1345            |  30|   0|   48|         18|
    |phi_mul19_reg_340          |  16|   0|   16|          0|
    |phi_mul22_reg_306          |  16|   0|   16|          0|
    |relu_en_V_read_reg_1213    |   1|   0|    1|          0|
    |ret_V_10_reg_1528          |  32|   0|   32|          0|
    |ret_V_11_reg_409           |  24|   0|   24|          0|
    |ret_V_12_reg_442           |  32|   0|   32|          0|
    |ret_V_1_reg_1452           |  32|   0|   32|          0|
    |ret_V_2_reg_1462           |  48|   0|   48|          0|
    |ret_V_3_reg_328            |  32|   0|   32|          0|
    |ret_V_4_reg_1508           |  32|   0|   32|          0|
    |ret_V_5_reg_1523           |  48|   0|   48|          0|
    |ret_V_7_reg_1557           |  48|   0|   48|          0|
    |ret_V_9_reg_374            |  16|   0|   16|          0|
    |rhs_V_11_cast3_reg_1402    |  16|   0|   48|         32|
    |rhs_V_1_cast_reg_1370      |  16|   0|   32|         16|
    |rhs_V_1_reg_1375           |  16|   0|   32|         16|
    |rhs_V_2_reg_1392           |  16|   0|   48|         32|
    |select_ln43_1_reg_1294     |   8|   0|    8|          0|
    |select_ln43_reg_1288       |   8|   0|    8|          0|
    |select_ln74_reg_1640       |  32|   0|   32|          0|
    |sub_ln68_1_reg_1485        |  16|   0|   16|          0|
    |sub_ln68_reg_1457          |  16|   0|   16|          0|
    |sum_0_reg_351              |  32|   0|   32|          0|
    |sum_1_be_reg_453           |  32|   0|   32|          0|
    |sum_1_reg_397              |  32|   0|   32|          0|
    |sum_2_reg_431              |  32|   0|   32|          0|
    |sum_reg_1633               |  32|   0|   32|          0|
    |tmp1639_reg_1567           |  48|   0|   48|          0|
    |tmp_3_reg_1268             |  30|   0|   30|          0|
    |tmp_4_reg_1273             |  30|   0|   30|          0|
    |tmp_5_reg_1278             |  30|   0|   30|          0|
    |tmp_6_reg_1283             |  30|   0|   30|          0|
    |tmp_reg_1562               |  32|   0|   32|          0|
    |tp_reg_1612                |  32|   0|   32|          0|
    |xor_ln62_reg_1533          |   1|   0|    1|          0|
    |zext_ln1371_4_reg_1300     |  16|   0|   17|          1|
    |zext_ln1371_9_reg_1315     |  16|   0|   17|          1|
    |zext_ln215_1_reg_1397      |   8|   0|   16|          8|
    |zext_ln215_2_reg_1408      |  16|   0|   24|          8|
    |zext_ln51_reg_1413         |  16|   0|   32|         16|
    |zext_ln68_1_reg_1365       |   8|   0|   16|          8|
    |zext_ln68_2_reg_1382       |   8|   0|   16|          8|
    |zext_ln68_3_reg_1387       |   8|   0|   16|          8|
    |zext_ln68_reg_1360         |   8|   0|   16|          8|
    |zext_ln73_reg_1427         |  16|   0|   32|         16|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1986|   0| 2222|        236|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Conv     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Conv     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

