// Seed: 1566983444
module module_0 (
    input uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10
);
  always @(posedge "") begin : LABEL_0
    id_9 = 1;
  end
  wire id_12;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input logic id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7,
    output logic id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input logic id_13,
    input wor id_14,
    input tri1 id_15,
    input supply1 id_16,
    output logic id_17,
    output tri0 id_18,
    input supply0 id_19,
    input tri id_20
);
  always disable id_22;
  assign id_22 = id_3;
  always @(*) begin : LABEL_0
    id_17 <= 1;
    id_8  <= id_13;
  end
  module_0 modCall_1 (
      id_9,
      id_6,
      id_19,
      id_19,
      id_6,
      id_19,
      id_4,
      id_11,
      id_7,
      id_2,
      id_9
  );
  wire id_23;
endmodule
