// Seed: 3219027462
module module_0 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(1),
        .id_5(1 + -1'b0),
        .id_6(1)
    ),
    id_7
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_4++;
  assign id_6 = id_6++;
  assign id_7 = -1;
  assign id_5 = id_5;
  wire [1 : 1] id_8;
  wire [1 'b0 : -1] id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
