From 82fea5543dc3839c2479157dfedab6d14b83a977 Mon Sep 17 00:00:00 2001
From: Junxiao Chang <junxiao.chang@intel.com>
Date: Thu, 6 Jul 2023 15:04:15 +0800
Subject: [PATCH 0062/2351] Revert "drm/i915/xehpsdv: make IRQ reset and
 postinstall multi-tile aware"

This reverts commit f234b347701879e10ad4283f65cf35376ab57c61.
---
 drivers/gpu/drm/i915/i915_irq.c | 28 ++++++++++------------------
 1 file changed, 10 insertions(+), 18 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
index 7cfab1b17259a..7f9d8ac72911e 100644
--- a/drivers/gpu/drm/i915/i915_irq.c
+++ b/drivers/gpu/drm/i915/i915_irq.c
@@ -2854,19 +2854,14 @@ static void dg1_irq_reset(struct drm_i915_private *dev_priv)
 {
 	struct intel_gt *gt = to_gt(dev_priv);
 	struct intel_uncore *uncore = gt->uncore;
-	unsigned int i;
 
 	dg1_master_intr_disable(dev_priv->uncore.regs);
 
-	for_each_gt(gt, dev_priv, i) {
-		gen11_gt_irq_reset(gt);
-
-		uncore = gt->uncore;
-		GEN3_IRQ_RESET(uncore, GEN11_GU_MISC_);
-		GEN3_IRQ_RESET(uncore, GEN8_PCU_);
-	}
-
+	gen11_gt_irq_reset(gt);
 	gen11_display_irq_reset(dev_priv);
+
+	GEN3_IRQ_RESET(uncore, GEN11_GU_MISC_);
+	GEN3_IRQ_RESET(uncore, GEN8_PCU_);
 }
 
 void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv,
@@ -3668,16 +3663,13 @@ static void gen11_irq_postinstall(struct drm_i915_private *dev_priv)
 
 static void dg1_irq_postinstall(struct drm_i915_private *dev_priv)
 {
+	struct intel_gt *gt = to_gt(dev_priv);
+	struct intel_uncore *uncore = gt->uncore;
 	u32 gu_misc_masked = GEN11_GU_MISC_GSE;
-	struct intel_gt *gt;
-	unsigned int i;
 
-	for_each_gt(gt, dev_priv, i) {
-		gen11_gt_irq_postinstall(gt);
+	gen11_gt_irq_postinstall(gt);
 
-		GEN3_IRQ_INIT(gt->uncore, GEN11_GU_MISC_, ~gu_misc_masked,
-			      gu_misc_masked);
-	}
+	GEN3_IRQ_INIT(uncore, GEN11_GU_MISC_, ~gu_misc_masked, gu_misc_masked);
 
 	if (HAS_DISPLAY(dev_priv)) {
 		if (DISPLAY_VER(dev_priv) >= 14)
@@ -3690,8 +3682,8 @@ static void dg1_irq_postinstall(struct drm_i915_private *dev_priv)
 				   GEN11_DISPLAY_IRQ_ENABLE);
 	}
 
-	dg1_master_intr_enable(to_gt(dev_priv)->uncore->regs);
-	intel_uncore_posting_read(to_gt(dev_priv)->uncore, DG1_MSTR_TILE_INTR);
+	dg1_master_intr_enable(uncore->regs);
+	intel_uncore_posting_read(uncore, DG1_MSTR_TILE_INTR);
 }
 
 static void cherryview_irq_postinstall(struct drm_i915_private *dev_priv)
-- 
2.25.1

