/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "../vtr/verilog/LU32PEEng.v:2784.1-2805.10" *)
module LU32PEEng_mult_add(clk, A, B, C, mult_result, add_result);
  (* src = "../vtr/verilog/LU32PEEng.v:2800.1-2804.4" *)
  wire [31:0] _0000_;
  (* src = "../vtr/verilog/LU32PEEng.v:2800.1-2804.4" *)
  wire [31:0] _0001_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3618.2-3621.5" *)
  wire [31:0] _0002_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0003_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0004_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3618.2-3621.5" *)
  wire [31:0] _0005_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0006_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0007_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0008_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0009_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0010_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0011_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0012_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0013_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0014_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0015_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0016_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0017_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0018_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0019_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0020_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0021_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0022_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0023_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0024_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0025_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0026_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0027_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0028_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0029_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0030_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0031_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0032_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0033_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0034_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0035_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0036_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0037_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0038_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0039_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0040_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [7:0] _0041_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0042_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3626.2-3808.5" *)
  wire [23:0] _0043_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0044_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0045_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0046_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0047_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0048_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0049_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0050_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire _0051_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3811.2-3851.5" *)
  wire [24:0] _0052_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0053_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0054_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0055_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3856.2-3958.5" *)
  wire [30:0] _0056_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3820.14-3820.27" *)
  wire [24:0] _0057_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3826.14-3826.27" *)
  wire [24:0] _0058_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3859.17-3859.36" *)
  wire [7:0] _0059_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3717.16-3717.35" *)
  wire _0060_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.7-3819.23" *)
  wire _0061_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3825.12-3825.26" *)
  wire _0062_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3831.12-3831.27" *)
  wire _0063_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3632.7-3632.26" *)
  wire _0064_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3812.7-3812.20" *)
  wire _0065_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.7-3819.13" *)
  wire _0066_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.17-3819.23" *)
  wire _0067_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3831.12-3831.18" *)
  wire _0068_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3637.14-3637.44" *)
  wire [23:0] _0069_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3640.14-3640.44" *)
  wire [23:0] _0070_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3643.14-3643.44" *)
  wire [23:0] _0071_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3646.14-3646.44" *)
  wire [23:0] _0072_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3649.14-3649.44" *)
  wire [23:0] _0073_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3652.14-3652.44" *)
  wire [23:0] _0074_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3655.14-3655.44" *)
  wire [23:0] _0075_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3658.14-3658.44" *)
  wire [23:0] _0076_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3661.14-3661.44" *)
  wire [23:0] _0077_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3664.14-3664.44" *)
  wire [23:0] _0078_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3667.14-3667.44" *)
  wire [23:0] _0079_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3670.14-3670.44" *)
  wire [23:0] _0080_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3673.14-3673.44" *)
  wire [23:0] _0081_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3676.14-3676.44" *)
  wire [23:0] _0082_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3679.14-3679.44" *)
  wire [23:0] _0083_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3682.14-3682.44" *)
  wire [23:0] _0084_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3685.14-3685.44" *)
  wire [23:0] _0085_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3688.14-3688.44" *)
  wire [23:0] _0086_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3691.14-3691.44" *)
  wire [23:0] _0087_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3694.14-3694.44" *)
  wire [23:0] _0088_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3697.14-3697.44" *)
  wire [23:0] _0089_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3700.14-3700.44" *)
  wire [23:0] _0090_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3703.14-3703.44" *)
  wire [23:0] _0091_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3706.14-3706.44" *)
  wire [23:0] _0092_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3709.14-3709.44" *)
  wire [23:0] _0093_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3723.14-3723.44" *)
  wire [23:0] _0094_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3726.14-3726.44" *)
  wire [23:0] _0095_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3729.14-3729.44" *)
  wire [23:0] _0096_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3732.14-3732.44" *)
  wire [23:0] _0097_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3735.14-3735.44" *)
  wire [23:0] _0098_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3738.14-3738.44" *)
  wire [23:0] _0099_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3741.14-3741.44" *)
  wire [23:0] _0100_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3744.14-3744.44" *)
  wire [23:0] _0101_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3747.14-3747.44" *)
  wire [23:0] _0102_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3750.14-3750.44" *)
  wire [23:0] _0103_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3753.14-3753.44" *)
  wire [23:0] _0104_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3756.14-3756.44" *)
  wire [23:0] _0105_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3759.14-3759.44" *)
  wire [23:0] _0106_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3762.14-3762.44" *)
  wire [23:0] _0107_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3765.14-3765.44" *)
  wire [23:0] _0108_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3768.14-3768.44" *)
  wire [23:0] _0109_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3771.14-3771.44" *)
  wire [23:0] _0110_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3774.14-3774.44" *)
  wire [23:0] _0111_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3777.14-3777.44" *)
  wire [23:0] _0112_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3780.14-3780.44" *)
  wire [23:0] _0113_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3783.14-3783.44" *)
  wire [23:0] _0114_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3786.14-3786.44" *)
  wire [23:0] _0115_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3789.14-3789.44" *)
  wire [23:0] _0116_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3792.14-3792.44" *)
  wire [23:0] _0117_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3795.14-3795.44" *)
  wire [23:0] _0118_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3633.11-3633.30" *)
  wire [7:0] _0119_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3718.11-3718.30" *)
  wire [7:0] _0120_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3833.15-3833.28" *)
  wire [24:0] _0121_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3836.15-3836.28" *)
  wire [24:0] _0122_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3844.15-3844.28" *)
  wire [24:0] _0123_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3847.15-3847.28" *)
  wire [24:0] _0124_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3867.17-3867.36" *)
  wire [7:0] _0125_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3871.17-3871.36" *)
  wire [7:0] _0126_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3875.17-3875.36" *)
  wire [7:0] _0127_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3879.17-3879.36" *)
  wire [7:0] _0128_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3883.17-3883.36" *)
  wire [7:0] _0129_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3887.17-3887.36" *)
  wire [7:0] _0130_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3891.17-3891.36" *)
  wire [7:0] _0131_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3895.17-3895.36" *)
  wire [7:0] _0132_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3899.17-3899.36" *)
  wire [7:0] _0133_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3903.17-3903.36" *)
  wire [7:0] _0134_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3907.17-3907.36" *)
  wire [7:0] _0135_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3911.17-3911.36" *)
  wire [7:0] _0136_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3915.17-3915.36" *)
  wire [7:0] _0137_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3919.17-3919.36" *)
  wire [7:0] _0138_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3923.17-3923.36" *)
  wire [7:0] _0139_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3927.17-3927.36" *)
  wire [7:0] _0140_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3931.17-3931.36" *)
  wire [7:0] _0141_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3935.17-3935.36" *)
  wire [7:0] _0142_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3939.17-3939.36" *)
  wire [7:0] _0143_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3943.17-3943.36" *)
  wire [7:0] _0144_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3947.17-3947.36" *)
  wire [7:0] _0145_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3951.17-3951.36" *)
  wire [7:0] _0146_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3955.17-3955.36" *)
  wire [7:0] _0147_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4586.2-4588.5" *)
  wire [31:0] _0148_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4573.60-4573.78" *)
  wire _0149_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4569.33-4569.52" *)
  wire _0150_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4571.33-4571.52" *)
  wire _0151_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4573.47-4573.79" *)
  wire _0152_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5428.62-5430.135|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] _0153_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5429.6-5429.140|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] _0154_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5430.6-5430.132|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] _0155_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5435.48-5435.84|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire _0156_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5438.50-5440.49|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] _0157_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5439.6-5440.48|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] _0158_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5429.6-5429.25|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire _0159_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.30|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [31:0] _0160_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.72|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [31:0] _0161_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.51|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire _0162_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.84|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire _0163_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.51|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire _0164_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.36|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [31:0] _0165_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.23-5390.70|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0166_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5391.23-5391.46|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0167_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.23-5390.35|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0168_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5391.23-5391.35|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0169_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.39-5390.58|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0170_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.39-5390.69|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire _0171_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5022.18-5022.31|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *)
  wire [47:0] _0172_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5072.24-5072.40|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire _0173_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5072.23-5074.50|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire [47:0] _0174_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5073.5-5074.49|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire [47:0] _0175_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5073.6-5073.22|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire _0176_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4804.2-4902.5|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0177_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4907.2-5005.5|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0178_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4804.2-4902.5|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0179_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4907.2-5005.5|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0180_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.20-4798.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0181_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.20-4799.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0182_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4807.16-4807.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0183_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4811.16-4811.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0184_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4815.16-4815.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0185_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4819.16-4819.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0186_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4823.16-4823.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0187_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4827.16-4827.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0188_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4831.16-4831.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0189_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4835.16-4835.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0190_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4839.16-4839.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0191_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4843.16-4843.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0192_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4847.16-4847.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0193_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4851.16-4851.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0194_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4855.16-4855.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0195_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4859.16-4859.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0196_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4863.16-4863.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0197_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4867.16-4867.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0198_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4871.16-4871.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0199_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4875.16-4875.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0200_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4879.16-4879.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0201_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4883.16-4883.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0202_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4887.16-4887.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0203_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4891.16-4891.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0204_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4895.16-4895.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0205_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4910.16-4910.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0206_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4914.16-4914.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0207_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4918.16-4918.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0208_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4922.16-4922.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0209_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4926.16-4926.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0210_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4930.16-4930.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0211_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4934.16-4934.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0212_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4938.16-4938.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0213_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4942.16-4942.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0214_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4946.16-4946.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0215_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4950.16-4950.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0216_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4954.16-4954.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0217_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4958.16-4958.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0218_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4962.16-4962.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0219_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4966.16-4966.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0220_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4970.16-4970.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0221_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4974.16-4974.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0222_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4978.16-4978.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0223_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4982.16-4982.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0224_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4986.16-4986.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0225_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4990.16-4990.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0226_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4994.16-4994.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0227_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4998.16-4998.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0228_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.32-4798.42|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0229_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.32-4799.42|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0230_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4744.17-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0231_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4745.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0232_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4746.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0233_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4747.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0234_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4748.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0235_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4749.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0236_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4750.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0237_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4751.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0238_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4752.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0239_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4753.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0240_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4754.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0241_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4755.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0242_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4756.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0243_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4757.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0244_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4758.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0245_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4759.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0246_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4760.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0247_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4761.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0248_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4762.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0249_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4763.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0250_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4764.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0251_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4765.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0252_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4769.17-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0253_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4770.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0254_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4771.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0255_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4772.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0256_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4773.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0257_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4774.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0258_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4775.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0259_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4776.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0260_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4777.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0261_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4778.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0262_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4779.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0263_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4780.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0264_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4781.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0265_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4782.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0266_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4783.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0267_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4784.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0268_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4785.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0269_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4786.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0270_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4787.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0271_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4788.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0272_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4789.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0273_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4790.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0274_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.20-4798.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0275_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.20-4799.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [31:0] _0276_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4904.19-4904.61|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0277_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5008.19-5008.61|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] _0278_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.20-4648.39|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0279_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.44-4648.63|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0280_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4651.20-4651.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0281_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4652.20-4652.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0282_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.22-4655.41|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0283_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.46-4655.65|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0284_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4658.22-4658.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0285_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4659.22-4659.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0286_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4631.21-4631.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0287_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4632.21-4632.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0288_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4639.21-4639.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0289_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4640.21-4640.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0290_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4651.31-4651.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0291_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4652.31-4652.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0292_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4658.33-4658.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0293_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4659.33-4659.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0294_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.19-4648.64|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0295_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.21-4655.66|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0296_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4642.21-4642.26|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0297_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4643.21-4643.26|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0298_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4631.21-4631.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0299_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4632.21-4632.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0300_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4639.21-4639.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0301_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4640.21-4640.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0302_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4624.17-4624.30|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire _0303_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5310.24-5310.34|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [31:0] _0304_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5351.21-5351.45|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [9:0] _0305_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5303.23-5303.51|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0306_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5303.56-5303.92|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0307_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5304.21-5304.58|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0308_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.43-5326.83|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0309_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.26-5328.7|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0310_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5327.9-5327.46|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0311_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.44|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0312_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0313_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.75|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0314_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5336.26-5336.59|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0315_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5342.22-5345.10|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [31:0] _0316_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5343.6-5344.25|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [31:0] _0317_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5370.22-5370.32|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0318_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5303.23-5303.36|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0319_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5304.36-5304.58|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0320_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.26-5326.36|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0321_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.47-5331.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0322_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5303.22-5303.93|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0323_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5322.23-5322.84|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0324_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5323.26-5323.87|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0325_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.59-5326.82|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0326_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.42-5327.47|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0327_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5327.22-5327.45|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0328_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5348.20-5348.45|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0329_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5348.20-5348.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0330_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.21-5358.77|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0331_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.21-5358.38|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0332_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5322.23-5322.72|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0333_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5323.26-5323.75|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0334_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.41-5358.77|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0335_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5370.22-5370.32|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0336_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5342.22-5345.10|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [31:0] _0337_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5343.6-5344.25|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [31:0] _0338_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5303.72-5303.91|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0339_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5304.38-5304.57|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire _0340_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5120.3-5250.5|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0341_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5120.3-5250.5|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0342_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5111.20-5111.64|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0343_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.32-5258.115|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0344_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5115.27-5115.110|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [31:0] _0345_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5261.21-5261.46|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [31:0] _0346_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5111.31-5111.44|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0347_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5101.22-5101.34|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [9:0] _0348_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5107.20-5107.53|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0349_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.22-5258.116|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0350_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.42-5258.115|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire _0351_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5123.17-5123.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0352_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5127.17-5127.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0353_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5131.17-5131.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0354_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5135.17-5135.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0355_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5139.17-5139.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0356_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5143.17-5143.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0357_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5147.17-5147.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0358_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5151.17-5151.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0359_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5155.17-5155.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0360_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5159.17-5159.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0361_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5163.17-5163.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0362_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5167.17-5167.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0363_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5171.17-5171.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0364_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5175.17-5175.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0365_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5179.17-5179.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0366_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5183.17-5183.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0367_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5187.17-5187.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0368_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5191.17-5191.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0369_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5195.17-5195.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0370_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5199.17-5199.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0371_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5203.17-5203.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0372_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5207.17-5207.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0373_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5211.17-5211.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0374_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5215.17-5215.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0375_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5219.17-5219.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0376_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5223.17-5223.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0377_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5227.17-5227.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0378_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5231.17-5231.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0379_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5235.17-5235.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0380_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5239.17-5239.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0381_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5243.17-5243.37|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0382_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5115.27-5115.110|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [31:0] _0383_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5254.22-5254.52|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] _0384_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5261.21-5261.46|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [31:0] _0385_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4688.24-4688.39|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0386_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.26-4694.75|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0387_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.37-4694.63|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0388_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.67-4694.74|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0389_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.36-4694.74|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0390_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4698.57-4698.72|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0391_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.37|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0392_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.46|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0393_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.57|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0394_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4717.28-4717.47|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0395_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4717.28-4717.56|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0396_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4696.58-4696.150|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] _0397_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4698.56-4700.81|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] _0398_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4699.5-4700.80|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] _0399_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4700.5-4700.52|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] _0400_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4715.47-4715.135|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0401_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4715.24-4715.136|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire _0402_;
  wire [23:0] _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire [23:0] _0428_;
  wire _0429_;
  wire [23:0] _0430_;
  wire _0431_;
  wire [7:0] _0432_;
  wire _0433_;
  wire [23:0] _0434_;
  wire _0435_;
  wire [23:0] _0436_;
  wire _0437_;
  wire [23:0] _0438_;
  wire _0439_;
  wire [7:0] _0440_;
  wire _0441_;
  wire [7:0] _0442_;
  wire _0443_;
  wire [23:0] _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire [23:0] _0469_;
  wire _0470_;
  wire [7:0] _0471_;
  wire _0472_;
  wire [23:0] _0473_;
  wire _0474_;
  wire [23:0] _0475_;
  wire _0476_;
  wire [7:0] _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire [24:0] _0487_;
  wire _0488_;
  wire [24:0] _0489_;
  wire _0490_;
  wire [24:0] _0491_;
  wire _0492_;
  wire [24:0] _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire [24:0] _0503_;
  wire _0504_;
  wire [24:0] _0505_;
  wire _0506_;
  wire [24:0] _0507_;
  wire _0508_;
  wire [24:0] _0509_;
  wire _0510_;
  wire [24:0] _0511_;
  wire _0512_;
  wire [24:0] _0513_;
  wire _0514_;
  wire [24:0] _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire [24:0] _0527_;
  wire _0528_;
  wire [24:0] _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire [24:0] _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire [7:0] _0537_;
  wire _0538_;
  wire [7:0] _0539_;
  wire _0540_;
  wire [7:0] _0541_;
  wire _0542_;
  wire [7:0] _0543_;
  wire _0544_;
  wire [7:0] _0545_;
  wire _0546_;
  wire [7:0] _0547_;
  wire _0548_;
  wire [7:0] _0549_;
  wire _0550_;
  wire [7:0] _0551_;
  wire _0552_;
  wire [7:0] _0553_;
  wire _0554_;
  wire [7:0] _0555_;
  wire _0556_;
  wire [7:0] _0557_;
  wire _0558_;
  wire [7:0] _0559_;
  wire _0560_;
  wire [7:0] _0561_;
  wire _0562_;
  wire [7:0] _0563_;
  wire _0564_;
  wire [7:0] _0565_;
  wire _0566_;
  wire [7:0] _0567_;
  wire _0568_;
  wire [7:0] _0569_;
  wire _0570_;
  wire [7:0] _0571_;
  wire _0572_;
  wire [7:0] _0573_;
  wire _0574_;
  wire [7:0] _0575_;
  wire _0576_;
  wire [7:0] _0577_;
  wire _0578_;
  wire [7:0] _0579_;
  wire _0580_;
  wire [7:0] _0581_;
  wire _0582_;
  wire [7:0] _0583_;
  wire _0584_;
  wire [22:0] _0585_;
  wire _0586_;
  wire [22:0] _0587_;
  wire _0588_;
  wire [22:0] _0589_;
  wire _0590_;
  wire [22:0] _0591_;
  wire _0592_;
  wire [22:0] _0593_;
  wire _0594_;
  wire [22:0] _0595_;
  wire _0596_;
  wire [22:0] _0597_;
  wire _0598_;
  wire [22:0] _0599_;
  wire _0600_;
  wire [22:0] _0601_;
  wire _0602_;
  wire [22:0] _0603_;
  wire _0604_;
  wire [22:0] _0605_;
  wire _0606_;
  wire [22:0] _0607_;
  wire _0608_;
  wire [22:0] _0609_;
  wire _0610_;
  wire [22:0] _0611_;
  wire _0612_;
  wire [22:0] _0613_;
  wire _0614_;
  wire [22:0] _0615_;
  wire _0616_;
  wire [22:0] _0617_;
  wire _0618_;
  wire [22:0] _0619_;
  wire _0620_;
  wire [22:0] _0621_;
  wire _0622_;
  wire [22:0] _0623_;
  wire _0624_;
  wire [22:0] _0625_;
  wire _0626_;
  wire [22:0] _0627_;
  wire _0628_;
  wire [22:0] _0629_;
  wire _0630_;
  wire [22:0] _0631_;
  wire _0632_;
  wire [7:0] _0633_;
  wire _0634_;
  wire [7:0] _0635_;
  wire _0636_;
  wire [7:0] _0637_;
  wire _0638_;
  wire [7:0] _0639_;
  wire _0640_;
  wire [7:0] _0641_;
  wire _0642_;
  wire [7:0] _0643_;
  wire _0644_;
  wire [7:0] _0645_;
  wire _0646_;
  wire [7:0] _0647_;
  wire _0648_;
  wire [7:0] _0649_;
  wire _0650_;
  wire [7:0] _0651_;
  wire _0652_;
  wire [7:0] _0653_;
  wire _0654_;
  wire [7:0] _0655_;
  wire _0656_;
  wire [7:0] _0657_;
  wire _0658_;
  wire [7:0] _0659_;
  wire _0660_;
  wire [7:0] _0661_;
  wire _0662_;
  wire [7:0] _0663_;
  wire _0664_;
  wire [7:0] _0665_;
  wire _0666_;
  wire [7:0] _0667_;
  wire _0668_;
  wire [7:0] _0669_;
  wire _0670_;
  wire [7:0] _0671_;
  wire _0672_;
  wire [7:0] _0673_;
  wire _0674_;
  wire [7:0] _0675_;
  wire _0676_;
  wire [7:0] _0677_;
  wire _0678_;
  wire [22:0] _0679_;
  wire _0680_;
  wire [22:0] _0681_;
  wire _0682_;
  wire [22:0] _0683_;
  wire _0684_;
  wire [22:0] _0685_;
  wire _0686_;
  wire [22:0] _0687_;
  wire _0688_;
  wire [22:0] _0689_;
  wire _0690_;
  wire [22:0] _0691_;
  wire _0692_;
  wire [22:0] _0693_;
  wire _0694_;
  wire [22:0] _0695_;
  wire _0696_;
  wire [22:0] _0697_;
  wire _0698_;
  wire [22:0] _0699_;
  wire _0700_;
  wire [22:0] _0701_;
  wire _0702_;
  wire [22:0] _0703_;
  wire _0704_;
  wire [22:0] _0705_;
  wire _0706_;
  wire [22:0] _0707_;
  wire _0708_;
  wire [22:0] _0709_;
  wire _0710_;
  wire [22:0] _0711_;
  wire _0712_;
  wire [22:0] _0713_;
  wire _0714_;
  wire [22:0] _0715_;
  wire _0716_;
  wire [22:0] _0717_;
  wire _0718_;
  wire [22:0] _0719_;
  wire _0720_;
  wire [22:0] _0721_;
  wire _0722_;
  wire [22:0] _0723_;
  wire _0724_;
  wire [7:0] _0725_;
  wire _0726_;
  wire [7:0] _0727_;
  wire _0728_;
  wire [7:0] _0729_;
  wire _0730_;
  wire [7:0] _0731_;
  wire _0732_;
  wire [7:0] _0733_;
  wire _0734_;
  wire [7:0] _0735_;
  wire _0736_;
  wire [7:0] _0737_;
  wire _0738_;
  wire [7:0] _0739_;
  wire _0740_;
  wire [7:0] _0741_;
  wire _0742_;
  wire [7:0] _0743_;
  wire _0744_;
  wire [7:0] _0745_;
  wire _0746_;
  wire [7:0] _0747_;
  wire _0748_;
  wire [7:0] _0749_;
  wire _0750_;
  wire [7:0] _0751_;
  wire _0752_;
  wire [7:0] _0753_;
  wire _0754_;
  wire [7:0] _0755_;
  wire _0756_;
  wire [7:0] _0757_;
  wire _0758_;
  wire [7:0] _0759_;
  wire _0760_;
  wire [7:0] _0761_;
  wire _0762_;
  wire [7:0] _0763_;
  wire _0764_;
  wire [7:0] _0765_;
  wire _0766_;
  wire [7:0] _0767_;
  wire _0768_;
  wire [22:0] _0769_;
  wire _0770_;
  wire [22:0] _0771_;
  wire _0772_;
  wire [22:0] _0773_;
  wire _0774_;
  wire [22:0] _0775_;
  wire _0776_;
  wire [22:0] _0777_;
  wire _0778_;
  wire [22:0] _0779_;
  wire _0780_;
  wire [22:0] _0781_;
  wire _0782_;
  wire [22:0] _0783_;
  wire _0784_;
  wire [22:0] _0785_;
  wire _0786_;
  wire [22:0] _0787_;
  wire _0788_;
  wire [22:0] _0789_;
  wire _0790_;
  wire [22:0] _0791_;
  wire _0792_;
  wire [22:0] _0793_;
  wire _0794_;
  wire [22:0] _0795_;
  wire _0796_;
  wire [22:0] _0797_;
  wire _0798_;
  wire [22:0] _0799_;
  wire _0800_;
  wire [22:0] _0801_;
  wire _0802_;
  wire [22:0] _0803_;
  wire _0804_;
  wire [22:0] _0805_;
  wire _0806_;
  wire [22:0] _0807_;
  wire _0808_;
  wire [22:0] _0809_;
  wire _0810_;
  wire [22:0] _0811_;
  wire _0812_;
  wire [7:0] _0813_;
  wire _0814_;
  wire [7:0] _0815_;
  wire _0816_;
  wire [7:0] _0817_;
  wire _0818_;
  wire [7:0] _0819_;
  wire _0820_;
  wire [7:0] _0821_;
  wire _0822_;
  wire [7:0] _0823_;
  wire _0824_;
  wire [7:0] _0825_;
  wire _0826_;
  wire [7:0] _0827_;
  wire _0828_;
  wire [7:0] _0829_;
  wire _0830_;
  wire [7:0] _0831_;
  wire _0832_;
  wire [7:0] _0833_;
  wire _0834_;
  wire [7:0] _0835_;
  wire _0836_;
  wire [7:0] _0837_;
  wire _0838_;
  wire [7:0] _0839_;
  wire _0840_;
  wire [7:0] _0841_;
  wire _0842_;
  wire [7:0] _0843_;
  wire _0844_;
  wire [7:0] _0845_;
  wire _0846_;
  wire [7:0] _0847_;
  wire _0848_;
  wire [7:0] _0849_;
  wire _0850_;
  wire [7:0] _0851_;
  wire _0852_;
  wire [7:0] _0853_;
  wire _0854_;
  wire [22:0] _0855_;
  wire _0856_;
  wire [22:0] _0857_;
  wire _0858_;
  wire [22:0] _0859_;
  wire _0860_;
  wire [22:0] _0861_;
  wire _0862_;
  wire [22:0] _0863_;
  wire _0864_;
  wire [22:0] _0865_;
  wire _0866_;
  wire [22:0] _0867_;
  wire _0868_;
  wire [22:0] _0869_;
  wire _0870_;
  wire [22:0] _0871_;
  wire _0872_;
  wire [22:0] _0873_;
  wire _0874_;
  wire [22:0] _0875_;
  wire _0876_;
  wire [22:0] _0877_;
  wire _0878_;
  wire [22:0] _0879_;
  wire _0880_;
  wire [22:0] _0881_;
  wire _0882_;
  wire [22:0] _0883_;
  wire _0884_;
  wire [22:0] _0885_;
  wire _0886_;
  wire [22:0] _0887_;
  wire _0888_;
  wire [22:0] _0889_;
  wire _0890_;
  wire [22:0] _0891_;
  wire _0892_;
  wire [22:0] _0893_;
  wire _0894_;
  wire [22:0] _0895_;
  wire _0896_;
  wire [7:0] _0897_;
  wire _0898_;
  wire [7:0] _0899_;
  wire _0900_;
  wire [7:0] _0901_;
  wire _0902_;
  wire [7:0] _0903_;
  wire _0904_;
  wire [7:0] _0905_;
  wire _0906_;
  wire [7:0] _0907_;
  wire _0908_;
  wire [7:0] _0909_;
  wire _0910_;
  wire [7:0] _0911_;
  wire _0912_;
  wire [7:0] _0913_;
  wire _0914_;
  wire [7:0] _0915_;
  wire _0916_;
  wire [7:0] _0917_;
  wire _0918_;
  wire [7:0] _0919_;
  wire _0920_;
  wire [7:0] _0921_;
  wire _0922_;
  wire [7:0] _0923_;
  wire _0924_;
  wire [7:0] _0925_;
  wire _0926_;
  wire [7:0] _0927_;
  wire _0928_;
  wire [7:0] _0929_;
  wire _0930_;
  wire [7:0] _0931_;
  wire _0932_;
  wire [7:0] _0933_;
  wire _0934_;
  wire [7:0] _0935_;
  wire _0936_;
  wire [22:0] _0937_;
  wire _0938_;
  wire [22:0] _0939_;
  wire _0940_;
  wire [22:0] _0941_;
  wire _0942_;
  wire [22:0] _0943_;
  wire _0944_;
  wire [22:0] _0945_;
  wire _0946_;
  wire [22:0] _0947_;
  wire _0948_;
  wire [22:0] _0949_;
  wire _0950_;
  wire [22:0] _0951_;
  wire _0952_;
  wire [22:0] _0953_;
  wire _0954_;
  wire [22:0] _0955_;
  wire _0956_;
  wire [22:0] _0957_;
  wire _0958_;
  wire [22:0] _0959_;
  wire _0960_;
  wire [22:0] _0961_;
  wire _0962_;
  wire [22:0] _0963_;
  wire _0964_;
  wire [22:0] _0965_;
  wire _0966_;
  wire [22:0] _0967_;
  wire _0968_;
  wire [22:0] _0969_;
  wire _0970_;
  wire [22:0] _0971_;
  wire _0972_;
  wire [22:0] _0973_;
  wire _0974_;
  wire [22:0] _0975_;
  wire _0976_;
  wire [7:0] _0977_;
  wire _0978_;
  wire [7:0] _0979_;
  wire _0980_;
  wire [7:0] _0981_;
  wire _0982_;
  wire [7:0] _0983_;
  wire _0984_;
  wire [7:0] _0985_;
  wire _0986_;
  wire [7:0] _0987_;
  wire _0988_;
  wire [7:0] _0989_;
  wire _0990_;
  wire [7:0] _0991_;
  wire _0992_;
  wire [7:0] _0993_;
  wire _0994_;
  wire [7:0] _0995_;
  wire _0996_;
  wire [7:0] _0997_;
  wire _0998_;
  wire [7:0] _0999_;
  wire _1000_;
  wire [7:0] _1001_;
  wire _1002_;
  wire [7:0] _1003_;
  wire _1004_;
  wire [7:0] _1005_;
  wire _1006_;
  wire [7:0] _1007_;
  wire _1008_;
  wire [7:0] _1009_;
  wire _1010_;
  wire [7:0] _1011_;
  wire _1012_;
  wire [7:0] _1013_;
  wire _1014_;
  wire [22:0] _1015_;
  wire _1016_;
  wire [22:0] _1017_;
  wire _1018_;
  wire [22:0] _1019_;
  wire _1020_;
  wire [22:0] _1021_;
  wire _1022_;
  wire [22:0] _1023_;
  wire _1024_;
  wire [22:0] _1025_;
  wire _1026_;
  wire [22:0] _1027_;
  wire _1028_;
  wire [22:0] _1029_;
  wire _1030_;
  wire [22:0] _1031_;
  wire _1032_;
  wire [22:0] _1033_;
  wire _1034_;
  wire [22:0] _1035_;
  wire _1036_;
  wire [22:0] _1037_;
  wire _1038_;
  wire [22:0] _1039_;
  wire _1040_;
  wire [22:0] _1041_;
  wire _1042_;
  wire [22:0] _1043_;
  wire _1044_;
  wire [22:0] _1045_;
  wire _1046_;
  wire [22:0] _1047_;
  wire _1048_;
  wire [22:0] _1049_;
  wire _1050_;
  wire [22:0] _1051_;
  wire _1052_;
  wire [7:0] _1053_;
  wire _1054_;
  wire [7:0] _1055_;
  wire _1056_;
  wire [7:0] _1057_;
  wire _1058_;
  wire [7:0] _1059_;
  wire _1060_;
  wire [7:0] _1061_;
  wire _1062_;
  wire [7:0] _1063_;
  wire _1064_;
  wire [7:0] _1065_;
  wire _1066_;
  wire [7:0] _1067_;
  wire _1068_;
  wire [7:0] _1069_;
  wire _1070_;
  wire [7:0] _1071_;
  wire _1072_;
  wire [7:0] _1073_;
  wire _1074_;
  wire [7:0] _1075_;
  wire _1076_;
  wire [7:0] _1077_;
  wire _1078_;
  wire [7:0] _1079_;
  wire _1080_;
  wire [7:0] _1081_;
  wire _1082_;
  wire [7:0] _1083_;
  wire _1084_;
  wire [7:0] _1085_;
  wire _1086_;
  wire [7:0] _1087_;
  wire _1088_;
  wire [22:0] _1089_;
  wire _1090_;
  wire [22:0] _1091_;
  wire _1092_;
  wire [22:0] _1093_;
  wire _1094_;
  wire [22:0] _1095_;
  wire _1096_;
  wire [22:0] _1097_;
  wire _1098_;
  wire [22:0] _1099_;
  wire _1100_;
  wire [22:0] _1101_;
  wire _1102_;
  wire [22:0] _1103_;
  wire _1104_;
  wire [22:0] _1105_;
  wire _1106_;
  wire [22:0] _1107_;
  wire _1108_;
  wire [22:0] _1109_;
  wire _1110_;
  wire [22:0] _1111_;
  wire _1112_;
  wire [22:0] _1113_;
  wire _1114_;
  wire [22:0] _1115_;
  wire _1116_;
  wire [22:0] _1117_;
  wire _1118_;
  wire [22:0] _1119_;
  wire _1120_;
  wire [22:0] _1121_;
  wire _1122_;
  wire [22:0] _1123_;
  wire _1124_;
  wire [7:0] _1125_;
  wire _1126_;
  wire [7:0] _1127_;
  wire _1128_;
  wire [7:0] _1129_;
  wire _1130_;
  wire [7:0] _1131_;
  wire _1132_;
  wire [7:0] _1133_;
  wire _1134_;
  wire [7:0] _1135_;
  wire _1136_;
  wire [7:0] _1137_;
  wire _1138_;
  wire [7:0] _1139_;
  wire _1140_;
  wire [7:0] _1141_;
  wire _1142_;
  wire [7:0] _1143_;
  wire _1144_;
  wire [7:0] _1145_;
  wire _1146_;
  wire [7:0] _1147_;
  wire _1148_;
  wire [7:0] _1149_;
  wire _1150_;
  wire [7:0] _1151_;
  wire _1152_;
  wire [7:0] _1153_;
  wire _1154_;
  wire [7:0] _1155_;
  wire _1156_;
  wire [7:0] _1157_;
  wire _1158_;
  wire [22:0] _1159_;
  wire _1160_;
  wire [22:0] _1161_;
  wire _1162_;
  wire [22:0] _1163_;
  wire _1164_;
  wire [22:0] _1165_;
  wire _1166_;
  wire [22:0] _1167_;
  wire _1168_;
  wire [22:0] _1169_;
  wire _1170_;
  wire [22:0] _1171_;
  wire _1172_;
  wire [22:0] _1173_;
  wire _1174_;
  wire [22:0] _1175_;
  wire _1176_;
  wire [22:0] _1177_;
  wire _1178_;
  wire [22:0] _1179_;
  wire _1180_;
  wire [22:0] _1181_;
  wire _1182_;
  wire [22:0] _1183_;
  wire _1184_;
  wire [22:0] _1185_;
  wire _1186_;
  wire [22:0] _1187_;
  wire _1188_;
  wire [22:0] _1189_;
  wire _1190_;
  wire [22:0] _1191_;
  wire _1192_;
  wire [7:0] _1193_;
  wire _1194_;
  wire [7:0] _1195_;
  wire _1196_;
  wire [7:0] _1197_;
  wire _1198_;
  wire [7:0] _1199_;
  wire _1200_;
  wire [7:0] _1201_;
  wire _1202_;
  wire [7:0] _1203_;
  wire _1204_;
  wire [7:0] _1205_;
  wire _1206_;
  wire [7:0] _1207_;
  wire _1208_;
  wire [7:0] _1209_;
  wire _1210_;
  wire [7:0] _1211_;
  wire _1212_;
  wire [7:0] _1213_;
  wire _1214_;
  wire [7:0] _1215_;
  wire _1216_;
  wire [7:0] _1217_;
  wire _1218_;
  wire [7:0] _1219_;
  wire _1220_;
  wire [7:0] _1221_;
  wire _1222_;
  wire [7:0] _1223_;
  wire _1224_;
  wire [22:0] _1225_;
  wire _1226_;
  wire [22:0] _1227_;
  wire _1228_;
  wire [22:0] _1229_;
  wire _1230_;
  wire [22:0] _1231_;
  wire _1232_;
  wire [22:0] _1233_;
  wire _1234_;
  wire [22:0] _1235_;
  wire _1236_;
  wire [22:0] _1237_;
  wire _1238_;
  wire [22:0] _1239_;
  wire _1240_;
  wire [22:0] _1241_;
  wire _1242_;
  wire [22:0] _1243_;
  wire _1244_;
  wire [22:0] _1245_;
  wire _1246_;
  wire [22:0] _1247_;
  wire _1248_;
  wire [22:0] _1249_;
  wire _1250_;
  wire [22:0] _1251_;
  wire _1252_;
  wire [22:0] _1253_;
  wire _1254_;
  wire [22:0] _1255_;
  wire _1256_;
  wire [7:0] _1257_;
  wire _1258_;
  wire [7:0] _1259_;
  wire _1260_;
  wire [7:0] _1261_;
  wire _1262_;
  wire [7:0] _1263_;
  wire _1264_;
  wire [7:0] _1265_;
  wire _1266_;
  wire [7:0] _1267_;
  wire _1268_;
  wire [7:0] _1269_;
  wire _1270_;
  wire [7:0] _1271_;
  wire _1272_;
  wire [7:0] _1273_;
  wire _1274_;
  wire [7:0] _1275_;
  wire _1276_;
  wire [7:0] _1277_;
  wire _1278_;
  wire [7:0] _1279_;
  wire _1280_;
  wire [7:0] _1281_;
  wire _1282_;
  wire [7:0] _1283_;
  wire _1284_;
  wire [7:0] _1285_;
  wire _1286_;
  wire [22:0] _1287_;
  wire _1288_;
  wire [22:0] _1289_;
  wire _1290_;
  wire [22:0] _1291_;
  wire _1292_;
  wire [22:0] _1293_;
  wire _1294_;
  wire [22:0] _1295_;
  wire _1296_;
  wire [22:0] _1297_;
  wire _1298_;
  wire [22:0] _1299_;
  wire _1300_;
  wire [22:0] _1301_;
  wire _1302_;
  wire [22:0] _1303_;
  wire _1304_;
  wire [22:0] _1305_;
  wire _1306_;
  wire [22:0] _1307_;
  wire _1308_;
  wire [22:0] _1309_;
  wire _1310_;
  wire [22:0] _1311_;
  wire _1312_;
  wire [22:0] _1313_;
  wire _1314_;
  wire [22:0] _1315_;
  wire _1316_;
  wire [7:0] _1317_;
  wire _1318_;
  wire [7:0] _1319_;
  wire _1320_;
  wire [7:0] _1321_;
  wire _1322_;
  wire [7:0] _1323_;
  wire _1324_;
  wire [7:0] _1325_;
  wire _1326_;
  wire [7:0] _1327_;
  wire _1328_;
  wire [7:0] _1329_;
  wire _1330_;
  wire [7:0] _1331_;
  wire _1332_;
  wire [7:0] _1333_;
  wire _1334_;
  wire [7:0] _1335_;
  wire _1336_;
  wire [7:0] _1337_;
  wire _1338_;
  wire [7:0] _1339_;
  wire _1340_;
  wire [7:0] _1341_;
  wire _1342_;
  wire [7:0] _1343_;
  wire _1344_;
  wire [22:0] _1345_;
  wire _1346_;
  wire [22:0] _1347_;
  wire _1348_;
  wire [22:0] _1349_;
  wire _1350_;
  wire [22:0] _1351_;
  wire _1352_;
  wire [22:0] _1353_;
  wire _1354_;
  wire [22:0] _1355_;
  wire _1356_;
  wire [22:0] _1357_;
  wire _1358_;
  wire [22:0] _1359_;
  wire _1360_;
  wire [22:0] _1361_;
  wire _1362_;
  wire [22:0] _1363_;
  wire _1364_;
  wire [22:0] _1365_;
  wire _1366_;
  wire [22:0] _1367_;
  wire _1368_;
  wire [22:0] _1369_;
  wire _1370_;
  wire [22:0] _1371_;
  wire _1372_;
  wire [7:0] _1373_;
  wire _1374_;
  wire [7:0] _1375_;
  wire _1376_;
  wire [7:0] _1377_;
  wire _1378_;
  wire [7:0] _1379_;
  wire _1380_;
  wire [7:0] _1381_;
  wire _1382_;
  wire [7:0] _1383_;
  wire _1384_;
  wire [7:0] _1385_;
  wire _1386_;
  wire [7:0] _1387_;
  wire _1388_;
  wire [7:0] _1389_;
  wire _1390_;
  wire [7:0] _1391_;
  wire _1392_;
  wire [7:0] _1393_;
  wire _1394_;
  wire [7:0] _1395_;
  wire _1396_;
  wire [7:0] _1397_;
  wire _1398_;
  wire [22:0] _1399_;
  wire _1400_;
  wire [22:0] _1401_;
  wire _1402_;
  wire [22:0] _1403_;
  wire _1404_;
  wire [22:0] _1405_;
  wire _1406_;
  wire [22:0] _1407_;
  wire _1408_;
  wire [22:0] _1409_;
  wire _1410_;
  wire [22:0] _1411_;
  wire _1412_;
  wire [22:0] _1413_;
  wire _1414_;
  wire [22:0] _1415_;
  wire _1416_;
  wire [22:0] _1417_;
  wire _1418_;
  wire [22:0] _1419_;
  wire _1420_;
  wire [22:0] _1421_;
  wire _1422_;
  wire [22:0] _1423_;
  wire _1424_;
  wire [7:0] _1425_;
  wire _1426_;
  wire [7:0] _1427_;
  wire _1428_;
  wire [7:0] _1429_;
  wire _1430_;
  wire [7:0] _1431_;
  wire _1432_;
  wire [7:0] _1433_;
  wire _1434_;
  wire [7:0] _1435_;
  wire _1436_;
  wire [7:0] _1437_;
  wire _1438_;
  wire [7:0] _1439_;
  wire _1440_;
  wire [7:0] _1441_;
  wire _1442_;
  wire [7:0] _1443_;
  wire _1444_;
  wire [7:0] _1445_;
  wire _1446_;
  wire [7:0] _1447_;
  wire _1448_;
  wire [22:0] _1449_;
  wire _1450_;
  wire [22:0] _1451_;
  wire _1452_;
  wire [22:0] _1453_;
  wire _1454_;
  wire [22:0] _1455_;
  wire _1456_;
  wire [22:0] _1457_;
  wire _1458_;
  wire [22:0] _1459_;
  wire _1460_;
  wire [22:0] _1461_;
  wire _1462_;
  wire [22:0] _1463_;
  wire _1464_;
  wire [22:0] _1465_;
  wire _1466_;
  wire [22:0] _1467_;
  wire _1468_;
  wire [22:0] _1469_;
  wire _1470_;
  wire [22:0] _1471_;
  wire _1472_;
  wire [7:0] _1473_;
  wire _1474_;
  wire [7:0] _1475_;
  wire _1476_;
  wire [7:0] _1477_;
  wire _1478_;
  wire [7:0] _1479_;
  wire _1480_;
  wire [7:0] _1481_;
  wire _1482_;
  wire [7:0] _1483_;
  wire _1484_;
  wire [7:0] _1485_;
  wire _1486_;
  wire [7:0] _1487_;
  wire _1488_;
  wire [7:0] _1489_;
  wire _1490_;
  wire [7:0] _1491_;
  wire _1492_;
  wire [7:0] _1493_;
  wire _1494_;
  wire [22:0] _1495_;
  wire _1496_;
  wire [22:0] _1497_;
  wire _1498_;
  wire [22:0] _1499_;
  wire _1500_;
  wire [22:0] _1501_;
  wire _1502_;
  wire [22:0] _1503_;
  wire _1504_;
  wire [22:0] _1505_;
  wire _1506_;
  wire [22:0] _1507_;
  wire _1508_;
  wire [22:0] _1509_;
  wire _1510_;
  wire [22:0] _1511_;
  wire _1512_;
  wire [22:0] _1513_;
  wire _1514_;
  wire [22:0] _1515_;
  wire _1516_;
  wire [7:0] _1517_;
  wire _1518_;
  wire [7:0] _1519_;
  wire _1520_;
  wire [7:0] _1521_;
  wire _1522_;
  wire [7:0] _1523_;
  wire _1524_;
  wire [7:0] _1525_;
  wire _1526_;
  wire [7:0] _1527_;
  wire _1528_;
  wire [7:0] _1529_;
  wire _1530_;
  wire [7:0] _1531_;
  wire _1532_;
  wire [7:0] _1533_;
  wire _1534_;
  wire [7:0] _1535_;
  wire _1536_;
  wire [22:0] _1537_;
  wire _1538_;
  wire [22:0] _1539_;
  wire _1540_;
  wire [22:0] _1541_;
  wire _1542_;
  wire [22:0] _1543_;
  wire _1544_;
  wire [22:0] _1545_;
  wire _1546_;
  wire [22:0] _1547_;
  wire _1548_;
  wire [22:0] _1549_;
  wire _1550_;
  wire [22:0] _1551_;
  wire _1552_;
  wire [22:0] _1553_;
  wire _1554_;
  wire [22:0] _1555_;
  wire _1556_;
  wire [7:0] _1557_;
  wire _1558_;
  wire [7:0] _1559_;
  wire _1560_;
  wire [7:0] _1561_;
  wire _1562_;
  wire [7:0] _1563_;
  wire _1564_;
  wire [7:0] _1565_;
  wire _1566_;
  wire [7:0] _1567_;
  wire _1568_;
  wire [7:0] _1569_;
  wire _1570_;
  wire [7:0] _1571_;
  wire _1572_;
  wire [7:0] _1573_;
  wire _1574_;
  wire [22:0] _1575_;
  wire _1576_;
  wire [22:0] _1577_;
  wire _1578_;
  wire [22:0] _1579_;
  wire _1580_;
  wire [22:0] _1581_;
  wire _1582_;
  wire [22:0] _1583_;
  wire _1584_;
  wire [22:0] _1585_;
  wire _1586_;
  wire [22:0] _1587_;
  wire _1588_;
  wire [22:0] _1589_;
  wire _1590_;
  wire [22:0] _1591_;
  wire _1592_;
  wire [7:0] _1593_;
  wire _1594_;
  wire [7:0] _1595_;
  wire _1596_;
  wire [7:0] _1597_;
  wire _1598_;
  wire [7:0] _1599_;
  wire _1600_;
  wire [7:0] _1601_;
  wire _1602_;
  wire [7:0] _1603_;
  wire _1604_;
  wire [7:0] _1605_;
  wire _1606_;
  wire [7:0] _1607_;
  wire _1608_;
  wire [22:0] _1609_;
  wire _1610_;
  wire [22:0] _1611_;
  wire _1612_;
  wire [22:0] _1613_;
  wire _1614_;
  wire [22:0] _1615_;
  wire _1616_;
  wire [22:0] _1617_;
  wire _1618_;
  wire [22:0] _1619_;
  wire _1620_;
  wire [22:0] _1621_;
  wire _1622_;
  wire [22:0] _1623_;
  wire _1624_;
  wire [7:0] _1625_;
  wire _1626_;
  wire [7:0] _1627_;
  wire _1628_;
  wire [7:0] _1629_;
  wire _1630_;
  wire [7:0] _1631_;
  wire _1632_;
  wire [7:0] _1633_;
  wire _1634_;
  wire [7:0] _1635_;
  wire _1636_;
  wire [7:0] _1637_;
  wire _1638_;
  wire [22:0] _1639_;
  wire _1640_;
  wire [22:0] _1641_;
  wire _1642_;
  wire [22:0] _1643_;
  wire _1644_;
  wire [22:0] _1645_;
  wire _1646_;
  wire [22:0] _1647_;
  wire _1648_;
  wire [22:0] _1649_;
  wire _1650_;
  wire [22:0] _1651_;
  wire _1652_;
  wire [7:0] _1653_;
  wire _1654_;
  wire [7:0] _1655_;
  wire _1656_;
  wire [7:0] _1657_;
  wire _1658_;
  wire [7:0] _1659_;
  wire _1660_;
  wire [7:0] _1661_;
  wire _1662_;
  wire [7:0] _1663_;
  wire _1664_;
  wire [22:0] _1665_;
  wire _1666_;
  wire [22:0] _1667_;
  wire _1668_;
  wire [22:0] _1669_;
  wire _1670_;
  wire [22:0] _1671_;
  wire _1672_;
  wire [22:0] _1673_;
  wire _1674_;
  wire [22:0] _1675_;
  wire _1676_;
  wire [7:0] _1677_;
  wire _1678_;
  wire [7:0] _1679_;
  wire _1680_;
  wire [7:0] _1681_;
  wire _1682_;
  wire [7:0] _1683_;
  wire _1684_;
  wire [7:0] _1685_;
  wire _1686_;
  wire [22:0] _1687_;
  wire _1688_;
  wire [22:0] _1689_;
  wire _1690_;
  wire [22:0] _1691_;
  wire _1692_;
  wire [22:0] _1693_;
  wire _1694_;
  wire [22:0] _1695_;
  wire _1696_;
  wire [7:0] _1697_;
  wire _1698_;
  wire [7:0] _1699_;
  wire _1700_;
  wire [7:0] _1701_;
  wire _1702_;
  wire [7:0] _1703_;
  wire _1704_;
  wire [22:0] _1705_;
  wire _1706_;
  wire [22:0] _1707_;
  wire _1708_;
  wire [22:0] _1709_;
  wire _1710_;
  wire [22:0] _1711_;
  wire _1712_;
  wire [7:0] _1713_;
  wire _1714_;
  wire [7:0] _1715_;
  wire _1716_;
  wire [7:0] _1717_;
  wire _1718_;
  wire [22:0] _1719_;
  wire _1720_;
  wire [22:0] _1721_;
  wire _1722_;
  wire [22:0] _1723_;
  wire _1724_;
  wire [7:0] _1725_;
  wire _1726_;
  wire [7:0] _1727_;
  wire _1728_;
  wire [22:0] _1729_;
  wire _1730_;
  wire [22:0] _1731_;
  wire _1732_;
  wire [7:0] _1733_;
  wire _1734_;
  wire [22:0] _1735_;
  wire _1736_;
  wire [23:0] _1737_;
  wire _1738_;
  wire _1739_;
  wire _1740_;
  wire _1741_;
  wire _1742_;
  wire _1743_;
  wire _1744_;
  wire _1745_;
  wire _1746_;
  wire _1747_;
  wire _1748_;
  wire _1749_;
  wire _1750_;
  wire _1751_;
  wire _1752_;
  wire _1753_;
  wire _1754_;
  wire _1755_;
  wire _1756_;
  wire _1757_;
  wire _1758_;
  wire _1759_;
  wire _1760_;
  wire [23:0] _1761_;
  wire _1762_;
  wire _1763_;
  wire _1764_;
  wire _1765_;
  wire _1766_;
  wire _1767_;
  wire _1768_;
  wire _1769_;
  wire _1770_;
  wire _1771_;
  wire _1772_;
  wire _1773_;
  wire _1774_;
  wire _1775_;
  wire _1776_;
  wire _1777_;
  wire _1778_;
  wire _1779_;
  wire _1780_;
  wire _1781_;
  wire _1782_;
  wire _1783_;
  wire _1784_;
  wire [95:0] _1785_;
  wire _1786_;
  wire _1787_;
  wire _1788_;
  wire _1789_;
  wire _1790_;
  wire _1791_;
  wire _1792_;
  wire _1793_;
  wire _1794_;
  wire _1795_;
  wire _1796_;
  wire _1797_;
  wire _1798_;
  wire _1799_;
  wire _1800_;
  wire _1801_;
  wire _1802_;
  wire _1803_;
  wire _1804_;
  wire _1805_;
  wire _1806_;
  wire _1807_;
  wire _1808_;
  wire _1809_;
  wire _1810_;
  wire _1811_;
  wire _1812_;
  wire _1813_;
  wire _1814_;
  wire _1815_;
  wire _1816_;
  (* src = "../vtr/verilog/LU32PEEng.v:2795.21-2795.44" *)
  wire [31:0] _1817_;
  (* src = "../vtr/verilog/LU32PEEng.v:2787.16-2787.17" *)
  input [31:0] A;
  wire [31:0] A;
  (* hdlname = "ADD a" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3615.12-3615.13" *)
  reg [31:0] \ADD.a ;
  (* hdlname = "ADD a1" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3598.14-3598.16" *)
  wire [31:0] \ADD.a1 ;
  (* hdlname = "ADD a_exp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3604.11-3604.16" *)
  wire [7:0] \ADD.a_exp ;
  (* hdlname = "ADD a_man" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3606.12-3606.17" *)
  wire [23:0] \ADD.a_man ;
  (* hdlname = "ADD b" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3616.12-3616.13" *)
  reg [31:0] \ADD.b ;
  (* hdlname = "ADD b1" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3599.14-3599.16" *)
  wire [31:0] \ADD.b1 ;
  (* hdlname = "ADD b_man" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3607.12-3607.17" *)
  wire [23:0] \ADD.b_man ;
  (* hdlname = "ADD clock" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3597.8-3597.13" *)
  wire \ADD.clock ;
  (* hdlname = "ADD smaller" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3623.6-3623.13" *)
  wire \ADD.smaller ;
  (* hdlname = "ADD sum" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3600.15-3600.18" *)
  wire [31:0] \ADD.sum ;
  (* hdlname = "ADD sum_man" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3611.12-3611.19" *)
  wire [24:0] \ADD.sum_man ;
  (* hdlname = "ADD temp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3609.11-3609.15" *)
  wire [7:0] \ADD.temp ;
  (* src = "../vtr/verilog/LU32PEEng.v:2787.19-2787.20" *)
  input [31:0] B;
  wire [31:0] B;
  (* src = "../vtr/verilog/LU32PEEng.v:2787.22-2787.23" *)
  input [31:0] C;
  wire [31:0] C;
  (* hdlname = "MUL a" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4482.48-4482.49" *)
  wire [31:0] \MUL.a ;
  (* hdlname = "MUL aisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4515.10-4515.19" *)
  wire \MUL.aisdenorm ;
  (* hdlname = "MUL aisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4513.10-4513.16" *)
  wire \MUL.aisnan ;
  (* hdlname = "MUL assembler overflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5411.11-5411.19|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.overflow ;
  (* hdlname = "MUL assembler overflowvalue" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5415.45-5415.58|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] \MUL.assembler.overflowvalue ;
  (* hdlname = "MUL assembler rounded" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5414.45-5414.52|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] \MUL.assembler.rounded ;
  (* hdlname = "MUL assembler roundmode" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5410.16-5410.25|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [1:0] \MUL.assembler.roundmode ;
  (* hdlname = "MUL assembler roundprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5401.21-5401.30|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [22:0] \MUL.assembler.roundprod ;
  (* hdlname = "MUL assembler shiftexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5407.20-5407.28|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [7:0] \MUL.assembler.shiftexp ;
  (* hdlname = "MUL assembler sign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5405.11-5405.15|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.sign ;
  (* hdlname = "MUL assembler special" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5403.46-5403.53|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [30:0] \MUL.assembler.special ;
  (* hdlname = "MUL assembler specialcase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5408.11-5408.22|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.specialcase ;
  (* hdlname = "MUL assembler specialsign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5406.11-5406.22|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.specialsign ;
  (* hdlname = "MUL assembler specialsigncase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5409.11-5409.26|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.specialsigncase ;
  (* hdlname = "MUL assembler undenormed" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5416.10-5416.20|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire \MUL.assembler.undenormed ;
  (* hdlname = "MUL assembler y" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5404.48-5404.49|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *)
  wire [31:0] \MUL.assembler.y ;
  (* hdlname = "MUL b" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4482.51-4482.52" *)
  wire [31:0] \MUL.b ;
  (* hdlname = "MUL bisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4516.10-4516.19" *)
  wire \MUL.bisdenorm ;
  (* hdlname = "MUL bisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4514.10-4514.16" *)
  wire \MUL.bisnan ;
  (* hdlname = "MUL clk" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4479.8-4479.11" *)
  wire \MUL.clk ;
  (* hdlname = "MUL control" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4485.16-4485.23" *)
  wire [1:0] \MUL.control ;
  (* hdlname = "MUL denormround" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4527.10-4527.21" *)
  wire \MUL.denormround ;
  (* hdlname = "MUL expa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4499.35-4499.39" *)
  wire [9:0] \MUL.expa ;
  (* hdlname = "MUL expb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4499.41-4499.45" *)
  wire [9:0] \MUL.expb ;
  (* hdlname = "MUL exponenter expa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5033.36-5033.40|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [9:0] \MUL.exponenter.expa ;
  (* hdlname = "MUL exponenter expb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5033.42-5033.46|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [9:0] \MUL.exponenter.expb ;
  (* hdlname = "MUL exponenter expsum" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5038.37-5038.43|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire [9:0] \MUL.exponenter.expsum ;
  (* hdlname = "MUL exponenter tiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5039.11-5039.15|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire \MUL.exponenter.tiny ;
  (* hdlname = "MUL exponenter twoormore" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5036.11-5036.20|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *)
  wire \MUL.exponenter.twoormore ;
  (* hdlname = "MUL expsum" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4500.36-4500.42" *)
  wire [9:0] \MUL.expsum ;
  (* hdlname = "MUL flager flags" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5384.20-5384.25|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire [4:0] \MUL.flager.flags ;
  (* hdlname = "MUL flager inexact" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5379.11-5379.18|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.inexact ;
  (* hdlname = "MUL flager invalid" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5377.11-5377.18|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.invalid ;
  (* hdlname = "MUL flager overflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5378.11-5378.19|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.overflow ;
  (* hdlname = "MUL flager specialcase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5380.11-5380.22|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.specialcase ;
  (* hdlname = "MUL flager tiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5382.11-5382.15|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.tiny ;
  (* hdlname = "MUL flager underflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5381.11-5381.20|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *)
  wire \MUL.flager.underflow ;
  (* hdlname = "MUL flags" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4486.20-4486.25" *)
  wire [4:0] \MUL.flags ;
  (* hdlname = "MUL inexact" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4522.10-4522.17" *)
  wire \MUL.inexact ;
  (* hdlname = "MUL inexact_or_shiftloss" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4568.8-4568.28" *)
  wire \MUL.inexact_or_shiftloss ;
  (* hdlname = "MUL infinity" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4512.10-4512.18" *)
  wire \MUL.infinity ;
  (* hdlname = "MUL invalid" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4520.10-4520.17" *)
  wire \MUL.invalid ;
  (* hdlname = "MUL multiplier norma" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5014.20-5014.25|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *)
  wire [23:0] \MUL.multiplier.norma ;
  (* hdlname = "MUL multiplier normb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5014.27-5014.32|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *)
  wire [23:0] \MUL.multiplier.normb ;
  (* hdlname = "MUL multiplier prod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5016.46-5016.50|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *)
  wire [47:0] \MUL.multiplier.prod ;
  (* hdlname = "MUL multiplier twoormore" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5017.12-5017.21|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *)
  wire \MUL.multiplier.twoormore ;
  (* hdlname = "MUL multsign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4493.10-4493.18" *)
  wire \MUL.multsign ;
  (* hdlname = "MUL norma" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4496.19-4496.24" *)
  wire [23:0] \MUL.norma ;
  (* hdlname = "MUL normalized" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4505.43-4505.53" *)
  wire [47:0] \MUL.normalized ;
  (* hdlname = "MUL normalizer normalized" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5061.45-5061.55|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire [47:0] \MUL.normalizer.normalized ;
  (* hdlname = "MUL normalizer prod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5060.45-5060.49|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire [47:0] \MUL.normalizer.prod ;
  (* hdlname = "MUL normalizer tiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5062.12-5062.16|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire \MUL.normalizer.tiny ;
  (* hdlname = "MUL normalizer twoormore" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5063.12-5063.21|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *)
  wire \MUL.normalizer.twoormore ;
  (* hdlname = "MUL normb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4497.19-4497.24" *)
  wire [23:0] \MUL.normb ;
  (* hdlname = "MUL overflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4521.10-4521.18" *)
  wire \MUL.overflow ;
  (* hdlname = "MUL prenormer a" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4724.46-4724.47|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [30:0] \MUL.prenormer.a ;
  (* hdlname = "MUL prenormer aisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4728.11-4728.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire \MUL.prenormer.aisdenorm ;
  (* hdlname = "MUL prenormer b" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4724.49-4724.50|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [30:0] \MUL.prenormer.b ;
  (* hdlname = "MUL prenormer bisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4729.11-4729.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire \MUL.prenormer.bisdenorm ;
  (* hdlname = "MUL prenormer expa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4732.35-4732.39|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [9:0] \MUL.prenormer.expa ;
  (* hdlname = "MUL prenormer expb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4732.41-4732.45|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [9:0] \MUL.prenormer.expb ;
  (* hdlname = "MUL prenormer modexpa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4726.37-4726.44|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [9:0] \MUL.prenormer.modexpa ;
  (* hdlname = "MUL prenormer modexpb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4726.46-4726.53|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [9:0] \MUL.prenormer.modexpb ;
  (* hdlname = "MUL prenormer norma" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4725.19-4725.24|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] \MUL.prenormer.norma ;
  (* hdlname = "MUL prenormer normb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4725.26-4725.31|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] \MUL.prenormer.normb ;
  (* hdlname = "MUL prenormer shifta" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4735.83-4735.89|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [4:0] \MUL.prenormer.shifta ;
  (* hdlname = "MUL prenormer shiftb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4735.91-4735.97|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [4:0] \MUL.prenormer.shiftb ;
  (* hdlname = "MUL prenormer shifteda" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4736.16-4736.24|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] \MUL.prenormer.shifteda ;
  (* hdlname = "MUL prenormer shiftedb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4736.26-4736.34|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *)
  wire [23:0] \MUL.prenormer.shiftedb ;
  (* hdlname = "MUL preprocesser a" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4598.47-4598.48|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [31:0] \MUL.preprocesser.a ;
  (* hdlname = "MUL preprocesser aexpfull" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4614.10-4614.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.aexpfull ;
  (* hdlname = "MUL preprocesser aexpzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4616.10-4616.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.aexpzero ;
  (* hdlname = "MUL preprocesser aisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4605.11-4605.20|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.aisdenorm ;
  (* hdlname = "MUL preprocesser aisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4603.11-4603.17|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.aisnan ;
  (* hdlname = "MUL preprocesser asigzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4618.10-4618.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.asigzero ;
  (* hdlname = "MUL preprocesser b" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4598.50-4598.51|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [31:0] \MUL.preprocesser.b ;
  (* hdlname = "MUL preprocesser bexpfull" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4615.10-4615.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.bexpfull ;
  (* hdlname = "MUL preprocesser bexpzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4617.10-4617.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.bexpzero ;
  (* hdlname = "MUL preprocesser bisdenorm" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4606.11-4606.20|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.bisdenorm ;
  (* hdlname = "MUL preprocesser bisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4604.11-4604.17|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.bisnan ;
  (* hdlname = "MUL preprocesser bsigzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4619.10-4619.18|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.bsigzero ;
  (* hdlname = "MUL preprocesser control" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4601.15-4601.22|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [1:0] \MUL.preprocesser.control ;
  (* hdlname = "MUL preprocesser expa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4612.18-4612.22|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [7:0] \MUL.preprocesser.expa ;
  (* hdlname = "MUL preprocesser expb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4612.24-4612.28|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [7:0] \MUL.preprocesser.expb ;
  (* hdlname = "MUL preprocesser infinity" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4607.11-4607.19|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.infinity ;
  (* hdlname = "MUL preprocesser roundmode" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4602.17-4602.26|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [1:0] \MUL.preprocesser.roundmode ;
  (* hdlname = "MUL preprocesser siga" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4613.19-4613.23|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [22:0] \MUL.preprocesser.siga ;
  (* hdlname = "MUL preprocesser sigb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4613.25-4613.29|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire [22:0] \MUL.preprocesser.sigb ;
  (* hdlname = "MUL preprocesser sign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4608.11-4608.15|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.sign ;
  (* hdlname = "MUL preprocesser signa" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4611.10-4611.15|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.signa ;
  (* hdlname = "MUL preprocesser signb" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4611.17-4611.22|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.signb ;
  (* hdlname = "MUL preprocesser zero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4599.12-4599.16|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *)
  wire \MUL.preprocesser.zero ;
  (* hdlname = "MUL prod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4504.43-4504.47" *)
  wire [47:0] \MUL.prod ;
  (* hdlname = "MUL rounder MSBits" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5289.20-5289.26|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [22:0] \MUL.rounder.MSBits ;
  (* hdlname = "MUL rounder MSBitsplus1" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5290.18-5290.29|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [23:0] \MUL.rounder.MSBitsplus1 ;
  (* hdlname = "MUL rounder denormround" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5282.11-5282.22|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.denormround ;
  (* hdlname = "MUL rounder denormsticky" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5288.10-5288.22|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.denormsticky ;
  (* hdlname = "MUL rounder inexact" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5279.11-5279.18|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.inexact ;
  (* hdlname = "MUL rounder overflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5280.11-5280.19|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.overflow ;
  (* hdlname = "MUL rounder roundbits" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5293.15-5293.24|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [1:0] \MUL.rounder.roundbits ;
  (* hdlname = "MUL rounder rounddecision" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5294.11-5294.24|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.rounddecision ;
  (* hdlname = "MUL rounder roundexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5275.21-5275.29|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [7:0] \MUL.rounder.roundexp ;
  (* hdlname = "MUL rounder roundinf" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5286.10-5286.18|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.roundinf ;
  (* hdlname = "MUL rounder roundmode" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5276.18-5276.27|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [1:0] \MUL.rounder.roundmode ;
  (* hdlname = "MUL rounder roundoverflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5295.10-5295.23|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.roundoverflow ;
  (* hdlname = "MUL rounder roundprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5274.22-5274.31|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [22:0] \MUL.rounder.roundprod ;
  (* hdlname = "MUL rounder roundzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5285.10-5285.19|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.roundzero ;
  (* hdlname = "MUL rounder shiftexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5272.36-5272.44|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [9:0] \MUL.rounder.shiftexp ;
  (* hdlname = "MUL rounder shiftloss" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5273.11-5273.20|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.shiftloss ;
  (* hdlname = "MUL rounder shiftprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5271.44-5271.53|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [95:0] \MUL.rounder.shiftprod ;
  (* hdlname = "MUL rounder sign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5277.11-5277.15|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.sign ;
  (* hdlname = "MUL rounder stickybit" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5287.11-5287.20|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.stickybit ;
  (* hdlname = "MUL rounder stilltiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5281.11-5281.20|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.stilltiny ;
  (* hdlname = "MUL rounder tempexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5296.35-5296.42|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire [9:0] \MUL.rounder.tempexp ;
  (* hdlname = "MUL rounder tiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5278.11-5278.15|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *)
  wire \MUL.rounder.tiny ;
  (* hdlname = "MUL roundexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4502.19-4502.27" *)
  wire [7:0] \MUL.roundexp ;
  (* hdlname = "MUL roundmode" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4524.15-4524.24" *)
  wire [1:0] \MUL.roundmode ;
  (* hdlname = "MUL roundoverflow" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4519.10-4519.23" *)
  wire \MUL.roundoverflow ;
  (* hdlname = "MUL roundprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4507.19-4507.28" *)
  wire [22:0] \MUL.roundprod ;
  (* hdlname = "MUL shifter actualshiftamt" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5091.51-5091.65|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [4:0] \MUL.shifter.actualshiftamt ;
  (* hdlname = "MUL shifter doshift" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5093.10-5093.17|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire \MUL.shifter.doshift ;
  (* hdlname = "MUL shifter normalized" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5081.44-5081.54|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [47:0] \MUL.shifter.normalized ;
  (* hdlname = "MUL shifter postshift" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5095.42-5095.51|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] \MUL.shifter.postshift ;
  (* hdlname = "MUL shifter preshift" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5094.43-5094.51|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] \MUL.shifter.preshift ;
  (* hdlname = "MUL shifter roundedexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5088.35-5088.45|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [9:0] \MUL.shifter.roundedexp ;
  (* hdlname = "MUL shifter selectedexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5082.37-5082.48|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [9:0] \MUL.shifter.selectedexp ;
  (* hdlname = "MUL shifter shiftamt" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5090.35-5090.43|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [9:0] \MUL.shifter.shiftamt ;
  (* hdlname = "MUL shifter shiftexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5084.37-5084.45|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [9:0] \MUL.shifter.shiftexp ;
  (* hdlname = "MUL shifter shiftloss" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5085.11-5085.20|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire \MUL.shifter.shiftloss ;
  (* hdlname = "MUL shifter shiftprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5083.45-5083.54|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire [95:0] \MUL.shifter.shiftprod ;
  (* hdlname = "MUL shifter tozero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5092.10-5092.16|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *)
  wire \MUL.shifter.tozero ;
  (* hdlname = "MUL shiftexp" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4501.36-4501.44" *)
  wire [9:0] \MUL.shiftexp ;
  (* hdlname = "MUL shiftloss" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4523.10-4523.19" *)
  wire \MUL.shiftloss ;
  (* hdlname = "MUL shiftloss_or_inexact" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4570.8-4570.28" *)
  wire \MUL.shiftloss_or_inexact ;
  (* hdlname = "MUL shiftprod" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4506.43-4506.52" *)
  wire [95:0] \MUL.shiftprod ;
  (* hdlname = "MUL sign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4534.25-4534.29" *)
  wire \MUL.sign ;
  (* hdlname = "MUL special" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4508.45-4508.52" *)
  wire [30:0] \MUL.special ;
  (* hdlname = "MUL specialcase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4517.10-4517.21" *)
  wire \MUL.specialcase ;
  (* hdlname = "MUL specialer a" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4671.47-4671.48|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [31:0] \MUL.specialer.a ;
  (* hdlname = "MUL specialer aishighernan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4686.10-4686.22|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.aishighernan ;
  (* hdlname = "MUL specialer aisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4675.11-4675.17|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.aisnan ;
  (* hdlname = "MUL specialer b" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4671.50-4671.51|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [31:0] \MUL.specialer.b ;
  (* hdlname = "MUL specialer bisnan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4676.11-4676.17|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.bisnan ;
  (* hdlname = "MUL specialer highernan" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4684.45-4684.54|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] \MUL.specialer.highernan ;
  (* hdlname = "MUL specialer infandzero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4683.10-4683.20|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.infandzero ;
  (* hdlname = "MUL specialer infinity" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4677.11-4677.19|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.infinity ;
  (* hdlname = "MUL specialer invalid" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4678.11-4678.18|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.invalid ;
  (* hdlname = "MUL specialer special" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4672.47-4672.54|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire [30:0] \MUL.specialer.special ;
  (* hdlname = "MUL specialer specialcase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4679.11-4679.22|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.specialcase ;
  (* hdlname = "MUL specialer specialsign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4673.11-4673.22|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.specialsign ;
  (* hdlname = "MUL specialer specialsigncase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4680.11-4680.26|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.specialsigncase ;
  (* hdlname = "MUL specialer zero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4674.11-4674.15|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *)
  wire \MUL.specialer.zero ;
  (* hdlname = "MUL specialsign" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4494.10-4494.21" *)
  wire \MUL.specialsign ;
  (* hdlname = "MUL specialsigncase" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4518.10-4518.25" *)
  wire \MUL.specialsigncase ;
  (* hdlname = "MUL still_tiny_or_tiny_and_denormround" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4572.8-4572.42" *)
  wire \MUL.still_tiny_or_tiny_and_denormround ;
  (* hdlname = "MUL stilltiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4526.10-4526.19" *)
  wire \MUL.stilltiny ;
  (* hdlname = "MUL stilltiny_or_tiny_and_denormround" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4577.15-4577.48" *)
  wire \MUL.stilltiny_or_tiny_and_denormround ;
  (* hdlname = "MUL tiny" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4525.10-4525.14" *)
  wire \MUL.tiny ;
  (* hdlname = "MUL twoormore" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4510.10-4510.19" *)
  wire \MUL.twoormore ;
  (* hdlname = "MUL y" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4490.43-4490.44" *)
  wire [31:0] \MUL.y ;
  (* hdlname = "MUL y_out" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4483.48-4483.53" *)
  reg [31:0] \MUL.y_out ;
  (* hdlname = "MUL zero" *)
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4511.10-4511.14" *)
  wire \MUL.zero ;
  (* src = "../vtr/verilog/LU32PEEng.v:2792.14-2792.19" *)
  wire [31:0] add_a;
  (* src = "../vtr/verilog/LU32PEEng.v:2792.21-2792.26" *)
  wire [31:0] add_b;
  (* src = "../vtr/verilog/LU32PEEng.v:2788.30-2788.40" *)
  output [31:0] add_result;
  reg [31:0] add_result;
  (* src = "../vtr/verilog/LU32PEEng.v:2793.15-2793.30" *)
  wire [31:0] addition_result;
  (* src = "../vtr/verilog/LU32PEEng.v:2786.7-2786.10" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/LU32PEEng.v:2794.13-2794.23" *)
  wire [31:0] dummy_wire;
  (* src = "../vtr/verilog/LU32PEEng.v:2797.11-2797.23" *)
  wire [4:0] dummy_wire_2;
  (* src = "../vtr/verilog/LU32PEEng.v:2791.15-2791.31" *)
  wire [31:0] mult_comp_result;
  (* src = "../vtr/verilog/LU32PEEng.v:2788.17-2788.28" *)
  output [31:0] mult_result;
  reg [31:0] mult_result;
  assign _0057_ = \ADD.a_man  + (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3820.14-3820.27" *) \ADD.b_man ;
  assign _0058_ = \ADD.a_man  + (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3826.14-3826.27" *) \ADD.b_man ;
  assign _0059_ = \ADD.a_exp  + (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3859.17-3859.36" *) 8'h01;
  assign _0060_ = \ADD.a [30:23] > (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3717.16-3717.35" *) \ADD.b [30:23];
  assign _0061_ = _0066_ && (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.7-3819.23" *) _0067_;
  assign _0062_ = \ADD.a [31] && (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3825.12-3825.26" *) \ADD.b [31];
  assign _0063_ = _0068_ && (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3831.12-3831.27" *) \ADD.b [31];
  assign _0064_ = \ADD.a [30:23] < (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3632.7-3632.26" *) \ADD.b [30:23];
  assign _0065_ = \ADD.a_man  < (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3812.7-3812.20" *) \ADD.b_man ;
  assign _0066_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.7-3819.13" *) \ADD.a [31];
  assign _0067_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3819.17-3819.23" *) \ADD.b [31];
  assign _0068_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3831.12-3831.18" *) \ADD.a [31];
  assign _0119_ = \ADD.b [30:23] - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3633.11-3633.30" *) \ADD.a [30:23];
  assign _0120_ = \ADD.a [30:23] - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3718.11-3718.30" *) \ADD.b [30:23];
  assign _0121_ = \ADD.b_man  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3833.15-3833.28" *) \ADD.a_man ;
  assign _0122_ = \ADD.a_man  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3836.15-3836.28" *) \ADD.b_man ;
  assign _0123_ = \ADD.b_man  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3844.15-3844.28" *) \ADD.a_man ;
  assign _0124_ = \ADD.a_man  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3847.15-3847.28" *) \ADD.b_man ;
  assign _0125_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3867.17-3867.36" *) 8'h01;
  assign _0126_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3871.17-3871.36" *) 8'h02;
  assign _0127_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3875.17-3875.36" *) 8'h03;
  assign _0128_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3879.17-3879.36" *) 8'h04;
  assign _0129_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3883.17-3883.36" *) 8'h05;
  assign _0130_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3887.17-3887.36" *) 8'h06;
  assign _0131_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3891.17-3891.36" *) 8'h07;
  assign _0132_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3895.17-3895.36" *) 8'h08;
  assign _0133_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3899.17-3899.36" *) 8'h09;
  assign _0134_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3903.17-3903.36" *) 8'h0a;
  assign _0135_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3907.17-3907.36" *) 8'h0b;
  assign _0136_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3911.17-3911.36" *) 8'h0c;
  assign _0137_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3915.17-3915.36" *) 8'h0d;
  assign _0138_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3919.17-3919.36" *) 8'h0e;
  assign _0139_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3923.17-3923.36" *) 8'h0f;
  assign _0140_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3927.17-3927.36" *) 8'h10;
  assign _0141_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3931.17-3931.36" *) 8'h11;
  assign _0142_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3935.17-3935.36" *) 8'h12;
  assign _0143_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3939.17-3939.36" *) 8'h13;
  assign _0144_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3943.17-3943.36" *) 8'h14;
  assign _0145_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3947.17-3947.36" *) 8'h15;
  assign _0146_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3951.17-3951.36" *) 8'h16;
  assign _0147_ = \ADD.a_exp  - (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3955.17-3955.36" *) 8'h17;
  assign _0149_ = \MUL.tiny  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4573.60-4573.78" *) \MUL.denormround ;
  assign _0150_ = \MUL.inexact  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4569.33-4569.52" *) \MUL.shiftloss ;
  assign _0151_ = \MUL.shiftloss  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4571.33-4571.52" *) \MUL.inexact ;
  assign _0152_ = \MUL.stilltiny  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4573.47-4573.79" *) _0149_;
  assign _0154_ = _0159_ ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5429.6-5429.140|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *) 31'h7f7fffff : 31'h7f800000;
  assign _0156_ = \MUL.assembler.specialsigncase  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5435.48-5435.84|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *) \MUL.assembler.specialsign  : \MUL.assembler.sign ;
  assign _0157_ = \MUL.assembler.specialcase  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5438.50-5440.49|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *) \MUL.assembler.special  : _0158_;
  assign _0158_ = \MUL.assembler.overflow  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5439.6-5440.48|../vtr/verilog/LU32PEEng.v:4581.12-4584.26" *) 31'h7f800000 : \MUL.assembler.rounded ;
  assign _0160_ = \MUL.exponenter.expa  + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.30|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) \MUL.exponenter.expb ;
  assign _0161_ = _0165_ + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.72|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) \MUL.exponenter.twoormore ;
  assign _0162_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.51|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) _0164_;
  assign _0163_ = _0162_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.84|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) \MUL.exponenter.expsum [9];
  assign _0164_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5049.17-5049.51|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) \MUL.exponenter.expsum [8:0];
  assign _0165_ = _0160_ - (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5043.19-5043.36|../vtr/verilog/LU32PEEng.v:4545.12-4545.59" *) 32'd127;
  assign _0166_ = _0168_ & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.23-5390.70|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) _0171_;
  assign _0167_ = _0169_ & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5391.23-5391.46|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) \MUL.flager.overflow ;
  assign _0168_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.23-5390.35|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) \MUL.flager.specialcase ;
  assign _0169_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5391.23-5391.35|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) \MUL.flager.specialcase ;
  assign _0170_ = \MUL.flager.inexact  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.39-5390.58|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) \MUL.flager.underflow ;
  assign _0171_ = _0170_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5390.39-5390.69|../vtr/verilog/LU32PEEng.v:4575.11-4578.23" *) \MUL.flager.overflow ;
  assign _0172_ = \MUL.multiplier.norma  * (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5022.18-5022.31|../vtr/verilog/LU32PEEng.v:4543.14-4543.55" *) \MUL.multiplier.normb ;
  assign _0173_ = \MUL.normalizer.tiny  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5072.24-5072.40|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *) \MUL.normalizer.twoormore ;
  assign _0174_ = _0173_ ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5072.23-5074.50|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *) \MUL.normalizer.prod  : _0175_;
  assign _0175_ = _0176_ ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5073.5-5074.49|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *) { \MUL.normalizer.prod [46:0], 1'h0 } : { \MUL.normalizer.prod [45:0], 2'h0 };
  assign _0176_ = \MUL.normalizer.tiny  ^ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5073.6-5073.22|../vtr/verilog/LU32PEEng.v:4547.13-4547.58" *) \MUL.normalizer.twoormore ;
  assign _0181_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.20-4798.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.expa ;
  assign _0182_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.20-4799.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.expb ;
  assign _0229_ = 32'd1 - (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.32-4798.42|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.shifta ;
  assign _0230_ = 32'd1 - (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.32-4799.42|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.shiftb ;
  assign _0231_ = \MUL.prenormer.a [22] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4744.17-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd1 : _0232_;
  assign _0232_ = \MUL.prenormer.a [21] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4745.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd2 : _0233_;
  assign _0233_ = \MUL.prenormer.a [20] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4746.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd3 : _0234_;
  assign _0234_ = \MUL.prenormer.a [19] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4747.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd4 : _0235_;
  assign _0235_ = \MUL.prenormer.a [18] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4748.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd5 : _0236_;
  assign _0236_ = \MUL.prenormer.a [17] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4749.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd6 : _0237_;
  assign _0237_ = \MUL.prenormer.a [16] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4750.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd7 : _0238_;
  assign _0238_ = \MUL.prenormer.a [15] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4751.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd8 : _0239_;
  assign _0239_ = \MUL.prenormer.a [14] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4752.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd9 : _0240_;
  assign _0240_ = \MUL.prenormer.a [13] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4753.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd10 : _0241_;
  assign _0241_ = \MUL.prenormer.a [12] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4754.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd11 : _0242_;
  assign _0242_ = \MUL.prenormer.a [11] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4755.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd12 : _0243_;
  assign _0243_ = \MUL.prenormer.a [10] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4756.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd13 : _0244_;
  assign _0244_ = \MUL.prenormer.a [9] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4757.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd14 : _0245_;
  assign _0245_ = \MUL.prenormer.a [8] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4758.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd15 : _0246_;
  assign _0246_ = \MUL.prenormer.a [7] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4759.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd16 : _0247_;
  assign _0247_ = \MUL.prenormer.a [6] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4760.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd17 : _0248_;
  assign _0248_ = \MUL.prenormer.a [5] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4761.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd18 : _0249_;
  assign _0249_ = \MUL.prenormer.a [4] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4762.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd19 : _0250_;
  assign _0250_ = \MUL.prenormer.a [3] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4763.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd20 : _0251_;
  assign _0251_ = \MUL.prenormer.a [2] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4764.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd21 : _0252_;
  assign _0252_ = \MUL.prenormer.a [1] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4765.18-4766.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd22 : 32'd23;
  assign _0253_ = \MUL.prenormer.b [22] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4769.17-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd1 : _0254_;
  assign _0254_ = \MUL.prenormer.b [21] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4770.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd2 : _0255_;
  assign _0255_ = \MUL.prenormer.b [20] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4771.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd3 : _0256_;
  assign _0256_ = \MUL.prenormer.b [19] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4772.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd4 : _0257_;
  assign _0257_ = \MUL.prenormer.b [18] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4773.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd5 : _0258_;
  assign _0258_ = \MUL.prenormer.b [17] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4774.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd6 : _0259_;
  assign _0259_ = \MUL.prenormer.b [16] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4775.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd7 : _0260_;
  assign _0260_ = \MUL.prenormer.b [15] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4776.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd8 : _0261_;
  assign _0261_ = \MUL.prenormer.b [14] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4777.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd9 : _0262_;
  assign _0262_ = \MUL.prenormer.b [13] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4778.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd10 : _0263_;
  assign _0263_ = \MUL.prenormer.b [12] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4779.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd11 : _0264_;
  assign _0264_ = \MUL.prenormer.b [11] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4780.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd12 : _0265_;
  assign _0265_ = \MUL.prenormer.b [10] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4781.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd13 : _0266_;
  assign _0266_ = \MUL.prenormer.b [9] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4782.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd14 : _0267_;
  assign _0267_ = \MUL.prenormer.b [8] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4783.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd15 : _0268_;
  assign _0268_ = \MUL.prenormer.b [7] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4784.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd16 : _0269_;
  assign _0269_ = \MUL.prenormer.b [6] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4785.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd17 : _0270_;
  assign _0270_ = \MUL.prenormer.b [5] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4786.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd18 : _0271_;
  assign _0271_ = \MUL.prenormer.b [4] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4787.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd19 : _0272_;
  assign _0272_ = \MUL.prenormer.b [3] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4788.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd20 : _0273_;
  assign _0273_ = \MUL.prenormer.b [2] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4789.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd21 : _0274_;
  assign _0274_ = \MUL.prenormer.b [1] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4790.18-4791.20|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) 32'd22 : 32'd23;
  assign _0275_ = \MUL.prenormer.aisdenorm  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4798.20-4798.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) _0229_ : _0181_;
  assign _0276_ = \MUL.prenormer.bisdenorm  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4799.20-4799.49|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) _0230_ : _0182_;
  assign _0277_ = \MUL.prenormer.aisdenorm  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4904.19-4904.61|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.shifteda  : { 1'h1, \MUL.prenormer.a [22:0] };
  assign _0278_ = \MUL.prenormer.bisdenorm  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5008.19-5008.61|../vtr/verilog/LU32PEEng.v:4541.11-4541.146" *) \MUL.prenormer.shiftedb  : { 1'h1, \MUL.prenormer.b [22:0] };
  assign _0279_ = \MUL.preprocesser.aexpzero  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.20-4648.39|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.asigzero ;
  assign _0280_ = \MUL.preprocesser.bexpzero  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.44-4648.63|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.bsigzero ;
  assign _0281_ = \MUL.preprocesser.aexpfull  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4651.20-4651.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0291_;
  assign _0282_ = \MUL.preprocesser.bexpfull  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4652.20-4652.40|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0292_;
  assign _0283_ = \MUL.preprocesser.aexpfull  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.22-4655.41|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.asigzero ;
  assign _0284_ = \MUL.preprocesser.bexpfull  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.46-4655.65|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.bsigzero ;
  assign _0285_ = \MUL.preprocesser.aexpzero  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4658.22-4658.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0293_;
  assign _0286_ = \MUL.preprocesser.bexpzero  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4659.22-4659.42|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0294_;
  assign _0287_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4631.21-4631.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0299_;
  assign _0288_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4632.21-4632.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0300_;
  assign _0289_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4639.21-4639.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0301_;
  assign _0290_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4640.21-4640.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0302_;
  assign _0295_ = _0279_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4648.19-4648.64|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0280_;
  assign _0296_ = _0283_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4655.21-4655.66|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) _0284_;
  assign _0297_ = & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4642.21-4642.26|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.expa ;
  assign _0298_ = & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4643.21-4643.26|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.expb ;
  assign _0299_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4631.21-4631.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.siga ;
  assign _0300_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4632.21-4632.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.sigb ;
  assign _0301_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4639.21-4639.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.expa ;
  assign _0302_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4640.21-4640.27|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.expb ;
  assign _0303_ = \MUL.preprocesser.signa  ^ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4624.17-4624.30|../vtr/verilog/LU32PEEng.v:4532.14-4534.30" *) \MUL.preprocesser.signb ;
  assign _0304_ = \MUL.rounder.MSBits  + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5310.24-5310.34|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) 32'd1;
  assign _0305_ = \MUL.rounder.roundoverflow  + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5351.21-5351.45|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.shiftexp ;
  assign _0309_ = \MUL.rounder.roundbits [0] & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.43-5326.83|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0326_;
  assign _0311_ = \MUL.rounder.stickybit  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5327.9-5327.46|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0328_;
  assign _0312_ = \MUL.rounder.tiny  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.44|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.rounddecision ;
  assign _0313_ = _0312_ & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0322_;
  assign _0314_ = _0313_ & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.24-5331.75|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.roundbits [0];
  assign _0315_ = \MUL.rounder.MSBitsplus1 [23] & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5336.26-5336.59|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.rounddecision ;
  assign _0316_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5342.22-5345.10|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.MSBits ;
  assign _0317_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5343.6-5344.25|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.MSBitsplus1 [22:0];
  assign _0318_ = ! (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5370.22-5370.32|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0336_;
  assign _0320_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5304.36-5304.58|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0340_;
  assign _0322_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5331.47-5331.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.denormsticky ;
  assign _0324_ = _0333_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5322.23-5322.84|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.shiftloss ;
  assign _0325_ = _0334_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5323.26-5323.87|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.shiftloss ;
  assign _0327_ = _0309_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5326.42-5327.47|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0311_;
  assign _0329_ = \MUL.rounder.rounddecision  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5348.20-5348.45|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.stickybit ;
  assign _0330_ = _0329_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5348.20-5348.60|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.roundbits [0];
  assign _0331_ = _0332_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.21-5358.77|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0335_;
  assign _0332_ = & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.21-5358.38|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.tempexp [7:0];
  assign _0333_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5322.23-5322.72|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.shiftprod [71:0];
  assign _0334_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5323.26-5323.75|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.shiftprod [70:0];
  assign _0335_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5358.41-5358.77|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.tempexp [9:8];
  assign _0336_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5370.22-5370.32|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) \MUL.rounder.roundexp ;
  assign _0337_ = \MUL.rounder.rounddecision  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5342.22-5345.10|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) _0338_ : _0316_;
  assign _0338_ = \MUL.rounder.roundoverflow  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5343.6-5344.25|../vtr/verilog/LU32PEEng.v:4552.10-4555.37" *) 32'd0 : _0317_;
  assign _0343_ = \MUL.shifter.doshift  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5111.20-5111.64|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) _0347_;
  assign _0344_ = \MUL.shifter.doshift  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.32-5258.115|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) _0351_;
  assign _0345_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5115.27-5115.110|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.shiftamt [4:0];
  assign _0346_ = + (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5261.21-5261.46|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.selectedexp ;
  assign _0347_ = \MUL.shifter.shiftamt  > (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5111.31-5111.44|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) 32'd24;
  assign _0348_ = - (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5101.22-5101.34|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.selectedexp ;
  assign _0349_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5107.20-5107.53|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.shiftamt [9];
  assign _0350_ = \MUL.shifter.tozero  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.22-5258.116|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) _0344_;
  assign _0351_ = | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5258.42-5258.115|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.postshift [47:0];
  assign _0383_ = \MUL.shifter.tozero  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5115.27-5115.110|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) 32'd24 : _0345_;
  assign _0384_ = _0348_[9] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5254.22-5254.52|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) \MUL.shifter.preshift  : \MUL.shifter.postshift ;
  assign _0385_ = _0348_[9] ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:5261.21-5261.46|../vtr/verilog/LU32PEEng.v:4549.10-4550.24" *) _0346_ : 32'd0;
  assign _0386_ = \MUL.specialer.infinity  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4688.24-4688.39|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.zero ;
  assign _0387_ = \MUL.specialer.aisnan  & (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.26-4694.75|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) _0390_;
  assign _0388_ = \MUL.specialer.a [22:0] >= (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.37-4694.63|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.b [22:0];
  assign _0389_ = ~ (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.67-4694.74|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.bisnan ;
  assign _0390_ = _0388_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4694.36-4694.74|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) _0389_;
  assign _0391_ = \MUL.specialer.aisnan  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4698.57-4698.72|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.bisnan ;
  assign _0392_ = \MUL.specialer.zero  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.37|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.aisnan ;
  assign _0393_ = _0392_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.46|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.bisnan ;
  assign _0394_ = _0393_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4709.24-4709.57|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.infinity ;
  assign _0395_ = \MUL.specialer.infandzero  | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4717.28-4717.47|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.aisnan ;
  assign _0396_ = _0395_ | (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4717.28-4717.56|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.bisnan ;
  assign _0397_ = \MUL.specialer.aishighernan  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4696.58-4696.150|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.a [30:0] : \MUL.specialer.b [30:0];
  assign _0398_ = _0391_ ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4698.56-4700.81|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.highernan  : _0399_;
  assign _0399_ = \MUL.specialer.zero  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4699.5-4700.80|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) _0400_ : 31'h7f800000;
  assign _0400_ = \MUL.specialer.infinity  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4700.5-4700.52|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) 31'h7fc00000 : 31'h00000000;
  assign _0401_ = \MUL.specialer.aishighernan  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4715.47-4715.135|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) \MUL.specialer.a [31] : \MUL.specialer.b [31];
  assign _0402_ = \MUL.specialer.infandzero  ? (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4715.24-4715.136|../vtr/verilog/LU32PEEng.v:4536.11-4539.34" *) 1'h1 : _0401_;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3618.2-3621.5" *)
  always @(posedge \ADD.clock )
    \ADD.a  <= C;
  (* src = "../vtr/verilog/LU32PEEng.v:2799.9-2799.73|../vtr/verilog/LU32PEEng.v:3618.2-3621.5" *)
  always @(posedge \ADD.clock )
    \ADD.b  <= _1817_;
  (* src = "../vtr/verilog/LU32PEEng.v:2798.7-2798.100|../vtr/verilog/LU32PEEng.v:4586.2-4588.5" *)
  always @(posedge \MUL.clk )
    \MUL.y_out  <= { _0156_, _0157_ };
  (* src = "../vtr/verilog/LU32PEEng.v:2800.1-2804.4" *)
  always @(posedge clk)
    mult_result <= \MUL.y_out ;
  (* src = "../vtr/verilog/LU32PEEng.v:2800.1-2804.4" *)
  always @(posedge clk)
    add_result <= { _0531_, _1733_, _1735_ };
  function [23:0] _2017_;
    input [23:0] a;
    input [575:0] b;
    input [23:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *)
    (* parallel_case *)
    casez (s)
      24'b???????????????????????1:
        _2017_ = b[23:0];
      24'b??????????????????????1?:
        _2017_ = b[47:24];
      24'b?????????????????????1??:
        _2017_ = b[71:48];
      24'b????????????????????1???:
        _2017_ = b[95:72];
      24'b???????????????????1????:
        _2017_ = b[119:96];
      24'b??????????????????1?????:
        _2017_ = b[143:120];
      24'b?????????????????1??????:
        _2017_ = b[167:144];
      24'b????????????????1???????:
        _2017_ = b[191:168];
      24'b???????????????1????????:
        _2017_ = b[215:192];
      24'b??????????????1?????????:
        _2017_ = b[239:216];
      24'b?????????????1??????????:
        _2017_ = b[263:240];
      24'b????????????1???????????:
        _2017_ = b[287:264];
      24'b???????????1????????????:
        _2017_ = b[311:288];
      24'b??????????1?????????????:
        _2017_ = b[335:312];
      24'b?????????1??????????????:
        _2017_ = b[359:336];
      24'b????????1???????????????:
        _2017_ = b[383:360];
      24'b???????1????????????????:
        _2017_ = b[407:384];
      24'b??????1?????????????????:
        _2017_ = b[431:408];
      24'b?????1??????????????????:
        _2017_ = b[455:432];
      24'b????1???????????????????:
        _2017_ = b[479:456];
      24'b???1????????????????????:
        _2017_ = b[503:480];
      24'b??1?????????????????????:
        _2017_ = b[527:504];
      24'b?1??????????????????????:
        _2017_ = b[551:528];
      24'b1???????????????????????:
        _2017_ = b[575:552];
      default:
        _2017_ = a;
    endcase
  endfunction
  assign _0403_ = _2017_(24'h000000, { _0094_, _0095_, _0096_, _0097_, _0098_, _0099_, _0100_, _0101_, _0102_, _0103_, _0104_, _0105_, _0106_, _0107_, _0108_, _0109_, _0110_, _0111_, _0112_, _0113_, _0114_, _0115_, _0116_, _0117_ }, { _0427_, _0426_, _0425_, _0424_, _0423_, _0422_, _0421_, _0420_, _0419_, _0418_, _0417_, _0416_, _0415_, _0414_, _0413_, _0412_, _0411_, _0410_, _0409_, _0408_, _0407_, _0406_, _0405_, _0404_ });
  assign _0404_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h18;
  assign _0405_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h17;
  assign _0406_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h16;
  assign _0407_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h15;
  assign _0408_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h14;
  assign _0409_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h13;
  assign _0410_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h12;
  assign _0411_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h11;
  assign _0412_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h10;
  assign _0413_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0f;
  assign _0414_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0e;
  assign _0415_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0d;
  assign _0416_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0c;
  assign _0417_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0b;
  assign _0418_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h0a;
  assign _0419_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h09;
  assign _0420_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h08;
  assign _0421_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h07;
  assign _0422_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h06;
  assign _0423_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h05;
  assign _0424_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h04;
  assign _0425_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h03;
  assign _0426_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h02;
  assign _0427_ = _0120_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3721.4-3797.11" *) 8'h01;
  assign _0428_ = _0429_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3717.12-3806.6" *) _0403_ : 24'hxxxxxx;
  assign _0430_ = _0431_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) 24'hxxxxxx : _0428_;
  assign _0432_ = _0433_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) 8'hxx : \ADD.a [30:23];
  assign _0434_ = _0435_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3717.12-3806.6" *) _0043_ : { 1'h1, \ADD.b [22:0] };
  assign _0436_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) 24'hxxxxxx : _0434_;
  assign _0438_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) 24'hxxxxxx : { 1'h1, \ADD.a [22:0] };
  assign _0440_ = _0441_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3717.12-3806.6" *) _0120_ : 8'h00;
  assign _0442_ = _0443_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) 8'hxx : _0440_;
  function [23:0] _2050_;
    input [23:0] a;
    input [575:0] b;
    input [23:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *)
    (* parallel_case *)
    casez (s)
      24'b???????????????????????1:
        _2050_ = b[23:0];
      24'b??????????????????????1?:
        _2050_ = b[47:24];
      24'b?????????????????????1??:
        _2050_ = b[71:48];
      24'b????????????????????1???:
        _2050_ = b[95:72];
      24'b???????????????????1????:
        _2050_ = b[119:96];
      24'b??????????????????1?????:
        _2050_ = b[143:120];
      24'b?????????????????1??????:
        _2050_ = b[167:144];
      24'b????????????????1???????:
        _2050_ = b[191:168];
      24'b???????????????1????????:
        _2050_ = b[215:192];
      24'b??????????????1?????????:
        _2050_ = b[239:216];
      24'b?????????????1??????????:
        _2050_ = b[263:240];
      24'b????????????1???????????:
        _2050_ = b[287:264];
      24'b???????????1????????????:
        _2050_ = b[311:288];
      24'b??????????1?????????????:
        _2050_ = b[335:312];
      24'b?????????1??????????????:
        _2050_ = b[359:336];
      24'b????????1???????????????:
        _2050_ = b[383:360];
      24'b???????1????????????????:
        _2050_ = b[407:384];
      24'b??????1?????????????????:
        _2050_ = b[431:408];
      24'b?????1??????????????????:
        _2050_ = b[455:432];
      24'b????1???????????????????:
        _2050_ = b[479:456];
      24'b???1????????????????????:
        _2050_ = b[503:480];
      24'b??1?????????????????????:
        _2050_ = b[527:504];
      24'b?1??????????????????????:
        _2050_ = b[551:528];
      24'b1???????????????????????:
        _2050_ = b[575:552];
      default:
        _2050_ = a;
    endcase
  endfunction
  assign _0444_ = _2050_(24'h000000, { _0069_, _0070_, _0071_, _0072_, _0073_, _0074_, _0075_, _0076_, _0077_, _0078_, _0079_, _0080_, _0081_, _0082_, _0083_, _0084_, _0085_, _0086_, _0087_, _0088_, _0089_, _0090_, _0091_, _0092_ }, { _0468_, _0467_, _0466_, _0465_, _0464_, _0463_, _0462_, _0461_, _0460_, _0459_, _0458_, _0457_, _0456_, _0455_, _0454_, _0453_, _0452_, _0451_, _0450_, _0449_, _0448_, _0447_, _0446_, _0445_ });
  assign _0445_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h18;
  assign _0446_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h17;
  assign _0447_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h16;
  assign _0448_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h15;
  assign _0449_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h14;
  assign _0450_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h13;
  assign _0451_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h12;
  assign _0452_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h11;
  assign _0453_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h10;
  assign _0454_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0f;
  assign _0455_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0e;
  assign _0456_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0d;
  assign _0457_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0c;
  assign _0458_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0b;
  assign _0459_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h0a;
  assign _0460_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h09;
  assign _0461_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h08;
  assign _0462_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h07;
  assign _0463_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h06;
  assign _0464_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h05;
  assign _0465_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h04;
  assign _0466_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h03;
  assign _0467_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h02;
  assign _0468_ = _0119_ == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3635.4-3711.11" *) 8'h01;
  assign _0469_ = _0470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) _0444_ : 24'hxxxxxx;
  assign _0471_ = _0472_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) \ADD.b [30:23] : _0035_;
  assign _0473_ = _0474_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) { 1'h1, \ADD.b [22:0] } : _0037_;
  assign _0475_ = _0476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) _0036_ : _0042_;
  assign _0477_ = _0478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3632.3-3806.6" *) _0119_ : _0041_;
  assign _0479_ = _0480_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3843.4-3849.7" *) 1'h0 : 1'h1;
  assign _0481_ = _0482_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) 1'hx : _0479_;
  assign _0483_ = _0484_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 1'hx : _0481_;
  assign _0485_ = _0486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 1'hx : _0483_;
  assign _0487_ = _0488_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3843.4-3849.7" *) _0123_ : _0124_;
  assign _0489_ = _0490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) 25'hxxxxxxx : _0487_;
  assign _0491_ = _0492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 25'hxxxxxxx : _0489_;
  assign _0493_ = _0494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 25'hxxxxxxx : _0491_;
  assign _0495_ = _0496_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3832.4-3838.7" *) 1'h1 : 1'h0;
  assign _0497_ = _0498_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) _0495_ : 1'hx;
  assign _0499_ = _0500_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 1'hx : _0497_;
  assign _0501_ = _0502_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 1'hx : _0499_;
  assign _0503_ = _0504_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3832.4-3838.7" *) _0121_ : _0122_;
  assign _0505_ = _0506_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) _0503_ : 25'hxxxxxxx;
  assign _0507_ = _0508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 25'hxxxxxxx : _0505_;
  assign _0509_ = _0510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 25'hxxxxxxx : _0507_;
  assign _0511_ = _0512_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) _0049_ : _0052_;
  assign _0513_ = _0514_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 25'hxxxxxxx : _0511_;
  assign _0515_ = _0516_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 25'hxxxxxxx : _0513_;
  assign _0517_ = _0518_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3831.8-3850.6" *) _0048_ : _0051_;
  assign _0519_ = _0520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 1'hx : _0517_;
  assign _0521_ = _0522_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 1'hx : _0519_;
  assign _0523_ = _0524_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) 1'h1 : _0045_;
  assign _0525_ = _0526_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 1'hx : _0523_;
  assign _0527_ = _0528_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3825.8-3850.6" *) _0058_ : _0046_;
  assign _0529_ = _0530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 25'hxxxxxxx : _0527_;
  assign _0531_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) 1'h0 : _0039_;
  assign _0533_ = _0534_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3819.3-3850.6" *) _0057_ : _0040_;
  assign _0535_ = _0536_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3812.3-3816.6" *) 1'h1 : 1'h0;
  assign _0537_ = _0538_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3949.12-3956.6" *) _0146_ : _0147_;
  assign _0539_ = _0540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3945.12-3956.6" *) 8'hxx : _0537_;
  assign _0541_ = _0542_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) 8'hxx : _0539_;
  assign _0543_ = _0544_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 8'hxx : _0541_;
  assign _0545_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 8'hxx : _0543_;
  assign _0547_ = _0548_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 8'hxx : _0545_;
  assign _0549_ = _0550_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0547_;
  assign _0551_ = _0552_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0549_;
  assign _0553_ = _0554_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0551_;
  assign _0555_ = _0556_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0553_;
  assign _0557_ = _0558_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0555_;
  assign _0559_ = _0560_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0557_;
  assign _0561_ = _0562_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0559_;
  assign _0563_ = _0564_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0561_;
  assign _0565_ = _0566_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0563_;
  assign _0567_ = _0568_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0565_;
  assign _0569_ = _0570_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0567_;
  assign _0571_ = _0572_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0569_;
  assign _0573_ = _0574_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _0571_;
  assign _0575_ = _0576_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _0573_;
  assign _0577_ = _0578_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _0575_;
  assign _0579_ = _0580_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _0577_;
  assign _0581_ = _0582_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _0579_;
  assign _0583_ = _0584_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _0581_;
  assign _0585_ = _0586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3949.12-3956.6" *) { \ADD.sum_man [0], 22'h000000 } : 23'h000000;
  assign _0587_ = _0588_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3945.12-3956.6" *) 23'hxxxxxx : _0585_;
  assign _0589_ = _0590_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) 23'hxxxxxx : _0587_;
  assign _0591_ = _0592_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 23'hxxxxxx : _0589_;
  assign _0593_ = _0594_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 23'hxxxxxx : _0591_;
  assign _0595_ = _0596_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 23'hxxxxxx : _0593_;
  assign _0597_ = _0598_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _0595_;
  assign _0599_ = _0600_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _0597_;
  assign _0601_ = _0602_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _0599_;
  assign _0603_ = _0604_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _0601_;
  assign _0605_ = _0606_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _0603_;
  assign _0607_ = _0608_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _0605_;
  assign _0609_ = _0610_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _0607_;
  assign _0611_ = _0612_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _0609_;
  assign _0613_ = _0614_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _0611_;
  assign _0615_ = _0616_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _0613_;
  assign _0617_ = _0618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _0615_;
  assign _0619_ = _0620_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _0617_;
  assign _0621_ = _0622_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _0619_;
  assign _0623_ = _0624_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _0621_;
  assign _0625_ = _0626_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _0623_;
  assign _0627_ = _0628_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _0625_;
  assign _0629_ = _0630_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _0627_;
  assign _0631_ = _0632_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _0629_;
  assign _0633_ = _0634_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3945.12-3956.6" *) _0145_ : _0034_[30:23];
  assign _0635_ = _0636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) 8'hxx : _0633_;
  assign _0637_ = _0638_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 8'hxx : _0635_;
  assign _0639_ = _0640_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 8'hxx : _0637_;
  assign _0641_ = _0642_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 8'hxx : _0639_;
  assign _0643_ = _0644_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0641_;
  assign _0645_ = _0646_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0643_;
  assign _0647_ = _0648_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0645_;
  assign _0649_ = _0650_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0647_;
  assign _0651_ = _0652_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0649_;
  assign _0653_ = _0654_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0651_;
  assign _0655_ = _0656_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0653_;
  assign _0657_ = _0658_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0655_;
  assign _0659_ = _0660_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0657_;
  assign _0661_ = _0662_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0659_;
  assign _0663_ = _0664_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0661_;
  assign _0665_ = _0666_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0663_;
  assign _0667_ = _0668_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _0665_;
  assign _0669_ = _0670_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _0667_;
  assign _0671_ = _0672_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _0669_;
  assign _0673_ = _0674_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _0671_;
  assign _0675_ = _0676_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _0673_;
  assign _0677_ = _0678_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _0675_;
  assign _0679_ = _0680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3945.12-3956.6" *) { \ADD.sum_man [1:0], 21'h000000 } : _0034_[22:0];
  assign _0681_ = _0682_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) 23'hxxxxxx : _0679_;
  assign _0683_ = _0684_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 23'hxxxxxx : _0681_;
  assign _0685_ = _0686_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 23'hxxxxxx : _0683_;
  assign _0687_ = _0688_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 23'hxxxxxx : _0685_;
  assign _0689_ = _0690_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _0687_;
  assign _0691_ = _0692_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _0689_;
  assign _0693_ = _0694_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _0691_;
  assign _0695_ = _0696_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _0693_;
  assign _0697_ = _0698_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _0695_;
  assign _0699_ = _0700_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _0697_;
  assign _0701_ = _0702_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _0699_;
  assign _0703_ = _0704_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _0701_;
  assign _0705_ = _0706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _0703_;
  assign _0707_ = _0708_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _0705_;
  assign _0709_ = _0710_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _0707_;
  assign _0711_ = _0712_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _0709_;
  assign _0713_ = _0714_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _0711_;
  assign _0715_ = _0716_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _0713_;
  assign _0717_ = _0718_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _0715_;
  assign _0719_ = _0720_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _0717_;
  assign _0721_ = _0722_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _0719_;
  assign _0723_ = _0724_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _0721_;
  assign _0725_ = _0726_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) _0144_ : _0033_[30:23];
  assign _0727_ = _0728_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 8'hxx : _0725_;
  assign _0729_ = _0730_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 8'hxx : _0727_;
  assign _0731_ = _0732_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 8'hxx : _0729_;
  assign _0733_ = _0734_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0731_;
  assign _0735_ = _0736_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0733_;
  assign _0737_ = _0738_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0735_;
  assign _0739_ = _0740_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0737_;
  assign _0741_ = _0742_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0739_;
  assign _0743_ = _0744_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0741_;
  assign _0745_ = _0746_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0743_;
  assign _0747_ = _0748_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0745_;
  assign _0749_ = _0750_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0747_;
  assign _0751_ = _0752_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0749_;
  assign _0753_ = _0754_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0751_;
  assign _0755_ = _0756_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0753_;
  assign _0757_ = _0758_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _0755_;
  assign _0759_ = _0760_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _0757_;
  assign _0761_ = _0762_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _0759_;
  assign _0763_ = _0764_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _0761_;
  assign _0765_ = _0766_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _0763_;
  assign _0767_ = _0768_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _0765_;
  assign _0769_ = _0770_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3941.12-3956.6" *) { \ADD.sum_man [2:0], 20'h00000 } : _0033_[22:0];
  assign _0771_ = _0772_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) 23'hxxxxxx : _0769_;
  assign _0773_ = _0774_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 23'hxxxxxx : _0771_;
  assign _0775_ = _0776_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 23'hxxxxxx : _0773_;
  assign _0777_ = _0778_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _0775_;
  assign _0779_ = _0780_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _0777_;
  assign _0781_ = _0782_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _0779_;
  assign _0783_ = _0784_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _0781_;
  assign _0785_ = _0786_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _0783_;
  assign _0787_ = _0788_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _0785_;
  assign _0789_ = _0790_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _0787_;
  assign _0791_ = _0792_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _0789_;
  assign _0793_ = _0794_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _0791_;
  assign _0795_ = _0796_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _0793_;
  assign _0797_ = _0798_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _0795_;
  assign _0799_ = _0800_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _0797_;
  assign _0801_ = _0802_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _0799_;
  assign _0803_ = _0804_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _0801_;
  assign _0805_ = _0806_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _0803_;
  assign _0807_ = _0808_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _0805_;
  assign _0809_ = _0810_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _0807_;
  assign _0811_ = _0812_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _0809_;
  assign _0813_ = _0814_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) _0143_ : _0032_[30:23];
  assign _0815_ = _0816_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 8'hxx : _0813_;
  assign _0817_ = _0818_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 8'hxx : _0815_;
  assign _0819_ = _0820_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0817_;
  assign _0821_ = _0822_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0819_;
  assign _0823_ = _0824_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0821_;
  assign _0825_ = _0826_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0823_;
  assign _0827_ = _0828_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0825_;
  assign _0829_ = _0830_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0827_;
  assign _0831_ = _0832_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0829_;
  assign _0833_ = _0834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0831_;
  assign _0835_ = _0836_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0833_;
  assign _0837_ = _0838_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0835_;
  assign _0839_ = _0840_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0837_;
  assign _0841_ = _0842_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0839_;
  assign _0843_ = _0844_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _0841_;
  assign _0845_ = _0846_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _0843_;
  assign _0847_ = _0848_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _0845_;
  assign _0849_ = _0850_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _0847_;
  assign _0851_ = _0852_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _0849_;
  assign _0853_ = _0854_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _0851_;
  assign _0855_ = _0856_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3937.12-3956.6" *) { \ADD.sum_man [3:0], 19'h00000 } : _0032_[22:0];
  assign _0857_ = _0858_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) 23'hxxxxxx : _0855_;
  assign _0859_ = _0860_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 23'hxxxxxx : _0857_;
  assign _0861_ = _0862_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _0859_;
  assign _0863_ = _0864_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _0861_;
  assign _0865_ = _0866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _0863_;
  assign _0867_ = _0868_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _0865_;
  assign _0869_ = _0870_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _0867_;
  assign _0871_ = _0872_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _0869_;
  assign _0873_ = _0874_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _0871_;
  assign _0875_ = _0876_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _0873_;
  assign _0877_ = _0878_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _0875_;
  assign _0879_ = _0880_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _0877_;
  assign _0881_ = _0882_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _0879_;
  assign _0883_ = _0884_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _0881_;
  assign _0885_ = _0886_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _0883_;
  assign _0887_ = _0888_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _0885_;
  assign _0889_ = _0890_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _0887_;
  assign _0891_ = _0892_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _0889_;
  assign _0893_ = _0894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _0891_;
  assign _0895_ = _0896_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _0893_;
  assign _0897_ = _0898_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) _0142_ : _0031_[30:23];
  assign _0899_ = _0900_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 8'hxx : _0897_;
  assign _0901_ = _0902_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0899_;
  assign _0903_ = _0904_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0901_;
  assign _0905_ = _0906_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0903_;
  assign _0907_ = _0908_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0905_;
  assign _0909_ = _0910_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0907_;
  assign _0911_ = _0912_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0909_;
  assign _0913_ = _0914_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0911_;
  assign _0915_ = _0916_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0913_;
  assign _0917_ = _0918_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0915_;
  assign _0919_ = _0920_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0917_;
  assign _0921_ = _0922_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0919_;
  assign _0923_ = _0924_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0921_;
  assign _0925_ = _0926_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _0923_;
  assign _0927_ = _0928_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _0925_;
  assign _0929_ = _0930_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _0927_;
  assign _0931_ = _0932_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _0929_;
  assign _0933_ = _0934_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _0931_;
  assign _0935_ = _0936_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _0933_;
  assign _0937_ = _0938_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3933.12-3956.6" *) { \ADD.sum_man [4:0], 18'h00000 } : _0031_[22:0];
  assign _0939_ = _0940_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) 23'hxxxxxx : _0937_;
  assign _0941_ = _0942_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _0939_;
  assign _0943_ = _0944_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _0941_;
  assign _0945_ = _0946_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _0943_;
  assign _0947_ = _0948_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _0945_;
  assign _0949_ = _0950_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _0947_;
  assign _0951_ = _0952_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _0949_;
  assign _0953_ = _0954_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _0951_;
  assign _0955_ = _0956_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _0953_;
  assign _0957_ = _0958_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _0955_;
  assign _0959_ = _0960_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _0957_;
  assign _0961_ = _0962_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _0959_;
  assign _0963_ = _0964_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _0961_;
  assign _0965_ = _0966_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _0963_;
  assign _0967_ = _0968_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _0965_;
  assign _0969_ = _0970_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _0967_;
  assign _0971_ = _0972_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _0969_;
  assign _0973_ = _0974_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _0971_;
  assign _0975_ = _0976_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _0973_;
  assign _0977_ = _0978_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) _0141_ : _0030_[30:23];
  assign _0979_ = _0980_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 8'hxx : _0977_;
  assign _0981_ = _0982_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _0979_;
  assign _0983_ = _0984_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _0981_;
  assign _0985_ = _0986_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _0983_;
  assign _0987_ = _0988_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _0985_;
  assign _0989_ = _0990_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _0987_;
  assign _0991_ = _0992_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _0989_;
  assign _0993_ = _0994_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _0991_;
  assign _0995_ = _0996_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _0993_;
  assign _0997_ = _0998_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _0995_;
  assign _0999_ = _1000_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _0997_;
  assign _1001_ = _1002_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _0999_;
  assign _1003_ = _1004_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1001_;
  assign _1005_ = _1006_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1003_;
  assign _1007_ = _1008_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1005_;
  assign _1009_ = _1010_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1007_;
  assign _1011_ = _1012_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1009_;
  assign _1013_ = _1014_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1011_;
  assign _1015_ = _1016_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3929.12-3956.6" *) { \ADD.sum_man [5:0], 17'h00000 } : _0030_[22:0];
  assign _1017_ = _1018_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) 23'hxxxxxx : _1015_;
  assign _1019_ = _1020_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _1017_;
  assign _1021_ = _1022_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _1019_;
  assign _1023_ = _1024_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _1021_;
  assign _1025_ = _1026_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _1023_;
  assign _1027_ = _1028_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1025_;
  assign _1029_ = _1030_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1027_;
  assign _1031_ = _1032_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1029_;
  assign _1033_ = _1034_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1031_;
  assign _1035_ = _1036_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1033_;
  assign _1037_ = _1038_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1035_;
  assign _1039_ = _1040_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1037_;
  assign _1041_ = _1042_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1039_;
  assign _1043_ = _1044_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1041_;
  assign _1045_ = _1046_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1043_;
  assign _1047_ = _1048_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1045_;
  assign _1049_ = _1050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1047_;
  assign _1051_ = _1052_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1049_;
  assign _1053_ = _1054_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) _0140_ : _0021_[30:23];
  assign _1055_ = _1056_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 8'hxx : _1053_;
  assign _1057_ = _1058_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _1055_;
  assign _1059_ = _1060_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _1057_;
  assign _1061_ = _1062_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _1059_;
  assign _1063_ = _1064_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _1061_;
  assign _1065_ = _1066_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1063_;
  assign _1067_ = _1068_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1065_;
  assign _1069_ = _1070_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1067_;
  assign _1071_ = _1072_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1069_;
  assign _1073_ = _1074_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1071_;
  assign _1075_ = _1076_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1073_;
  assign _1077_ = _1078_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1075_;
  assign _1079_ = _1080_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1077_;
  assign _1081_ = _1082_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1079_;
  assign _1083_ = _1084_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1081_;
  assign _1085_ = _1086_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1083_;
  assign _1087_ = _1088_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1085_;
  assign _1089_ = _1090_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3925.12-3956.6" *) { \ADD.sum_man [6:0], 16'h0000 } : _0021_[22:0];
  assign _1091_ = _1092_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) 23'hxxxxxx : _1089_;
  assign _1093_ = _1094_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _1091_;
  assign _1095_ = _1096_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _1093_;
  assign _1097_ = _1098_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _1095_;
  assign _1099_ = _1100_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1097_;
  assign _1101_ = _1102_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1099_;
  assign _1103_ = _1104_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1101_;
  assign _1105_ = _1106_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1103_;
  assign _1107_ = _1108_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1105_;
  assign _1109_ = _1110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1107_;
  assign _1111_ = _1112_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1109_;
  assign _1113_ = _1114_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1111_;
  assign _1115_ = _1116_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1113_;
  assign _1117_ = _1118_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1115_;
  assign _1119_ = _1120_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1117_;
  assign _1121_ = _1122_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1119_;
  assign _1123_ = _1124_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1121_;
  assign _1125_ = _1126_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) _0139_ : _0020_[30:23];
  assign _1127_ = _1128_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 8'hxx : _1125_;
  assign _1129_ = _1130_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _1127_;
  assign _1131_ = _1132_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _1129_;
  assign _1133_ = _1134_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _1131_;
  assign _1135_ = _1136_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1133_;
  assign _1137_ = _1138_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1135_;
  assign _1139_ = _1140_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1137_;
  assign _1141_ = _1142_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1139_;
  assign _1143_ = _1144_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1141_;
  assign _1145_ = _1146_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1143_;
  assign _1147_ = _1148_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1145_;
  assign _1149_ = _1150_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1147_;
  assign _1151_ = _1152_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1149_;
  assign _1153_ = _1154_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1151_;
  assign _1155_ = _1156_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1153_;
  assign _1157_ = _1158_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1155_;
  assign _1159_ = _1160_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3921.12-3956.6" *) { \ADD.sum_man [7:0], 15'h0000 } : _0020_[22:0];
  assign _1161_ = _1162_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) 23'hxxxxxx : _1159_;
  assign _1163_ = _1164_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _1161_;
  assign _1165_ = _1166_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _1163_;
  assign _1167_ = _1168_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1165_;
  assign _1169_ = _1170_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1167_;
  assign _1171_ = _1172_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1169_;
  assign _1173_ = _1174_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1171_;
  assign _1175_ = _1176_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1173_;
  assign _1177_ = _1178_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1175_;
  assign _1179_ = _1180_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1177_;
  assign _1181_ = _1182_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1179_;
  assign _1183_ = _1184_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1181_;
  assign _1185_ = _1186_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1183_;
  assign _1187_ = _1188_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1185_;
  assign _1189_ = _1190_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1187_;
  assign _1191_ = _1192_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1189_;
  assign _1193_ = _1194_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) _0138_ : _0019_[30:23];
  assign _1195_ = _1196_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 8'hxx : _1193_;
  assign _1197_ = _1198_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _1195_;
  assign _1199_ = _1200_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _1197_;
  assign _1201_ = _1202_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1199_;
  assign _1203_ = _1204_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1201_;
  assign _1205_ = _1206_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1203_;
  assign _1207_ = _1208_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1205_;
  assign _1209_ = _1210_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1207_;
  assign _1211_ = _1212_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1209_;
  assign _1213_ = _1214_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1211_;
  assign _1215_ = _1216_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1213_;
  assign _1217_ = _1218_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1215_;
  assign _1219_ = _1220_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1217_;
  assign _1221_ = _1222_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1219_;
  assign _1223_ = _1224_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1221_;
  assign _1225_ = _1226_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3917.12-3956.6" *) { \ADD.sum_man [8:0], 14'h0000 } : _0019_[22:0];
  assign _1227_ = _1228_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) 23'hxxxxxx : _1225_;
  assign _1229_ = _1230_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _1227_;
  assign _1231_ = _1232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1229_;
  assign _1233_ = _1234_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1231_;
  assign _1235_ = _1236_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1233_;
  assign _1237_ = _1238_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1235_;
  assign _1239_ = _1240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1237_;
  assign _1241_ = _1242_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1239_;
  assign _1243_ = _1244_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1241_;
  assign _1245_ = _1246_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1243_;
  assign _1247_ = _1248_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1245_;
  assign _1249_ = _1250_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1247_;
  assign _1251_ = _1252_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1249_;
  assign _1253_ = _1254_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1251_;
  assign _1255_ = _1256_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1253_;
  assign _1257_ = _1258_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) _0137_ : _0018_[30:23];
  assign _1259_ = _1260_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 8'hxx : _1257_;
  assign _1261_ = _1262_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _1259_;
  assign _1263_ = _1264_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1261_;
  assign _1265_ = _1266_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1263_;
  assign _1267_ = _1268_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1265_;
  assign _1269_ = _1270_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1267_;
  assign _1271_ = _1272_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1269_;
  assign _1273_ = _1274_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1271_;
  assign _1275_ = _1276_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1273_;
  assign _1277_ = _1278_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1275_;
  assign _1279_ = _1280_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1277_;
  assign _1281_ = _1282_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1279_;
  assign _1283_ = _1284_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1281_;
  assign _1285_ = _1286_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1283_;
  assign _1287_ = _1288_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3913.12-3956.6" *) { \ADD.sum_man [9:0], 13'h0000 } : _0018_[22:0];
  assign _1289_ = _1290_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) 23'hxxxxxx : _1287_;
  assign _1291_ = _1292_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1289_;
  assign _1293_ = _1294_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1291_;
  assign _1295_ = _1296_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1293_;
  assign _1297_ = _1298_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1295_;
  assign _1299_ = _1300_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1297_;
  assign _1301_ = _1302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1299_;
  assign _1303_ = _1304_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1301_;
  assign _1305_ = _1306_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1303_;
  assign _1307_ = _1308_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1305_;
  assign _1309_ = _1310_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1307_;
  assign _1311_ = _1312_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1309_;
  assign _1313_ = _1314_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1311_;
  assign _1315_ = _1316_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1313_;
  assign _1317_ = _1318_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) _0136_ : _0017_[30:23];
  assign _1319_ = _1320_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 8'hxx : _1317_;
  assign _1321_ = _1322_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1319_;
  assign _1323_ = _1324_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1321_;
  assign _1325_ = _1326_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1323_;
  assign _1327_ = _1328_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1325_;
  assign _1329_ = _1330_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1327_;
  assign _1331_ = _1332_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1329_;
  assign _1333_ = _1334_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1331_;
  assign _1335_ = _1336_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1333_;
  assign _1337_ = _1338_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1335_;
  assign _1339_ = _1340_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1337_;
  assign _1341_ = _1342_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1339_;
  assign _1343_ = _1344_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1341_;
  assign _1345_ = _1346_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3909.12-3956.6" *) { \ADD.sum_man [10:0], 12'h000 } : _0017_[22:0];
  assign _1347_ = _1348_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) 23'hxxxxxx : _1345_;
  assign _1349_ = _1350_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1347_;
  assign _1351_ = _1352_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1349_;
  assign _1353_ = _1354_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1351_;
  assign _1355_ = _1356_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1353_;
  assign _1357_ = _1358_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1355_;
  assign _1359_ = _1360_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1357_;
  assign _1361_ = _1362_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1359_;
  assign _1363_ = _1364_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1361_;
  assign _1365_ = _1366_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1363_;
  assign _1367_ = _1368_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1365_;
  assign _1369_ = _1370_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1367_;
  assign _1371_ = _1372_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1369_;
  assign _1373_ = _1374_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) _0135_ : _0016_[30:23];
  assign _1375_ = _1376_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 8'hxx : _1373_;
  assign _1377_ = _1378_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1375_;
  assign _1379_ = _1380_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1377_;
  assign _1381_ = _1382_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1379_;
  assign _1383_ = _1384_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1381_;
  assign _1385_ = _1386_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1383_;
  assign _1387_ = _1388_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1385_;
  assign _1389_ = _1390_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1387_;
  assign _1391_ = _1392_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1389_;
  assign _1393_ = _1394_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1391_;
  assign _1395_ = _1396_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1393_;
  assign _1397_ = _1398_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1395_;
  assign _1399_ = _1400_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3905.12-3956.6" *) { \ADD.sum_man [11:0], 11'h000 } : _0016_[22:0];
  assign _1401_ = _1402_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) 23'hxxxxxx : _1399_;
  assign _1403_ = _1404_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1401_;
  assign _1405_ = _1406_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1403_;
  assign _1407_ = _1408_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1405_;
  assign _1409_ = _1410_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1407_;
  assign _1411_ = _1412_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1409_;
  assign _1413_ = _1414_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1411_;
  assign _1415_ = _1416_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1413_;
  assign _1417_ = _1418_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1415_;
  assign _1419_ = _1420_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1417_;
  assign _1421_ = _1422_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1419_;
  assign _1423_ = _1424_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1421_;
  assign _1425_ = _1426_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) _0134_ : _0015_[30:23];
  assign _1427_ = _1428_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 8'hxx : _1425_;
  assign _1429_ = _1430_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1427_;
  assign _1431_ = _1432_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1429_;
  assign _1433_ = _1434_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1431_;
  assign _1435_ = _1436_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1433_;
  assign _1437_ = _1438_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1435_;
  assign _1439_ = _1440_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1437_;
  assign _1441_ = _1442_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1439_;
  assign _1443_ = _1444_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1441_;
  assign _1445_ = _1446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1443_;
  assign _1447_ = _1448_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1445_;
  assign _1449_ = _1450_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3901.12-3956.6" *) { \ADD.sum_man [12:0], 10'h000 } : _0015_[22:0];
  assign _1451_ = _1452_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) 23'hxxxxxx : _1449_;
  assign _1453_ = _1454_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1451_;
  assign _1455_ = _1456_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1453_;
  assign _1457_ = _1458_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1455_;
  assign _1459_ = _1460_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1457_;
  assign _1461_ = _1462_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1459_;
  assign _1463_ = _1464_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1461_;
  assign _1465_ = _1466_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1463_;
  assign _1467_ = _1468_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1465_;
  assign _1469_ = _1470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1467_;
  assign _1471_ = _1472_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1469_;
  assign _1473_ = _1474_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) _0133_ : _0014_[30:23];
  assign _1475_ = _1476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 8'hxx : _1473_;
  assign _1477_ = _1478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1475_;
  assign _1479_ = _1480_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1477_;
  assign _1481_ = _1482_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1479_;
  assign _1483_ = _1484_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1481_;
  assign _1485_ = _1486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1483_;
  assign _1487_ = _1488_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1485_;
  assign _1489_ = _1490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1487_;
  assign _1491_ = _1492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1489_;
  assign _1493_ = _1494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1491_;
  assign _1495_ = _1496_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3897.12-3956.6" *) { \ADD.sum_man [13:0], 9'h000 } : _0014_[22:0];
  assign _1497_ = _1498_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) 23'hxxxxxx : _1495_;
  assign _1499_ = _1500_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1497_;
  assign _1501_ = _1502_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1499_;
  assign _1503_ = _1504_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1501_;
  assign _1505_ = _1506_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1503_;
  assign _1507_ = _1508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1505_;
  assign _1509_ = _1510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1507_;
  assign _1511_ = _1512_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1509_;
  assign _1513_ = _1514_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1511_;
  assign _1515_ = _1516_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1513_;
  assign _1517_ = _1518_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) _0132_ : _0013_[30:23];
  assign _1519_ = _1520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 8'hxx : _1517_;
  assign _1521_ = _1522_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1519_;
  assign _1523_ = _1524_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1521_;
  assign _1525_ = _1526_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1523_;
  assign _1527_ = _1528_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1525_;
  assign _1529_ = _1530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1527_;
  assign _1531_ = _1532_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1529_;
  assign _1533_ = _1534_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1531_;
  assign _1535_ = _1536_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1533_;
  assign _1537_ = _1538_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3893.12-3956.6" *) { \ADD.sum_man [14:0], 8'h00 } : _0013_[22:0];
  assign _1539_ = _1540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) 23'hxxxxxx : _1537_;
  assign _1541_ = _1542_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1539_;
  assign _1543_ = _1544_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1541_;
  assign _1545_ = _1546_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1543_;
  assign _1547_ = _1548_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1545_;
  assign _1549_ = _1550_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1547_;
  assign _1551_ = _1552_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1549_;
  assign _1553_ = _1554_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1551_;
  assign _1555_ = _1556_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1553_;
  assign _1557_ = _1558_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) _0131_ : _0012_[30:23];
  assign _1559_ = _1560_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 8'hxx : _1557_;
  assign _1561_ = _1562_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1559_;
  assign _1563_ = _1564_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1561_;
  assign _1565_ = _1566_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1563_;
  assign _1567_ = _1568_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1565_;
  assign _1569_ = _1570_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1567_;
  assign _1571_ = _1572_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1569_;
  assign _1573_ = _1574_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1571_;
  assign _1575_ = _1576_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3889.12-3956.6" *) { \ADD.sum_man [15:0], 7'h00 } : _0012_[22:0];
  assign _1577_ = _1578_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) 23'hxxxxxx : _1575_;
  assign _1579_ = _1580_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1577_;
  assign _1581_ = _1582_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1579_;
  assign _1583_ = _1584_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1581_;
  assign _1585_ = _1586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1583_;
  assign _1587_ = _1588_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1585_;
  assign _1589_ = _1590_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1587_;
  assign _1591_ = _1592_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1589_;
  assign _1593_ = _1594_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) _0130_ : _0056_[30:23];
  assign _1595_ = _1596_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 8'hxx : _1593_;
  assign _1597_ = _1598_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1595_;
  assign _1599_ = _1600_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1597_;
  assign _1601_ = _1602_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1599_;
  assign _1603_ = _1604_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1601_;
  assign _1605_ = _1606_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1603_;
  assign _1607_ = _1608_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1605_;
  assign _1609_ = _1610_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3885.12-3956.6" *) { \ADD.sum_man [16:0], 6'h00 } : _0056_[22:0];
  assign _1611_ = _1612_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) 23'hxxxxxx : _1609_;
  assign _1613_ = _1614_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1611_;
  assign _1615_ = _1616_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1613_;
  assign _1617_ = _1618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1615_;
  assign _1619_ = _1620_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1617_;
  assign _1621_ = _1622_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1619_;
  assign _1623_ = _1624_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1621_;
  assign _1625_ = _1626_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) _0129_ : _0055_[30:23];
  assign _1627_ = _1628_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 8'hxx : _1625_;
  assign _1629_ = _1630_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1627_;
  assign _1631_ = _1632_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1629_;
  assign _1633_ = _1634_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1631_;
  assign _1635_ = _1636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1633_;
  assign _1637_ = _1638_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1635_;
  assign _1639_ = _1640_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3881.12-3956.6" *) { \ADD.sum_man [17:0], 5'h00 } : _0055_[22:0];
  assign _1641_ = _1642_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) 23'hxxxxxx : _1639_;
  assign _1643_ = _1644_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1641_;
  assign _1645_ = _1646_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1643_;
  assign _1647_ = _1648_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1645_;
  assign _1649_ = _1650_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1647_;
  assign _1651_ = _1652_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1649_;
  assign _1653_ = _1654_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) _0128_ : _0054_[30:23];
  assign _1655_ = _1656_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 8'hxx : _1653_;
  assign _1657_ = _1658_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1655_;
  assign _1659_ = _1660_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1657_;
  assign _1661_ = _1662_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1659_;
  assign _1663_ = _1664_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1661_;
  assign _1665_ = _1666_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3877.12-3956.6" *) { \ADD.sum_man [18:0], 4'h0 } : _0054_[22:0];
  assign _1667_ = _1668_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) 23'hxxxxxx : _1665_;
  assign _1669_ = _1670_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1667_;
  assign _1671_ = _1672_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1669_;
  assign _1673_ = _1674_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1671_;
  assign _1675_ = _1676_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1673_;
  assign _1677_ = _1678_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) _0127_ : _0053_[30:23];
  assign _1679_ = _1680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 8'hxx : _1677_;
  assign _1681_ = _1682_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1679_;
  assign _1683_ = _1684_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1681_;
  assign _1685_ = _1686_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1683_;
  assign _1687_ = _1688_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3873.12-3956.6" *) { \ADD.sum_man [19:0], 3'h0 } : _0053_[22:0];
  assign _1689_ = _1690_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) 23'hxxxxxx : _1687_;
  assign _1691_ = _1692_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1689_;
  assign _1693_ = _1694_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1691_;
  assign _1695_ = _1696_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1693_;
  assign _1697_ = _1698_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) _0126_ : _0050_[30:23];
  assign _1699_ = _1700_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 8'hxx : _1697_;
  assign _1701_ = _1702_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1699_;
  assign _1703_ = _1704_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1701_;
  assign _1705_ = _1706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3869.12-3956.6" *) { \ADD.sum_man [20:0], 2'h0 } : _0050_[22:0];
  assign _1707_ = _1708_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) 23'hxxxxxx : _1705_;
  assign _1709_ = _1710_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1707_;
  assign _1711_ = _1712_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1709_;
  assign _1713_ = _1714_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) _0125_ : _0047_[30:23];
  assign _1715_ = _1716_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 8'hxx : _1713_;
  assign _1717_ = _1718_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1715_;
  assign _1719_ = _1720_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3865.12-3956.6" *) { \ADD.sum_man [21:0], 1'h0 } : _0047_[22:0];
  assign _1721_ = _1722_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) 23'hxxxxxx : _1719_;
  assign _1723_ = _1724_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1721_;
  assign _1725_ = _1726_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) \ADD.a_exp  : _0044_[30:23];
  assign _1727_ = _1728_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 8'hxx : _1725_;
  assign _1729_ = _1730_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3861.12-3956.6" *) \ADD.sum_man [22:0] : _0044_[22:0];
  assign _1731_ = _1732_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) 23'hxxxxxx : _1729_;
  assign _1733_ = _1734_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) _0059_ : _0038_[30:23];
  assign _1735_ = _1736_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:3857.3-3956.6" *) \ADD.sum_man [23:1] : _0038_[22:0];
  function [23:0] _2709_;
    input [23:0] a;
    input [551:0] b;
    input [22:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        _2709_ = b[23:0];
      23'b?????????????????????1?:
        _2709_ = b[47:24];
      23'b????????????????????1??:
        _2709_ = b[71:48];
      23'b???????????????????1???:
        _2709_ = b[95:72];
      23'b??????????????????1????:
        _2709_ = b[119:96];
      23'b?????????????????1?????:
        _2709_ = b[143:120];
      23'b????????????????1??????:
        _2709_ = b[167:144];
      23'b???????????????1???????:
        _2709_ = b[191:168];
      23'b??????????????1????????:
        _2709_ = b[215:192];
      23'b?????????????1?????????:
        _2709_ = b[239:216];
      23'b????????????1??????????:
        _2709_ = b[263:240];
      23'b???????????1???????????:
        _2709_ = b[287:264];
      23'b??????????1????????????:
        _2709_ = b[311:288];
      23'b?????????1?????????????:
        _2709_ = b[335:312];
      23'b????????1??????????????:
        _2709_ = b[359:336];
      23'b???????1???????????????:
        _2709_ = b[383:360];
      23'b??????1????????????????:
        _2709_ = b[407:384];
      23'b?????1?????????????????:
        _2709_ = b[431:408];
      23'b????1??????????????????:
        _2709_ = b[455:432];
      23'b???1???????????????????:
        _2709_ = b[479:456];
      23'b??1????????????????????:
        _2709_ = b[503:480];
      23'b?1?????????????????????:
        _2709_ = b[527:504];
      23'b1??????????????????????:
        _2709_ = b[551:528];
      default:
        _2709_ = a;
    endcase
  endfunction
  assign _1737_ = _2709_({ 1'h0, B[22:0] }, { _0206_, _0207_, _0208_, _0209_, _0210_, _0211_, _0212_, _0213_, _0214_, _0215_, _0216_, _0217_, _0218_, _0219_, _0220_, _0221_, _0222_, _0223_, _0224_, _0225_, _0226_, _0227_, _0228_ }, { _1760_, _1759_, _1758_, _1757_, _1756_, _1755_, _1754_, _1753_, _1752_, _1751_, _1750_, _1749_, _1748_, _1747_, _1746_, _1745_, _1744_, _1743_, _1742_, _1741_, _1740_, _1739_, _1738_ });
  assign _1738_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h17;
  assign _1739_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h16;
  assign _1740_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h15;
  assign _1741_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h14;
  assign _1742_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h13;
  assign _1743_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h12;
  assign _1744_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h11;
  assign _1745_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h10;
  assign _1746_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0f;
  assign _1747_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0e;
  assign _1748_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0d;
  assign _1749_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0c;
  assign _1750_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0b;
  assign _1751_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h0a;
  assign _1752_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h09;
  assign _1753_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h08;
  assign _1754_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h07;
  assign _1755_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h06;
  assign _1756_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h05;
  assign _1757_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h04;
  assign _1758_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h03;
  assign _1759_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h02;
  assign _1760_ = \MUL.prenormer.shiftb  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4908.3-5004.10" *) 5'h01;
  function [23:0] _2733_;
    input [23:0] a;
    input [551:0] b;
    input [22:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *)
    (* parallel_case *)
    casez (s)
      23'b??????????????????????1:
        _2733_ = b[23:0];
      23'b?????????????????????1?:
        _2733_ = b[47:24];
      23'b????????????????????1??:
        _2733_ = b[71:48];
      23'b???????????????????1???:
        _2733_ = b[95:72];
      23'b??????????????????1????:
        _2733_ = b[119:96];
      23'b?????????????????1?????:
        _2733_ = b[143:120];
      23'b????????????????1??????:
        _2733_ = b[167:144];
      23'b???????????????1???????:
        _2733_ = b[191:168];
      23'b??????????????1????????:
        _2733_ = b[215:192];
      23'b?????????????1?????????:
        _2733_ = b[239:216];
      23'b????????????1??????????:
        _2733_ = b[263:240];
      23'b???????????1???????????:
        _2733_ = b[287:264];
      23'b??????????1????????????:
        _2733_ = b[311:288];
      23'b?????????1?????????????:
        _2733_ = b[335:312];
      23'b????????1??????????????:
        _2733_ = b[359:336];
      23'b???????1???????????????:
        _2733_ = b[383:360];
      23'b??????1????????????????:
        _2733_ = b[407:384];
      23'b?????1?????????????????:
        _2733_ = b[431:408];
      23'b????1??????????????????:
        _2733_ = b[455:432];
      23'b???1???????????????????:
        _2733_ = b[479:456];
      23'b??1????????????????????:
        _2733_ = b[503:480];
      23'b?1?????????????????????:
        _2733_ = b[527:504];
      23'b1??????????????????????:
        _2733_ = b[551:528];
      default:
        _2733_ = a;
    endcase
  endfunction
  assign _1761_ = _2733_({ 1'h0, A[22:0] }, { _0183_, _0184_, _0185_, _0186_, _0187_, _0188_, _0189_, _0190_, _0191_, _0192_, _0193_, _0194_, _0195_, _0196_, _0197_, _0198_, _0199_, _0200_, _0201_, _0202_, _0203_, _0204_, _0205_ }, { _1784_, _1783_, _1782_, _1781_, _1780_, _1779_, _1778_, _1777_, _1776_, _1775_, _1774_, _1773_, _1772_, _1771_, _1770_, _1769_, _1768_, _1767_, _1766_, _1765_, _1764_, _1763_, _1762_ });
  assign _1762_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h17;
  assign _1763_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h16;
  assign _1764_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h15;
  assign _1765_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h14;
  assign _1766_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h13;
  assign _1767_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h12;
  assign _1768_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h11;
  assign _1769_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h10;
  assign _1770_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0f;
  assign _1771_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0e;
  assign _1772_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0d;
  assign _1773_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0c;
  assign _1774_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0b;
  assign _1775_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h0a;
  assign _1776_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h09;
  assign _1777_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h08;
  assign _1778_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h07;
  assign _1779_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h06;
  assign _1780_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h05;
  assign _1781_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h04;
  assign _1782_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h03;
  assign _1783_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h02;
  assign _1784_ = \MUL.prenormer.shifta  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:4805.3-4901.10" *) 5'h01;
  function [95:0] _2757_;
    input [95:0] a;
    input [2975:0] b;
    input [30:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *)
    (* parallel_case *)
    casez (s)
      31'b??????????????????????????????1:
        _2757_ = b[95:0];
      31'b?????????????????????????????1?:
        _2757_ = b[191:96];
      31'b????????????????????????????1??:
        _2757_ = b[287:192];
      31'b???????????????????????????1???:
        _2757_ = b[383:288];
      31'b??????????????????????????1????:
        _2757_ = b[479:384];
      31'b?????????????????????????1?????:
        _2757_ = b[575:480];
      31'b????????????????????????1??????:
        _2757_ = b[671:576];
      31'b???????????????????????1???????:
        _2757_ = b[767:672];
      31'b??????????????????????1????????:
        _2757_ = b[863:768];
      31'b?????????????????????1?????????:
        _2757_ = b[959:864];
      31'b????????????????????1??????????:
        _2757_ = b[1055:960];
      31'b???????????????????1???????????:
        _2757_ = b[1151:1056];
      31'b??????????????????1????????????:
        _2757_ = b[1247:1152];
      31'b?????????????????1?????????????:
        _2757_ = b[1343:1248];
      31'b????????????????1??????????????:
        _2757_ = b[1439:1344];
      31'b???????????????1???????????????:
        _2757_ = b[1535:1440];
      31'b??????????????1????????????????:
        _2757_ = b[1631:1536];
      31'b?????????????1?????????????????:
        _2757_ = b[1727:1632];
      31'b????????????1??????????????????:
        _2757_ = b[1823:1728];
      31'b???????????1???????????????????:
        _2757_ = b[1919:1824];
      31'b??????????1????????????????????:
        _2757_ = b[2015:1920];
      31'b?????????1?????????????????????:
        _2757_ = b[2111:2016];
      31'b????????1??????????????????????:
        _2757_ = b[2207:2112];
      31'b???????1???????????????????????:
        _2757_ = b[2303:2208];
      31'b??????1????????????????????????:
        _2757_ = b[2399:2304];
      31'b?????1?????????????????????????:
        _2757_ = b[2495:2400];
      31'b????1??????????????????????????:
        _2757_ = b[2591:2496];
      31'b???1???????????????????????????:
        _2757_ = b[2687:2592];
      31'b??1????????????????????????????:
        _2757_ = b[2783:2688];
      31'b?1?????????????????????????????:
        _2757_ = b[2879:2784];
      31'b1??????????????????????????????:
        _2757_ = b[2975:2880];
      default:
        _2757_ = a;
    endcase
  endfunction
  assign _1785_ = _2757_({ _0174_, 48'h000000000000 }, { _0352_, _0353_, _0354_, _0355_, _0356_, _0357_, _0358_, _0359_, _0360_, _0361_, _0362_, _0363_, _0364_, _0365_, _0366_, _0367_, _0368_, _0369_, _0370_, _0371_, _0372_, _0373_, _0374_, _0375_, _0376_, _0377_, _0378_, _0379_, _0380_, _0381_, _0382_ }, { _1816_, _1815_, _1814_, _1813_, _1812_, _1811_, _1810_, _1809_, _1808_, _1807_, _1806_, _1805_, _1804_, _1803_, _1802_, _1801_, _1800_, _1799_, _1798_, _1797_, _1796_, _1795_, _1794_, _1793_, _1792_, _1791_, _1790_, _1789_, _1788_, _1787_, _1786_ });
  assign _1786_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1f;
  assign _1787_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1e;
  assign _1788_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1d;
  assign _1789_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1c;
  assign _1790_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1b;
  assign _1791_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h1a;
  assign _1792_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h19;
  assign _1793_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h18;
  assign _1794_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h17;
  assign _1795_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h16;
  assign _1796_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h15;
  assign _1797_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h14;
  assign _1798_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h13;
  assign _1799_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h12;
  assign _1800_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h11;
  assign _1801_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h10;
  assign _1802_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0f;
  assign _1803_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0e;
  assign _1804_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0d;
  assign _1805_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0c;
  assign _1806_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0b;
  assign _1807_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h0a;
  assign _1808_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h09;
  assign _1809_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h08;
  assign _1810_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h07;
  assign _1811_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h06;
  assign _1812_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h05;
  assign _1813_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h04;
  assign _1814_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h03;
  assign _1815_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h02;
  assign _1816_ = \MUL.shifter.actualshiftamt  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/LU32PEEng.v:5121.3-5249.10" *) 5'h01;
  assign dummy_wire = _1817_;
  assign \MUL.inexact_or_shiftloss  = _0150_;
  assign \MUL.shiftloss_or_inexact  = _0151_;
  assign \MUL.still_tiny_or_tiny_and_denormround  = _0152_;
  assign \MUL.preprocesser.signa  = \MUL.preprocesser.a [31];
  assign \MUL.preprocesser.signb  = \MUL.preprocesser.b [31];
  assign \MUL.preprocesser.sign  = _0303_;
  assign \MUL.preprocesser.siga  = \MUL.preprocesser.a [22:0];
  assign \MUL.preprocesser.sigb  = \MUL.preprocesser.b [22:0];
  assign \MUL.preprocesser.asigzero  = _0287_;
  assign \MUL.preprocesser.bsigzero  = _0288_;
  assign \MUL.preprocesser.expa  = \MUL.preprocesser.a [30:23];
  assign \MUL.preprocesser.expb  = \MUL.preprocesser.b [30:23];
  assign \MUL.preprocesser.aexpzero  = _0289_;
  assign \MUL.preprocesser.bexpzero  = _0290_;
  assign \MUL.preprocesser.aexpfull  = _0297_;
  assign \MUL.preprocesser.bexpfull  = _0298_;
  assign \MUL.preprocesser.zero  = _0295_;
  assign \MUL.preprocesser.aisnan  = _0281_;
  assign \MUL.preprocesser.bisnan  = _0282_;
  assign \MUL.preprocesser.infinity  = _0296_;
  assign \MUL.preprocesser.aisdenorm  = _0285_;
  assign \MUL.preprocesser.bisdenorm  = _0286_;
  assign \MUL.preprocesser.roundmode  = \MUL.preprocesser.control ;
  assign \MUL.preprocesser.a  = \MUL.a ;
  assign \MUL.preprocesser.b  = \MUL.b ;
  assign \MUL.zero  = \MUL.preprocesser.zero ;
  assign \MUL.aisnan  = \MUL.preprocesser.aisnan ;
  assign \MUL.bisnan  = \MUL.preprocesser.bisnan ;
  assign \MUL.aisdenorm  = \MUL.preprocesser.aisdenorm ;
  assign \MUL.bisdenorm  = \MUL.preprocesser.bisdenorm ;
  assign \MUL.infinity  = \MUL.preprocesser.infinity ;
  assign \MUL.preprocesser.control  = \MUL.control ;
  assign \MUL.roundmode  = \MUL.preprocesser.roundmode ;
  assign \MUL.sign  = \MUL.preprocesser.sign ;
  assign \MUL.specialer.infandzero  = _0386_;
  assign \MUL.specialer.aishighernan  = _0387_;
  assign \MUL.specialer.highernan  = _0397_;
  assign \MUL.specialer.special  = _0398_;
  assign \MUL.specialer.specialcase  = _0394_;
  assign \MUL.specialer.invalid  = \MUL.specialer.infandzero ;
  assign \MUL.specialer.specialsign  = _0402_;
  assign \MUL.specialer.specialsigncase  = _0396_;
  assign \MUL.specialer.a  = \MUL.a ;
  assign \MUL.specialer.b  = \MUL.b ;
  assign \MUL.special  = \MUL.specialer.special ;
  assign \MUL.specialsign  = \MUL.specialer.specialsign ;
  assign \MUL.specialer.zero  = \MUL.zero ;
  assign \MUL.specialer.aisnan  = \MUL.aisnan ;
  assign \MUL.specialer.bisnan  = \MUL.bisnan ;
  assign \MUL.specialer.infinity  = \MUL.infinity ;
  assign \MUL.invalid  = \MUL.specialer.invalid ;
  assign \MUL.specialcase  = \MUL.specialer.specialcase ;
  assign \MUL.specialsigncase  = \MUL.specialer.specialsigncase ;
  assign \MUL.prenormer.expa  = { 2'h0, \MUL.prenormer.a [30:23] };
  assign \MUL.prenormer.expb  = { 2'h0, \MUL.prenormer.b [30:23] };
  assign \MUL.prenormer.shifta  = _0231_[4:0];
  assign \MUL.prenormer.shiftb  = _0253_[4:0];
  assign \MUL.prenormer.modexpa  = _0275_[9:0];
  assign \MUL.prenormer.modexpb  = _0276_[9:0];
  assign \MUL.prenormer.norma  = _0277_;
  assign \MUL.prenormer.normb  = _0278_;
  assign \MUL.prenormer.a  = \MUL.a [30:0];
  assign \MUL.prenormer.b  = \MUL.b [30:0];
  assign \MUL.norma  = \MUL.prenormer.norma ;
  assign \MUL.normb  = \MUL.prenormer.normb ;
  assign \MUL.expa  = \MUL.prenormer.modexpa ;
  assign \MUL.expb  = \MUL.prenormer.modexpb ;
  assign \MUL.prenormer.aisdenorm  = \MUL.aisdenorm ;
  assign \MUL.prenormer.bisdenorm  = \MUL.bisdenorm ;
  assign \MUL.multiplier.prod  = _0172_;
  assign \MUL.multiplier.twoormore  = \MUL.multiplier.prod [47];
  assign \MUL.multiplier.norma  = \MUL.norma ;
  assign \MUL.multiplier.normb  = \MUL.normb ;
  assign \MUL.prod  = \MUL.multiplier.prod ;
  assign \MUL.twoormore  = \MUL.multiplier.twoormore ;
  assign \MUL.exponenter.expsum  = _0161_[9:0];
  assign \MUL.exponenter.tiny  = _0163_;
  assign \MUL.exponenter.expa  = \MUL.expa ;
  assign \MUL.exponenter.expb  = \MUL.expb ;
  assign \MUL.expsum  = \MUL.exponenter.expsum ;
  assign \MUL.exponenter.twoormore  = \MUL.twoormore ;
  assign \MUL.tiny  = \MUL.exponenter.tiny ;
  assign \MUL.normalizer.normalized  = _0174_;
  assign \MUL.normalizer.prod  = \MUL.prod ;
  assign \MUL.normalized  = \MUL.normalizer.normalized ;
  assign \MUL.normalizer.tiny  = \MUL.tiny ;
  assign \MUL.normalizer.twoormore  = \MUL.twoormore ;
  assign \MUL.shifter.preshift  = { \MUL.shifter.normalized , 48'h000000000000 };
  assign \MUL.shifter.shiftamt  = _0348_;
  assign \MUL.shifter.doshift  = _0349_;
  assign \MUL.shifter.tozero  = _0343_;
  assign \MUL.shifter.actualshiftamt  = _0383_[4:0];
  assign \MUL.shifter.shiftprod  = _0384_;
  assign \MUL.shifter.shiftloss  = _0350_;
  assign \MUL.shifter.shiftexp  = _0385_[9:0];
  assign \MUL.shifter.normalized  = \MUL.normalized ;
  assign \MUL.shifter.selectedexp  = \MUL.expsum ;
  assign \MUL.shiftprod  = \MUL.shifter.shiftprod ;
  assign \MUL.shiftexp  = \MUL.shifter.shiftexp ;
  assign \MUL.shiftloss  = \MUL.shifter.shiftloss ;
  assign \MUL.rounder.roundzero  = _0323_;
  assign \MUL.rounder.roundinf  = _0308_;
  assign \MUL.rounder.MSBits  = \MUL.rounder.shiftprod [95:73];
  assign \MUL.rounder.MSBitsplus1  = _0304_[23:0];
  assign \MUL.rounder.roundbits  = \MUL.rounder.shiftprod [73:72];
  assign \MUL.rounder.stickybit  = _0324_;
  assign \MUL.rounder.denormsticky  = _0325_;
  assign \MUL.rounder.rounddecision  = _0310_;
  assign \MUL.rounder.denormround  = _0314_;
  assign \MUL.rounder.roundoverflow  = _0315_;
  assign \MUL.rounder.roundprod  = _0337_[22:0];
  assign \MUL.rounder.inexact  = _0330_;
  assign \MUL.rounder.tempexp  = _0305_;
  assign \MUL.rounder.overflow  = _0331_;
  assign \MUL.rounder.roundexp  = \MUL.rounder.tempexp [7:0];
  assign \MUL.rounder.stilltiny  = _0318_;
  assign \MUL.rounder.shiftprod  = \MUL.shiftprod ;
  assign \MUL.rounder.shiftexp  = \MUL.shiftexp ;
  assign \MUL.rounder.shiftloss  = \MUL.shiftloss ;
  assign \MUL.roundprod  = \MUL.rounder.roundprod ;
  assign \MUL.roundexp  = \MUL.rounder.roundexp ;
  assign \MUL.rounder.roundmode  = \MUL.roundmode ;
  assign \MUL.rounder.sign  = \MUL.sign ;
  assign \MUL.rounder.tiny  = \MUL.tiny ;
  assign \MUL.inexact  = \MUL.rounder.inexact ;
  assign \MUL.overflow  = \MUL.rounder.overflow ;
  assign \MUL.stilltiny  = \MUL.rounder.stilltiny ;
  assign \MUL.denormround  = \MUL.rounder.denormround ;
  assign \MUL.flager.flags [0] = 1'h0;
  assign \MUL.flager.flags [1] = \MUL.flager.invalid ;
  assign \MUL.flager.flags [2] = _0166_;
  assign \MUL.flager.flags [3] = _0167_;
  assign \MUL.flager.flags [4] = \MUL.flager.tiny ;
  assign \MUL.flager.invalid  = \MUL.invalid ;
  assign \MUL.flager.overflow  = \MUL.overflow ;
  assign \MUL.flager.inexact  = \MUL.inexact_or_shiftloss ;
  assign \MUL.flager.underflow  = \MUL.shiftloss_or_inexact ;
  assign \MUL.flager.tiny  = \MUL.stilltiny_or_tiny_and_denormround ;
  assign \MUL.flager.specialcase  = \MUL.specialcase ;
  assign \MUL.flags  = \MUL.flager.flags ;
  assign \MUL.assembler.rounded [22:0] = \MUL.assembler.roundprod ;
  assign \MUL.assembler.rounded [30:23] = \MUL.assembler.shiftexp ;
  assign \MUL.assembler.overflowvalue  = _0153_;
  assign \MUL.assembler.y [31] = _0156_;
  assign \MUL.assembler.y [30:0] = _0157_;
  assign \MUL.assembler.roundprod  = \MUL.roundprod ;
  assign \MUL.assembler.special  = \MUL.special ;
  assign \MUL.y  = \MUL.assembler.y ;
  assign \MUL.assembler.sign  = \MUL.sign ;
  assign \MUL.assembler.specialsign  = \MUL.specialsign ;
  assign \MUL.assembler.shiftexp  = \MUL.roundexp ;
  assign \MUL.assembler.specialcase  = \MUL.specialcase ;
  assign \MUL.assembler.specialsigncase  = \MUL.specialsigncase ;
  assign \MUL.assembler.roundmode  = \MUL.roundmode ;
  assign \MUL.assembler.overflow  = \MUL.flags [3];
  assign dummy_wire_2 = \MUL.flags ;
  assign \MUL.control  = 2'h0;
  assign mult_comp_result = \MUL.y_out ;
  assign \MUL.b  = B;
  assign \MUL.a  = A;
  assign \MUL.clk  = clk;
  assign addition_result = \ADD.sum ;
  assign \ADD.b1  = dummy_wire;
  assign \ADD.a1  = C;
  assign \ADD.clock  = clk;
  assign _0005_ = _1817_;
  assign _0002_ = C;
  assign _0011_ = _0029_;
  assign _0006_ = _0024_;
  assign _0004_ = _0023_;
  assign _0003_ = _0022_;
  assign _0010_ = _0028_;
  assign _0009_ = _0027_;
  assign _0007_ = _0025_;
  assign _0008_ = _0026_;
  assign _0148_ = { _0156_, _0157_ };
  assign _0178_ = _0180_;
  assign _0177_ = _0179_;
  assign _0341_ = _0342_;
  assign _0001_ = \MUL.y_out ;
  assign _0000_ = \ADD.sum ;
  assign _0429_ = _0060_;
  assign _0431_ = _0064_;
  assign _0043_ = _0430_;
  assign _0433_ = _0064_;
  assign _0035_ = _0432_;
  assign _0435_ = _0060_;
  assign _0437_ = _0064_;
  assign _0037_ = _0436_;
  assign _0439_ = _0064_;
  assign _0042_ = _0438_;
  assign _0441_ = _0060_;
  assign _0443_ = _0064_;
  assign _0041_ = _0442_;
  assign _0470_ = _0064_;
  assign _0036_ = _0469_;
  assign _0472_ = _0064_;
  assign _0022_ = _0471_;
  assign _0474_ = _0064_;
  assign _0024_ = _0473_;
  assign _0476_ = _0064_;
  assign _0023_ = _0475_;
  assign _0478_ = _0064_;
  assign _0029_ = _0477_;
  assign _0480_ = _0025_;
  assign _0482_ = _0063_;
  assign _0484_ = _0062_;
  assign _0486_ = _0061_;
  assign _0051_ = _0485_;
  assign _0488_ = _0025_;
  assign _0490_ = _0063_;
  assign _0492_ = _0062_;
  assign _0494_ = _0061_;
  assign _0052_ = _0493_;
  assign _0496_ = _0025_;
  assign _0498_ = _0063_;
  assign _0500_ = _0062_;
  assign _0502_ = _0061_;
  assign _0048_ = _0501_;
  assign _0504_ = _0025_;
  assign _0506_ = _0063_;
  assign _0508_ = _0062_;
  assign _0510_ = _0061_;
  assign _0049_ = _0509_;
  assign _0512_ = _0063_;
  assign _0514_ = _0062_;
  assign _0516_ = _0061_;
  assign _0046_ = _0515_;
  assign _0518_ = _0063_;
  assign _0520_ = _0062_;
  assign _0522_ = _0061_;
  assign _0045_ = _0521_;
  assign _0524_ = _0062_;
  assign _0526_ = _0061_;
  assign _0039_ = _0525_;
  assign _0528_ = _0062_;
  assign _0530_ = _0061_;
  assign _0040_ = _0529_;
  assign _0532_ = _0061_;
  assign _0027_ = _0531_;
  assign _0534_ = _0061_;
  assign _0028_ = _0533_;
  assign _0536_ = _0065_;
  assign _0025_ = _0535_;
  assign _0538_ = \ADD.sum_man [1];
  assign _0540_ = \ADD.sum_man [2];
  assign _0542_ = \ADD.sum_man [3];
  assign _0544_ = \ADD.sum_man [4];
  assign _0546_ = \ADD.sum_man [5];
  assign _0548_ = \ADD.sum_man [6];
  assign _0550_ = \ADD.sum_man [7];
  assign _0552_ = \ADD.sum_man [8];
  assign _0554_ = \ADD.sum_man [9];
  assign _0556_ = \ADD.sum_man [10];
  assign _0558_ = \ADD.sum_man [11];
  assign _0560_ = \ADD.sum_man [12];
  assign _0562_ = \ADD.sum_man [13];
  assign _0564_ = \ADD.sum_man [14];
  assign _0566_ = \ADD.sum_man [15];
  assign _0568_ = \ADD.sum_man [16];
  assign _0570_ = \ADD.sum_man [17];
  assign _0572_ = \ADD.sum_man [18];
  assign _0574_ = \ADD.sum_man [19];
  assign _0576_ = \ADD.sum_man [20];
  assign _0578_ = \ADD.sum_man [21];
  assign _0580_ = \ADD.sum_man [22];
  assign _0582_ = \ADD.sum_man [23];
  assign _0584_ = \ADD.sum_man [24];
  assign _0034_[30:23] = _0583_;
  assign _0586_ = \ADD.sum_man [1];
  assign _0588_ = \ADD.sum_man [2];
  assign _0590_ = \ADD.sum_man [3];
  assign _0592_ = \ADD.sum_man [4];
  assign _0594_ = \ADD.sum_man [5];
  assign _0596_ = \ADD.sum_man [6];
  assign _0598_ = \ADD.sum_man [7];
  assign _0600_ = \ADD.sum_man [8];
  assign _0602_ = \ADD.sum_man [9];
  assign _0604_ = \ADD.sum_man [10];
  assign _0606_ = \ADD.sum_man [11];
  assign _0608_ = \ADD.sum_man [12];
  assign _0610_ = \ADD.sum_man [13];
  assign _0612_ = \ADD.sum_man [14];
  assign _0614_ = \ADD.sum_man [15];
  assign _0616_ = \ADD.sum_man [16];
  assign _0618_ = \ADD.sum_man [17];
  assign _0620_ = \ADD.sum_man [18];
  assign _0622_ = \ADD.sum_man [19];
  assign _0624_ = \ADD.sum_man [20];
  assign _0626_ = \ADD.sum_man [21];
  assign _0628_ = \ADD.sum_man [22];
  assign _0630_ = \ADD.sum_man [23];
  assign _0632_ = \ADD.sum_man [24];
  assign _0034_[22:0] = _0631_;
  assign _0634_ = \ADD.sum_man [2];
  assign _0636_ = \ADD.sum_man [3];
  assign _0638_ = \ADD.sum_man [4];
  assign _0640_ = \ADD.sum_man [5];
  assign _0642_ = \ADD.sum_man [6];
  assign _0644_ = \ADD.sum_man [7];
  assign _0646_ = \ADD.sum_man [8];
  assign _0648_ = \ADD.sum_man [9];
  assign _0650_ = \ADD.sum_man [10];
  assign _0652_ = \ADD.sum_man [11];
  assign _0654_ = \ADD.sum_man [12];
  assign _0656_ = \ADD.sum_man [13];
  assign _0658_ = \ADD.sum_man [14];
  assign _0660_ = \ADD.sum_man [15];
  assign _0662_ = \ADD.sum_man [16];
  assign _0664_ = \ADD.sum_man [17];
  assign _0666_ = \ADD.sum_man [18];
  assign _0668_ = \ADD.sum_man [19];
  assign _0670_ = \ADD.sum_man [20];
  assign _0672_ = \ADD.sum_man [21];
  assign _0674_ = \ADD.sum_man [22];
  assign _0676_ = \ADD.sum_man [23];
  assign _0678_ = \ADD.sum_man [24];
  assign _0033_[30:23] = _0677_;
  assign _0680_ = \ADD.sum_man [2];
  assign _0682_ = \ADD.sum_man [3];
  assign _0684_ = \ADD.sum_man [4];
  assign _0686_ = \ADD.sum_man [5];
  assign _0688_ = \ADD.sum_man [6];
  assign _0690_ = \ADD.sum_man [7];
  assign _0692_ = \ADD.sum_man [8];
  assign _0694_ = \ADD.sum_man [9];
  assign _0696_ = \ADD.sum_man [10];
  assign _0698_ = \ADD.sum_man [11];
  assign _0700_ = \ADD.sum_man [12];
  assign _0702_ = \ADD.sum_man [13];
  assign _0704_ = \ADD.sum_man [14];
  assign _0706_ = \ADD.sum_man [15];
  assign _0708_ = \ADD.sum_man [16];
  assign _0710_ = \ADD.sum_man [17];
  assign _0712_ = \ADD.sum_man [18];
  assign _0714_ = \ADD.sum_man [19];
  assign _0716_ = \ADD.sum_man [20];
  assign _0718_ = \ADD.sum_man [21];
  assign _0720_ = \ADD.sum_man [22];
  assign _0722_ = \ADD.sum_man [23];
  assign _0724_ = \ADD.sum_man [24];
  assign _0033_[22:0] = _0723_;
  assign _0726_ = \ADD.sum_man [3];
  assign _0728_ = \ADD.sum_man [4];
  assign _0730_ = \ADD.sum_man [5];
  assign _0732_ = \ADD.sum_man [6];
  assign _0734_ = \ADD.sum_man [7];
  assign _0736_ = \ADD.sum_man [8];
  assign _0738_ = \ADD.sum_man [9];
  assign _0740_ = \ADD.sum_man [10];
  assign _0742_ = \ADD.sum_man [11];
  assign _0744_ = \ADD.sum_man [12];
  assign _0746_ = \ADD.sum_man [13];
  assign _0748_ = \ADD.sum_man [14];
  assign _0750_ = \ADD.sum_man [15];
  assign _0752_ = \ADD.sum_man [16];
  assign _0754_ = \ADD.sum_man [17];
  assign _0756_ = \ADD.sum_man [18];
  assign _0758_ = \ADD.sum_man [19];
  assign _0760_ = \ADD.sum_man [20];
  assign _0762_ = \ADD.sum_man [21];
  assign _0764_ = \ADD.sum_man [22];
  assign _0766_ = \ADD.sum_man [23];
  assign _0768_ = \ADD.sum_man [24];
  assign _0032_[30:23] = _0767_;
  assign _0770_ = \ADD.sum_man [3];
  assign _0772_ = \ADD.sum_man [4];
  assign _0774_ = \ADD.sum_man [5];
  assign _0776_ = \ADD.sum_man [6];
  assign _0778_ = \ADD.sum_man [7];
  assign _0780_ = \ADD.sum_man [8];
  assign _0782_ = \ADD.sum_man [9];
  assign _0784_ = \ADD.sum_man [10];
  assign _0786_ = \ADD.sum_man [11];
  assign _0788_ = \ADD.sum_man [12];
  assign _0790_ = \ADD.sum_man [13];
  assign _0792_ = \ADD.sum_man [14];
  assign _0794_ = \ADD.sum_man [15];
  assign _0796_ = \ADD.sum_man [16];
  assign _0798_ = \ADD.sum_man [17];
  assign _0800_ = \ADD.sum_man [18];
  assign _0802_ = \ADD.sum_man [19];
  assign _0804_ = \ADD.sum_man [20];
  assign _0806_ = \ADD.sum_man [21];
  assign _0808_ = \ADD.sum_man [22];
  assign _0810_ = \ADD.sum_man [23];
  assign _0812_ = \ADD.sum_man [24];
  assign _0032_[22:0] = _0811_;
  assign _0814_ = \ADD.sum_man [4];
  assign _0816_ = \ADD.sum_man [5];
  assign _0818_ = \ADD.sum_man [6];
  assign _0820_ = \ADD.sum_man [7];
  assign _0822_ = \ADD.sum_man [8];
  assign _0824_ = \ADD.sum_man [9];
  assign _0826_ = \ADD.sum_man [10];
  assign _0828_ = \ADD.sum_man [11];
  assign _0830_ = \ADD.sum_man [12];
  assign _0832_ = \ADD.sum_man [13];
  assign _0834_ = \ADD.sum_man [14];
  assign _0836_ = \ADD.sum_man [15];
  assign _0838_ = \ADD.sum_man [16];
  assign _0840_ = \ADD.sum_man [17];
  assign _0842_ = \ADD.sum_man [18];
  assign _0844_ = \ADD.sum_man [19];
  assign _0846_ = \ADD.sum_man [20];
  assign _0848_ = \ADD.sum_man [21];
  assign _0850_ = \ADD.sum_man [22];
  assign _0852_ = \ADD.sum_man [23];
  assign _0854_ = \ADD.sum_man [24];
  assign _0031_[30:23] = _0853_;
  assign _0856_ = \ADD.sum_man [4];
  assign _0858_ = \ADD.sum_man [5];
  assign _0860_ = \ADD.sum_man [6];
  assign _0862_ = \ADD.sum_man [7];
  assign _0864_ = \ADD.sum_man [8];
  assign _0866_ = \ADD.sum_man [9];
  assign _0868_ = \ADD.sum_man [10];
  assign _0870_ = \ADD.sum_man [11];
  assign _0872_ = \ADD.sum_man [12];
  assign _0874_ = \ADD.sum_man [13];
  assign _0876_ = \ADD.sum_man [14];
  assign _0878_ = \ADD.sum_man [15];
  assign _0880_ = \ADD.sum_man [16];
  assign _0882_ = \ADD.sum_man [17];
  assign _0884_ = \ADD.sum_man [18];
  assign _0886_ = \ADD.sum_man [19];
  assign _0888_ = \ADD.sum_man [20];
  assign _0890_ = \ADD.sum_man [21];
  assign _0892_ = \ADD.sum_man [22];
  assign _0894_ = \ADD.sum_man [23];
  assign _0896_ = \ADD.sum_man [24];
  assign _0031_[22:0] = _0895_;
  assign _0898_ = \ADD.sum_man [5];
  assign _0900_ = \ADD.sum_man [6];
  assign _0902_ = \ADD.sum_man [7];
  assign _0904_ = \ADD.sum_man [8];
  assign _0906_ = \ADD.sum_man [9];
  assign _0908_ = \ADD.sum_man [10];
  assign _0910_ = \ADD.sum_man [11];
  assign _0912_ = \ADD.sum_man [12];
  assign _0914_ = \ADD.sum_man [13];
  assign _0916_ = \ADD.sum_man [14];
  assign _0918_ = \ADD.sum_man [15];
  assign _0920_ = \ADD.sum_man [16];
  assign _0922_ = \ADD.sum_man [17];
  assign _0924_ = \ADD.sum_man [18];
  assign _0926_ = \ADD.sum_man [19];
  assign _0928_ = \ADD.sum_man [20];
  assign _0930_ = \ADD.sum_man [21];
  assign _0932_ = \ADD.sum_man [22];
  assign _0934_ = \ADD.sum_man [23];
  assign _0936_ = \ADD.sum_man [24];
  assign _0030_[30:23] = _0935_;
  assign _0938_ = \ADD.sum_man [5];
  assign _0940_ = \ADD.sum_man [6];
  assign _0942_ = \ADD.sum_man [7];
  assign _0944_ = \ADD.sum_man [8];
  assign _0946_ = \ADD.sum_man [9];
  assign _0948_ = \ADD.sum_man [10];
  assign _0950_ = \ADD.sum_man [11];
  assign _0952_ = \ADD.sum_man [12];
  assign _0954_ = \ADD.sum_man [13];
  assign _0956_ = \ADD.sum_man [14];
  assign _0958_ = \ADD.sum_man [15];
  assign _0960_ = \ADD.sum_man [16];
  assign _0962_ = \ADD.sum_man [17];
  assign _0964_ = \ADD.sum_man [18];
  assign _0966_ = \ADD.sum_man [19];
  assign _0968_ = \ADD.sum_man [20];
  assign _0970_ = \ADD.sum_man [21];
  assign _0972_ = \ADD.sum_man [22];
  assign _0974_ = \ADD.sum_man [23];
  assign _0976_ = \ADD.sum_man [24];
  assign _0030_[22:0] = _0975_;
  assign _0978_ = \ADD.sum_man [6];
  assign _0980_ = \ADD.sum_man [7];
  assign _0982_ = \ADD.sum_man [8];
  assign _0984_ = \ADD.sum_man [9];
  assign _0986_ = \ADD.sum_man [10];
  assign _0988_ = \ADD.sum_man [11];
  assign _0990_ = \ADD.sum_man [12];
  assign _0992_ = \ADD.sum_man [13];
  assign _0994_ = \ADD.sum_man [14];
  assign _0996_ = \ADD.sum_man [15];
  assign _0998_ = \ADD.sum_man [16];
  assign _1000_ = \ADD.sum_man [17];
  assign _1002_ = \ADD.sum_man [18];
  assign _1004_ = \ADD.sum_man [19];
  assign _1006_ = \ADD.sum_man [20];
  assign _1008_ = \ADD.sum_man [21];
  assign _1010_ = \ADD.sum_man [22];
  assign _1012_ = \ADD.sum_man [23];
  assign _1014_ = \ADD.sum_man [24];
  assign _0021_[30:23] = _1013_;
  assign _1016_ = \ADD.sum_man [6];
  assign _1018_ = \ADD.sum_man [7];
  assign _1020_ = \ADD.sum_man [8];
  assign _1022_ = \ADD.sum_man [9];
  assign _1024_ = \ADD.sum_man [10];
  assign _1026_ = \ADD.sum_man [11];
  assign _1028_ = \ADD.sum_man [12];
  assign _1030_ = \ADD.sum_man [13];
  assign _1032_ = \ADD.sum_man [14];
  assign _1034_ = \ADD.sum_man [15];
  assign _1036_ = \ADD.sum_man [16];
  assign _1038_ = \ADD.sum_man [17];
  assign _1040_ = \ADD.sum_man [18];
  assign _1042_ = \ADD.sum_man [19];
  assign _1044_ = \ADD.sum_man [20];
  assign _1046_ = \ADD.sum_man [21];
  assign _1048_ = \ADD.sum_man [22];
  assign _1050_ = \ADD.sum_man [23];
  assign _1052_ = \ADD.sum_man [24];
  assign _0021_[22:0] = _1051_;
  assign _1054_ = \ADD.sum_man [7];
  assign _1056_ = \ADD.sum_man [8];
  assign _1058_ = \ADD.sum_man [9];
  assign _1060_ = \ADD.sum_man [10];
  assign _1062_ = \ADD.sum_man [11];
  assign _1064_ = \ADD.sum_man [12];
  assign _1066_ = \ADD.sum_man [13];
  assign _1068_ = \ADD.sum_man [14];
  assign _1070_ = \ADD.sum_man [15];
  assign _1072_ = \ADD.sum_man [16];
  assign _1074_ = \ADD.sum_man [17];
  assign _1076_ = \ADD.sum_man [18];
  assign _1078_ = \ADD.sum_man [19];
  assign _1080_ = \ADD.sum_man [20];
  assign _1082_ = \ADD.sum_man [21];
  assign _1084_ = \ADD.sum_man [22];
  assign _1086_ = \ADD.sum_man [23];
  assign _1088_ = \ADD.sum_man [24];
  assign _0020_[30:23] = _1087_;
  assign _1090_ = \ADD.sum_man [7];
  assign _1092_ = \ADD.sum_man [8];
  assign _1094_ = \ADD.sum_man [9];
  assign _1096_ = \ADD.sum_man [10];
  assign _1098_ = \ADD.sum_man [11];
  assign _1100_ = \ADD.sum_man [12];
  assign _1102_ = \ADD.sum_man [13];
  assign _1104_ = \ADD.sum_man [14];
  assign _1106_ = \ADD.sum_man [15];
  assign _1108_ = \ADD.sum_man [16];
  assign _1110_ = \ADD.sum_man [17];
  assign _1112_ = \ADD.sum_man [18];
  assign _1114_ = \ADD.sum_man [19];
  assign _1116_ = \ADD.sum_man [20];
  assign _1118_ = \ADD.sum_man [21];
  assign _1120_ = \ADD.sum_man [22];
  assign _1122_ = \ADD.sum_man [23];
  assign _1124_ = \ADD.sum_man [24];
  assign _0020_[22:0] = _1123_;
  assign _1126_ = \ADD.sum_man [8];
  assign _1128_ = \ADD.sum_man [9];
  assign _1130_ = \ADD.sum_man [10];
  assign _1132_ = \ADD.sum_man [11];
  assign _1134_ = \ADD.sum_man [12];
  assign _1136_ = \ADD.sum_man [13];
  assign _1138_ = \ADD.sum_man [14];
  assign _1140_ = \ADD.sum_man [15];
  assign _1142_ = \ADD.sum_man [16];
  assign _1144_ = \ADD.sum_man [17];
  assign _1146_ = \ADD.sum_man [18];
  assign _1148_ = \ADD.sum_man [19];
  assign _1150_ = \ADD.sum_man [20];
  assign _1152_ = \ADD.sum_man [21];
  assign _1154_ = \ADD.sum_man [22];
  assign _1156_ = \ADD.sum_man [23];
  assign _1158_ = \ADD.sum_man [24];
  assign _0019_[30:23] = _1157_;
  assign _1160_ = \ADD.sum_man [8];
  assign _1162_ = \ADD.sum_man [9];
  assign _1164_ = \ADD.sum_man [10];
  assign _1166_ = \ADD.sum_man [11];
  assign _1168_ = \ADD.sum_man [12];
  assign _1170_ = \ADD.sum_man [13];
  assign _1172_ = \ADD.sum_man [14];
  assign _1174_ = \ADD.sum_man [15];
  assign _1176_ = \ADD.sum_man [16];
  assign _1178_ = \ADD.sum_man [17];
  assign _1180_ = \ADD.sum_man [18];
  assign _1182_ = \ADD.sum_man [19];
  assign _1184_ = \ADD.sum_man [20];
  assign _1186_ = \ADD.sum_man [21];
  assign _1188_ = \ADD.sum_man [22];
  assign _1190_ = \ADD.sum_man [23];
  assign _1192_ = \ADD.sum_man [24];
  assign _0019_[22:0] = _1191_;
  assign _1194_ = \ADD.sum_man [9];
  assign _1196_ = \ADD.sum_man [10];
  assign _1198_ = \ADD.sum_man [11];
  assign _1200_ = \ADD.sum_man [12];
  assign _1202_ = \ADD.sum_man [13];
  assign _1204_ = \ADD.sum_man [14];
  assign _1206_ = \ADD.sum_man [15];
  assign _1208_ = \ADD.sum_man [16];
  assign _1210_ = \ADD.sum_man [17];
  assign _1212_ = \ADD.sum_man [18];
  assign _1214_ = \ADD.sum_man [19];
  assign _1216_ = \ADD.sum_man [20];
  assign _1218_ = \ADD.sum_man [21];
  assign _1220_ = \ADD.sum_man [22];
  assign _1222_ = \ADD.sum_man [23];
  assign _1224_ = \ADD.sum_man [24];
  assign _0018_[30:23] = _1223_;
  assign _1226_ = \ADD.sum_man [9];
  assign _1228_ = \ADD.sum_man [10];
  assign _1230_ = \ADD.sum_man [11];
  assign _1232_ = \ADD.sum_man [12];
  assign _1234_ = \ADD.sum_man [13];
  assign _1236_ = \ADD.sum_man [14];
  assign _1238_ = \ADD.sum_man [15];
  assign _1240_ = \ADD.sum_man [16];
  assign _1242_ = \ADD.sum_man [17];
  assign _1244_ = \ADD.sum_man [18];
  assign _1246_ = \ADD.sum_man [19];
  assign _1248_ = \ADD.sum_man [20];
  assign _1250_ = \ADD.sum_man [21];
  assign _1252_ = \ADD.sum_man [22];
  assign _1254_ = \ADD.sum_man [23];
  assign _1256_ = \ADD.sum_man [24];
  assign _0018_[22:0] = _1255_;
  assign _1258_ = \ADD.sum_man [10];
  assign _1260_ = \ADD.sum_man [11];
  assign _1262_ = \ADD.sum_man [12];
  assign _1264_ = \ADD.sum_man [13];
  assign _1266_ = \ADD.sum_man [14];
  assign _1268_ = \ADD.sum_man [15];
  assign _1270_ = \ADD.sum_man [16];
  assign _1272_ = \ADD.sum_man [17];
  assign _1274_ = \ADD.sum_man [18];
  assign _1276_ = \ADD.sum_man [19];
  assign _1278_ = \ADD.sum_man [20];
  assign _1280_ = \ADD.sum_man [21];
  assign _1282_ = \ADD.sum_man [22];
  assign _1284_ = \ADD.sum_man [23];
  assign _1286_ = \ADD.sum_man [24];
  assign _0017_[30:23] = _1285_;
  assign _1288_ = \ADD.sum_man [10];
  assign _1290_ = \ADD.sum_man [11];
  assign _1292_ = \ADD.sum_man [12];
  assign _1294_ = \ADD.sum_man [13];
  assign _1296_ = \ADD.sum_man [14];
  assign _1298_ = \ADD.sum_man [15];
  assign _1300_ = \ADD.sum_man [16];
  assign _1302_ = \ADD.sum_man [17];
  assign _1304_ = \ADD.sum_man [18];
  assign _1306_ = \ADD.sum_man [19];
  assign _1308_ = \ADD.sum_man [20];
  assign _1310_ = \ADD.sum_man [21];
  assign _1312_ = \ADD.sum_man [22];
  assign _1314_ = \ADD.sum_man [23];
  assign _1316_ = \ADD.sum_man [24];
  assign _0017_[22:0] = _1315_;
  assign _1318_ = \ADD.sum_man [11];
  assign _1320_ = \ADD.sum_man [12];
  assign _1322_ = \ADD.sum_man [13];
  assign _1324_ = \ADD.sum_man [14];
  assign _1326_ = \ADD.sum_man [15];
  assign _1328_ = \ADD.sum_man [16];
  assign _1330_ = \ADD.sum_man [17];
  assign _1332_ = \ADD.sum_man [18];
  assign _1334_ = \ADD.sum_man [19];
  assign _1336_ = \ADD.sum_man [20];
  assign _1338_ = \ADD.sum_man [21];
  assign _1340_ = \ADD.sum_man [22];
  assign _1342_ = \ADD.sum_man [23];
  assign _1344_ = \ADD.sum_man [24];
  assign _0016_[30:23] = _1343_;
  assign _1346_ = \ADD.sum_man [11];
  assign _1348_ = \ADD.sum_man [12];
  assign _1350_ = \ADD.sum_man [13];
  assign _1352_ = \ADD.sum_man [14];
  assign _1354_ = \ADD.sum_man [15];
  assign _1356_ = \ADD.sum_man [16];
  assign _1358_ = \ADD.sum_man [17];
  assign _1360_ = \ADD.sum_man [18];
  assign _1362_ = \ADD.sum_man [19];
  assign _1364_ = \ADD.sum_man [20];
  assign _1366_ = \ADD.sum_man [21];
  assign _1368_ = \ADD.sum_man [22];
  assign _1370_ = \ADD.sum_man [23];
  assign _1372_ = \ADD.sum_man [24];
  assign _0016_[22:0] = _1371_;
  assign _1374_ = \ADD.sum_man [12];
  assign _1376_ = \ADD.sum_man [13];
  assign _1378_ = \ADD.sum_man [14];
  assign _1380_ = \ADD.sum_man [15];
  assign _1382_ = \ADD.sum_man [16];
  assign _1384_ = \ADD.sum_man [17];
  assign _1386_ = \ADD.sum_man [18];
  assign _1388_ = \ADD.sum_man [19];
  assign _1390_ = \ADD.sum_man [20];
  assign _1392_ = \ADD.sum_man [21];
  assign _1394_ = \ADD.sum_man [22];
  assign _1396_ = \ADD.sum_man [23];
  assign _1398_ = \ADD.sum_man [24];
  assign _0015_[30:23] = _1397_;
  assign _1400_ = \ADD.sum_man [12];
  assign _1402_ = \ADD.sum_man [13];
  assign _1404_ = \ADD.sum_man [14];
  assign _1406_ = \ADD.sum_man [15];
  assign _1408_ = \ADD.sum_man [16];
  assign _1410_ = \ADD.sum_man [17];
  assign _1412_ = \ADD.sum_man [18];
  assign _1414_ = \ADD.sum_man [19];
  assign _1416_ = \ADD.sum_man [20];
  assign _1418_ = \ADD.sum_man [21];
  assign _1420_ = \ADD.sum_man [22];
  assign _1422_ = \ADD.sum_man [23];
  assign _1424_ = \ADD.sum_man [24];
  assign _0015_[22:0] = _1423_;
  assign _1426_ = \ADD.sum_man [13];
  assign _1428_ = \ADD.sum_man [14];
  assign _1430_ = \ADD.sum_man [15];
  assign _1432_ = \ADD.sum_man [16];
  assign _1434_ = \ADD.sum_man [17];
  assign _1436_ = \ADD.sum_man [18];
  assign _1438_ = \ADD.sum_man [19];
  assign _1440_ = \ADD.sum_man [20];
  assign _1442_ = \ADD.sum_man [21];
  assign _1444_ = \ADD.sum_man [22];
  assign _1446_ = \ADD.sum_man [23];
  assign _1448_ = \ADD.sum_man [24];
  assign _0014_[30:23] = _1447_;
  assign _1450_ = \ADD.sum_man [13];
  assign _1452_ = \ADD.sum_man [14];
  assign _1454_ = \ADD.sum_man [15];
  assign _1456_ = \ADD.sum_man [16];
  assign _1458_ = \ADD.sum_man [17];
  assign _1460_ = \ADD.sum_man [18];
  assign _1462_ = \ADD.sum_man [19];
  assign _1464_ = \ADD.sum_man [20];
  assign _1466_ = \ADD.sum_man [21];
  assign _1468_ = \ADD.sum_man [22];
  assign _1470_ = \ADD.sum_man [23];
  assign _1472_ = \ADD.sum_man [24];
  assign _0014_[22:0] = _1471_;
  assign _1474_ = \ADD.sum_man [14];
  assign _1476_ = \ADD.sum_man [15];
  assign _1478_ = \ADD.sum_man [16];
  assign _1480_ = \ADD.sum_man [17];
  assign _1482_ = \ADD.sum_man [18];
  assign _1484_ = \ADD.sum_man [19];
  assign _1486_ = \ADD.sum_man [20];
  assign _1488_ = \ADD.sum_man [21];
  assign _1490_ = \ADD.sum_man [22];
  assign _1492_ = \ADD.sum_man [23];
  assign _1494_ = \ADD.sum_man [24];
  assign _0013_[30:23] = _1493_;
  assign _1496_ = \ADD.sum_man [14];
  assign _1498_ = \ADD.sum_man [15];
  assign _1500_ = \ADD.sum_man [16];
  assign _1502_ = \ADD.sum_man [17];
  assign _1504_ = \ADD.sum_man [18];
  assign _1506_ = \ADD.sum_man [19];
  assign _1508_ = \ADD.sum_man [20];
  assign _1510_ = \ADD.sum_man [21];
  assign _1512_ = \ADD.sum_man [22];
  assign _1514_ = \ADD.sum_man [23];
  assign _1516_ = \ADD.sum_man [24];
  assign _0013_[22:0] = _1515_;
  assign _1518_ = \ADD.sum_man [15];
  assign _1520_ = \ADD.sum_man [16];
  assign _1522_ = \ADD.sum_man [17];
  assign _1524_ = \ADD.sum_man [18];
  assign _1526_ = \ADD.sum_man [19];
  assign _1528_ = \ADD.sum_man [20];
  assign _1530_ = \ADD.sum_man [21];
  assign _1532_ = \ADD.sum_man [22];
  assign _1534_ = \ADD.sum_man [23];
  assign _1536_ = \ADD.sum_man [24];
  assign _0012_[30:23] = _1535_;
  assign _1538_ = \ADD.sum_man [15];
  assign _1540_ = \ADD.sum_man [16];
  assign _1542_ = \ADD.sum_man [17];
  assign _1544_ = \ADD.sum_man [18];
  assign _1546_ = \ADD.sum_man [19];
  assign _1548_ = \ADD.sum_man [20];
  assign _1550_ = \ADD.sum_man [21];
  assign _1552_ = \ADD.sum_man [22];
  assign _1554_ = \ADD.sum_man [23];
  assign _1556_ = \ADD.sum_man [24];
  assign _0012_[22:0] = _1555_;
  assign _1558_ = \ADD.sum_man [16];
  assign _1560_ = \ADD.sum_man [17];
  assign _1562_ = \ADD.sum_man [18];
  assign _1564_ = \ADD.sum_man [19];
  assign _1566_ = \ADD.sum_man [20];
  assign _1568_ = \ADD.sum_man [21];
  assign _1570_ = \ADD.sum_man [22];
  assign _1572_ = \ADD.sum_man [23];
  assign _1574_ = \ADD.sum_man [24];
  assign _0056_[30:23] = _1573_;
  assign _1576_ = \ADD.sum_man [16];
  assign _1578_ = \ADD.sum_man [17];
  assign _1580_ = \ADD.sum_man [18];
  assign _1582_ = \ADD.sum_man [19];
  assign _1584_ = \ADD.sum_man [20];
  assign _1586_ = \ADD.sum_man [21];
  assign _1588_ = \ADD.sum_man [22];
  assign _1590_ = \ADD.sum_man [23];
  assign _1592_ = \ADD.sum_man [24];
  assign _0056_[22:0] = _1591_;
  assign _1594_ = \ADD.sum_man [17];
  assign _1596_ = \ADD.sum_man [18];
  assign _1598_ = \ADD.sum_man [19];
  assign _1600_ = \ADD.sum_man [20];
  assign _1602_ = \ADD.sum_man [21];
  assign _1604_ = \ADD.sum_man [22];
  assign _1606_ = \ADD.sum_man [23];
  assign _1608_ = \ADD.sum_man [24];
  assign _0055_[30:23] = _1607_;
  assign _1610_ = \ADD.sum_man [17];
  assign _1612_ = \ADD.sum_man [18];
  assign _1614_ = \ADD.sum_man [19];
  assign _1616_ = \ADD.sum_man [20];
  assign _1618_ = \ADD.sum_man [21];
  assign _1620_ = \ADD.sum_man [22];
  assign _1622_ = \ADD.sum_man [23];
  assign _1624_ = \ADD.sum_man [24];
  assign _0055_[22:0] = _1623_;
  assign _1626_ = \ADD.sum_man [18];
  assign _1628_ = \ADD.sum_man [19];
  assign _1630_ = \ADD.sum_man [20];
  assign _1632_ = \ADD.sum_man [21];
  assign _1634_ = \ADD.sum_man [22];
  assign _1636_ = \ADD.sum_man [23];
  assign _1638_ = \ADD.sum_man [24];
  assign _0054_[30:23] = _1637_;
  assign _1640_ = \ADD.sum_man [18];
  assign _1642_ = \ADD.sum_man [19];
  assign _1644_ = \ADD.sum_man [20];
  assign _1646_ = \ADD.sum_man [21];
  assign _1648_ = \ADD.sum_man [22];
  assign _1650_ = \ADD.sum_man [23];
  assign _1652_ = \ADD.sum_man [24];
  assign _0054_[22:0] = _1651_;
  assign _1654_ = \ADD.sum_man [19];
  assign _1656_ = \ADD.sum_man [20];
  assign _1658_ = \ADD.sum_man [21];
  assign _1660_ = \ADD.sum_man [22];
  assign _1662_ = \ADD.sum_man [23];
  assign _1664_ = \ADD.sum_man [24];
  assign _0053_[30:23] = _1663_;
  assign _1666_ = \ADD.sum_man [19];
  assign _1668_ = \ADD.sum_man [20];
  assign _1670_ = \ADD.sum_man [21];
  assign _1672_ = \ADD.sum_man [22];
  assign _1674_ = \ADD.sum_man [23];
  assign _1676_ = \ADD.sum_man [24];
  assign _0053_[22:0] = _1675_;
  assign _1678_ = \ADD.sum_man [20];
  assign _1680_ = \ADD.sum_man [21];
  assign _1682_ = \ADD.sum_man [22];
  assign _1684_ = \ADD.sum_man [23];
  assign _1686_ = \ADD.sum_man [24];
  assign _0050_[30:23] = _1685_;
  assign _1688_ = \ADD.sum_man [20];
  assign _1690_ = \ADD.sum_man [21];
  assign _1692_ = \ADD.sum_man [22];
  assign _1694_ = \ADD.sum_man [23];
  assign _1696_ = \ADD.sum_man [24];
  assign _0050_[22:0] = _1695_;
  assign _1698_ = \ADD.sum_man [21];
  assign _1700_ = \ADD.sum_man [22];
  assign _1702_ = \ADD.sum_man [23];
  assign _1704_ = \ADD.sum_man [24];
  assign _0047_[30:23] = _1703_;
  assign _1706_ = \ADD.sum_man [21];
  assign _1708_ = \ADD.sum_man [22];
  assign _1710_ = \ADD.sum_man [23];
  assign _1712_ = \ADD.sum_man [24];
  assign _0047_[22:0] = _1711_;
  assign _1714_ = \ADD.sum_man [22];
  assign _1716_ = \ADD.sum_man [23];
  assign _1718_ = \ADD.sum_man [24];
  assign _0044_[30:23] = _1717_;
  assign _1720_ = \ADD.sum_man [22];
  assign _1722_ = \ADD.sum_man [23];
  assign _1724_ = \ADD.sum_man [24];
  assign _0044_[22:0] = _1723_;
  assign _1726_ = \ADD.sum_man [23];
  assign _1728_ = \ADD.sum_man [24];
  assign _0038_[30:23] = _1727_;
  assign _1730_ = \ADD.sum_man [23];
  assign _1732_ = \ADD.sum_man [24];
  assign _0038_[22:0] = _1731_;
  assign _1734_ = \ADD.sum_man [24];
  assign _0026_[30:23] = _1733_;
  assign _1736_ = \ADD.sum_man [24];
  assign _0026_[22:0] = _1735_;
  assign _0180_ = _1737_;
  assign _0179_ = _1761_;
  assign _0342_ = _1785_;
  assign \ADD.a_exp  = _0471_;
  assign \ADD.a_man  = _0475_;
  assign \ADD.b_man  = _0473_;
  assign \ADD.temp  = _0477_;
  assign \ADD.sum [31] = _0531_;
  assign \ADD.sum_man  = _0533_;
  assign \ADD.smaller  = _0535_;
  assign \ADD.sum [30:0] = { _1733_, _1735_ };
  assign \MUL.prenormer.shiftedb  = _1737_;
  assign \MUL.prenormer.shifteda  = _1761_;
  assign \MUL.shifter.postshift  = _1785_;
  assign _0069_ = { 2'h1, \ADD.a [22:1] };
  assign _0070_ = { 3'h1, \ADD.a [22:2] };
  assign _0071_ = { 4'h1, \ADD.a [22:3] };
  assign _0072_ = { 5'h01, \ADD.a [22:4] };
  assign _0073_ = { 6'h01, \ADD.a [22:5] };
  assign _0074_ = { 7'h01, \ADD.a [22:6] };
  assign _0075_ = { 8'h01, \ADD.a [22:7] };
  assign _0076_ = { 9'h001, \ADD.a [22:8] };
  assign _0077_ = { 10'h001, \ADD.a [22:9] };
  assign _0078_ = { 11'h001, \ADD.a [22:10] };
  assign _0079_ = { 12'h001, \ADD.a [22:11] };
  assign _0080_ = { 13'h0001, \ADD.a [22:12] };
  assign _0081_ = { 14'h0001, \ADD.a [22:13] };
  assign _0082_ = { 15'h0001, \ADD.a [22:14] };
  assign _0083_ = { 16'h0001, \ADD.a [22:15] };
  assign _0084_ = { 17'h00001, \ADD.a [22:16] };
  assign _0085_ = { 18'h00001, \ADD.a [22:17] };
  assign _0086_ = { 19'h00001, \ADD.a [22:18] };
  assign _0087_ = { 20'h00001, \ADD.a [22:19] };
  assign _0088_ = { 21'h000001, \ADD.a [22:20] };
  assign _0089_ = { 22'h000001, \ADD.a [22:21] };
  assign _0090_ = { 23'h000001, \ADD.a [22] };
  assign _0091_ = 24'h000001;
  assign _0092_ = 24'h000000;
  assign _0093_ = 24'h000000;
  assign _0094_ = { 2'h1, \ADD.b [22:1] };
  assign _0095_ = { 3'h1, \ADD.b [22:2] };
  assign _0096_ = { 4'h1, \ADD.b [22:3] };
  assign _0097_ = { 5'h01, \ADD.b [22:4] };
  assign _0098_ = { 6'h01, \ADD.b [22:5] };
  assign _0099_ = { 7'h01, \ADD.b [22:6] };
  assign _0100_ = { 8'h01, \ADD.b [22:7] };
  assign _0101_ = { 9'h001, \ADD.b [22:8] };
  assign _0102_ = { 10'h001, \ADD.b [22:9] };
  assign _0103_ = { 11'h001, \ADD.b [22:10] };
  assign _0104_ = { 12'h001, \ADD.b [22:11] };
  assign _0105_ = { 13'h0001, \ADD.b [22:12] };
  assign _0106_ = { 14'h0001, \ADD.b [22:13] };
  assign _0107_ = { 15'h0001, \ADD.b [22:14] };
  assign _0108_ = { 16'h0001, \ADD.b [22:15] };
  assign _0109_ = { 17'h00001, \ADD.b [22:16] };
  assign _0110_ = { 18'h00001, \ADD.b [22:17] };
  assign _0111_ = { 19'h00001, \ADD.b [22:18] };
  assign _0112_ = { 20'h00001, \ADD.b [22:19] };
  assign _0113_ = { 21'h000001, \ADD.b [22:20] };
  assign _0114_ = { 22'h000001, \ADD.b [22:21] };
  assign _0115_ = { 23'h000001, \ADD.b [22] };
  assign _0116_ = 24'h000001;
  assign _0117_ = 24'h000000;
  assign _0118_ = 24'h000000;
  assign _0340_ = _0303_;
  assign _0308_ = 1'h0;
  assign _0294_ = _0300_;
  assign _0228_ = { B[0], 23'h000000 };
  assign _0227_ = { B[1:0], 22'h000000 };
  assign _0226_ = { B[2:0], 21'h000000 };
  assign _0225_ = { B[3:0], 20'h00000 };
  assign _0224_ = { B[4:0], 19'h00000 };
  assign _0223_ = { B[5:0], 18'h00000 };
  assign _0222_ = { B[6:0], 17'h00000 };
  assign _0221_ = { B[7:0], 16'h0000 };
  assign _0220_ = { B[8:0], 15'h0000 };
  assign _0219_ = { B[9:0], 14'h0000 };
  assign _0218_ = { B[10:0], 13'h0000 };
  assign _0217_ = { B[11:0], 12'h000 };
  assign _0216_ = { B[12:0], 11'h000 };
  assign _0215_ = { B[13:0], 10'h000 };
  assign _0214_ = { B[14:0], 9'h000 };
  assign _0213_ = { B[15:0], 8'h00 };
  assign _0212_ = { B[16:0], 7'h00 };
  assign _0211_ = { B[17:0], 6'h00 };
  assign _0210_ = { B[18:0], 5'h00 };
  assign _0209_ = { B[19:0], 4'h0 };
  assign _0208_ = { B[20:0], 3'h0 };
  assign _0207_ = { B[21:0], 2'h0 };
  assign _0206_ = { B[22:0], 1'h0 };
  assign _0293_ = _0299_;
  assign _0205_ = { A[0], 23'h000000 };
  assign _0204_ = { A[1:0], 22'h000000 };
  assign _0203_ = { A[2:0], 21'h000000 };
  assign _0202_ = { A[3:0], 20'h00000 };
  assign _0201_ = { A[4:0], 19'h00000 };
  assign _0200_ = { A[5:0], 18'h00000 };
  assign _0199_ = { A[6:0], 17'h00000 };
  assign _0198_ = { A[7:0], 16'h0000 };
  assign _0197_ = { A[8:0], 15'h0000 };
  assign _0196_ = { A[9:0], 14'h0000 };
  assign _0195_ = { A[10:0], 13'h0000 };
  assign _0194_ = { A[11:0], 12'h000 };
  assign _0193_ = { A[12:0], 11'h000 };
  assign _0192_ = { A[13:0], 10'h000 };
  assign _0191_ = { A[14:0], 9'h000 };
  assign _0190_ = { A[15:0], 8'h00 };
  assign _0189_ = { A[16:0], 7'h00 };
  assign _0188_ = { A[17:0], 6'h00 };
  assign _0187_ = { A[18:0], 5'h00 };
  assign _0186_ = { A[19:0], 4'h0 };
  assign _0185_ = { A[20:0], 3'h0 };
  assign _0184_ = { A[21:0], 2'h0 };
  assign _0183_ = { A[22:0], 1'h0 };
  assign _0382_ = { 31'h00000000, _0174_, 17'h00000 };
  assign _0381_ = { 30'h00000000, _0174_, 18'h00000 };
  assign _0380_ = { 29'h00000000, _0174_, 19'h00000 };
  assign _0379_ = { 28'h0000000, _0174_, 20'h00000 };
  assign _0378_ = { 27'h0000000, _0174_, 21'h000000 };
  assign _0377_ = { 26'h0000000, _0174_, 22'h000000 };
  assign _0376_ = { 25'h0000000, _0174_, 23'h000000 };
  assign _0375_ = { 24'h000000, _0174_, 24'h000000 };
  assign _0374_ = { 23'h000000, _0174_, 25'h0000000 };
  assign _0373_ = { 22'h000000, _0174_, 26'h0000000 };
  assign _0372_ = { 21'h000000, _0174_, 27'h0000000 };
  assign _0371_ = { 20'h00000, _0174_, 28'h0000000 };
  assign _0370_ = { 19'h00000, _0174_, 29'h00000000 };
  assign _0369_ = { 18'h00000, _0174_, 30'h00000000 };
  assign _0368_ = { 17'h00000, _0174_, 31'h00000000 };
  assign _0367_ = { 16'h0000, _0174_, 32'h00000000 };
  assign _0366_ = { 15'h0000, _0174_, 33'h000000000 };
  assign _0365_ = { 14'h0000, _0174_, 34'h000000000 };
  assign _0364_ = { 13'h0000, _0174_, 35'h000000000 };
  assign _0363_ = { 12'h000, _0174_, 36'h000000000 };
  assign _0362_ = { 11'h000, _0174_, 37'h0000000000 };
  assign _0361_ = { 10'h000, _0174_, 38'h0000000000 };
  assign _0360_ = { 9'h000, _0174_, 39'h0000000000 };
  assign _0359_ = { 8'h00, _0174_, 40'h0000000000 };
  assign _0358_ = { 7'h00, _0174_, 41'h00000000000 };
  assign _0357_ = { 6'h00, _0174_, 42'h00000000000 };
  assign _0356_ = { 5'h00, _0174_, 43'h00000000000 };
  assign _0355_ = { 4'h0, _0174_, 44'h00000000000 };
  assign _0354_ = { 3'h0, _0174_, 45'h000000000000 };
  assign _0353_ = { 2'h0, _0174_, 46'h000000000000 };
  assign _0352_ = { 1'h0, _0174_, 47'h000000000000 };
  assign _0328_ = _0384_[72];
  assign _0339_ = _0303_;
  assign _0307_ = 1'h0;
  assign _0319_ = 1'h1;
  assign _0306_ = 1'h0;
  assign _0323_ = 1'h0;
  assign _0321_ = 1'h1;
  assign _0326_ = _0384_[73];
  assign _0310_ = _0327_;
  assign _0292_ = _0300_;
  assign _0291_ = _0299_;
  assign _0155_ = 31'h7f800000;
  assign _0159_ = _0303_;
  assign _0153_ = _0155_;
  assign _1817_ = { 2'h0, \MUL.y_out [31:2] };
endmodule
