#include "HalModule.h"

#include "FirmwareManager.h"
#include "InitTimer.h"
#include "Hal8812PhyReg.h"
#if defined(DEVOURER_HAVE_8814)
#include "Hal8814_PhyTables.h"
#endif
#include "Hal8821PhyReg.h"
#include "PhyTableLoader.h"
#include "phydm_pre_define.h"
#include "registry_priv.h"
#include "rtl8812a_hal.h"
#include "rtl8812a_spec.h"

#include <cstdlib>

/* 8814AU register + page constants extracted from upstream
 * hal/rtl8814a_spec.h and hal/rtl8814a_hal.h. Inlined here because the
 * upstream headers pull in kernel-only deps (drv_conf.h, hal_data.h). */
namespace rtl8814a {
constexpr uint16_t REG_FIFOPAGE_INFO_1_8814A   = 0x0230;
constexpr uint16_t REG_FIFOPAGE_INFO_2_8814A   = 0x0234;
constexpr uint16_t REG_FIFOPAGE_INFO_3_8814A   = 0x0238;
constexpr uint16_t REG_FIFOPAGE_INFO_4_8814A   = 0x023C;
constexpr uint16_t REG_FIFOPAGE_INFO_5_8814A   = 0x0240;
constexpr uint16_t REG_RQPN_CTRL_2_8814A       = 0x022C;
constexpr uint16_t REG_FIFOPAGE_CTRL_2_8814A   = 0x0204;
constexpr uint16_t REG_TXPKTBUF_BCNQ_BDNY_8814A  = 0x0424;
constexpr uint16_t REG_TXPKTBUF_BCNQ1_BDNY_8814A = 0x0456; /* per rtl8814a_spec.h:262 */
constexpr uint16_t REG_MGQ_PGBNDY_8814A        = 0x047A;
constexpr uint16_t REG_RXFF_PTR_8814A          = 0x011C;
constexpr uint16_t REG_FAST_EDCA_VOVI_SETTING_8814A = 0x1448; /* per rtl8814a_spec.h:526 */
constexpr uint16_t REG_FAST_EDCA_BEBK_SETTING_8814A = 0x144C; /* per rtl8814a_spec.h:527 */
constexpr uint16_t REG_RXDMA_AGG_PG_TH_8814A   = 0x0280; /* per rtl8814a_spec.h:156 */
constexpr uint16_t REG_RXDMA_MODE_8814A        = 0x0290; /* per rtl8814a_spec.h:160 */
constexpr uint16_t REG_SW_AMPDU_BURST_MODE_CTRL_8814A = 0x04BC; /* per rtl8814a_spec.h:295 */
constexpr uint16_t REG_MAX_AGGR_NUM_8814A      = 0x04CA; /* per rtl8814a_spec.h:303 */
constexpr uint16_t REG_RTS_MAX_AGGR_NUM_8814A  = 0x04CB; /* per rtl8814a_spec.h:304 */

constexpr uint32_t HPQ_PGNUM_8814A = 0x20; /* 32 pages per queue (USB) */
constexpr uint32_t LPQ_PGNUM_8814A = 0x20;
constexpr uint32_t NPQ_PGNUM_8814A = 0x20;
constexpr uint32_t EPQ_PGNUM_8814A = 0x20;
/* BCNQ_PAGE_NUM_8814 is documented as 0x08 in upstream's rtl8814a_hal.h, but
 * the aircrack-ng OOT driver running in our oracle VM shows boundary regs at
 * 0x07F6 (= 2038), implying BCNQ reserves 10 pages, not 8. Use 0x0A to match
 * the OOT post-init state. */
constexpr uint32_t BCNQ_PAGE_NUM_8814 = 0x0A;
constexpr uint32_t WOWLAN_PAGE_NUM_8814 = 0x00;
constexpr uint32_t TXPKT_PGNUM_8814A =
    2048 - BCNQ_PAGE_NUM_8814 - WOWLAN_PAGE_NUM_8814;
constexpr uint32_t PUB_PGNUM_8814A = TXPKT_PGNUM_8814A - HPQ_PGNUM_8814A -
                                     NPQ_PGNUM_8814A - LPQ_PGNUM_8814A -
                                     EPQ_PGNUM_8814A;
constexpr uint16_t TX_PAGE_BOUNDARY_8814A = TXPKT_PGNUM_8814A;
constexpr uint16_t WMM_NORMAL_TX_PAGE_BOUNDARY_8814A = TXPKT_PGNUM_8814A + 1;

constexpr uint32_t MAX_RX_DMA_BUFFER_SIZE_8814A = 0x5C00;
constexpr uint16_t RX_DMA_BOUNDARY_8814A = MAX_RX_DMA_BUFFER_SIZE_8814A - 1;
} // namespace rtl8814a

#include <chrono>
#include <memory>
#include <thread>

#define DRVINFO_SZ 4

#define ARRAY_LENGTH(x) (sizeof(x) / sizeof((x)[0]))

HalModule::HalModule(
    RtlUsbAdapter device, std::shared_ptr<EepromManager> eepromManager,
    std::shared_ptr<RadioManagementModule> radioManagementModule,
    Logger_t logger, const devourer::DeviceConfig &cfg)
    : _device{device}, _cfg{cfg},
      _radioManagementModule{radioManagementModule},
      _eepromManager{eepromManager}, _logger{logger} {}

bool HalModule::rtw_hal_init(SelectedChannel selectedChannel) {
  InitTimer timer(_logger, "hal");
  auto status = rtl8812au_hal_init(selectedChannel.Channel);

  if (status) {
    timer.stage("chip_init");
    _radioManagementModule->init_hw_mlme_ext(selectedChannel);
    _radioManagementModule->SetMonitorMode();
    timer.stage("mlme_monitor");
    timer.total();

    /* Construct + start the phydm DM watchdog after chip init is
     * complete. Tick once synchronously so the first canary capture
     * sees post-watchdog state (mirrors kernel where phydm runs
     * before any read-back). Then spawn the periodic thread for
     * subsequent 2s ticks. */
    /* Phydm DM watchdog is opt-in (`DEVOURER_PHYDM_WATCHDOG=1`). The
     * watchdog thread's periodic BB reads/writes share libusb's
     * transfer queue with the TX bulk path — measured 4500→1000 TX
     * submits in 10s on 8821 ch100, and 2300→0 RX hits on the 8814
     * ch100 dev-dev cell — when the watchdog runs concurrently with
     * sustained TX. The scaffold + DIG port are kept available for
     * targeted experiments (canary diff vs kernel reference, future
     * RX-only DIG tuning), but normal monitor-mode RX/TX runs the
     * faster, watchdog-less path that matches kernel cold-init
     * behaviour anyway (kernel doesn't run phydm before the first
     * `iw set channel` either). */
    if (_cfg.tuning.phydm_watchdog) {
      _phydmWatchdog = std::make_unique<PhydmWatchdog>(
          _device, _eepromManager, _radioManagementModule.get(), _logger);
      _phydmWatchdog->TickOnce();
      _phydmWatchdog->Start();
    }
  } else {
    _logger->error("rtw_hal_init: fail");
  }

  return status;
}

bool HalModule::rtl8812au_hal_init(uint8_t init_channel) {
  InitTimer timer(_logger, "hal_init");
  // Check if MAC has already power on. by tynli. 2011.05.27.
  auto value8 = _device.rtw_read8(REG_SYS_CLKR + 1);
  auto regCr = _device.rtw_read8(REG_CR);
  _logger->info("power-on :REG_SYS_CLKR 0x09=0x{:X}. REG_CR 0x100=0x{:X}",
                (int)value8, (int)regCr);
  const bool macAlreadyOn = (value8 & BIT3) != 0 && (regCr != 0 && regCr != 0xEA);
  if (macAlreadyOn) {
    /* pHalData.bMACFuncEnable = TRUE; */
    _logger->info("MAC has already power on");
  } else {
    /* pHalData.bMACFuncEnable = FALSE; */
    /* Set FwPSState to ALL_ON mode to prevent from the I/O be return because of
     * 32k */
    /* state which is set before sleep under wowlan mode. 2012.01.04. by tynli.
     */
    /* pHalData.FwPSState = FW_PS_STATE_ALL_ON_88E; */
    _logger->info("MAC has not been powered on yet");
  }

  /* 8814AU divergence on PRE-fwdl init only: skip 8812-era RF_CTRL pokes,
   * hw_reset (no-op on cold boot anyway), and our aircrack-ng-ported
   * card_enable_flow power-seq — all of which write to registers
   * rtw88_8814au never touches pre-fwdl (e.g. REG_RF_CTRL=0x05/0x07,
   * REG_OPT_CTRL+2=0x05/0x07). The 8814 pre-fwdl state is set up by the
   * 242-op rtw88-mimic inside FirmwareDownload_8814A instead.
   *
   * POST-fwdl init flow (Queue/Page/WMAC/MSR/Aggregation/BB/RF) is run for
   * both chips — these write to chip-version-agnostic registers and the
   * functions that do diverge dispatch internally on ICType. */
  const bool is_8814a = _eepromManager->version_id.ICType == CHIP_8814A;
  const bool is_8821 = _eepromManager->version_id.ICType == CHIP_8821;

  if (!is_8814a) {
    if (!is_8821) {
      _device.rtw_write8(REG_RF_CTRL, 5);
      _device.rtw_write8(REG_RF_CTRL, 7);
      _device.rtw_write8(REG_RF_B_CTRL_8812, 5);
      _device.rtw_write8(REG_RF_B_CTRL_8812, 7);
    }

    // If HW didn't go through a complete de-initial procedure,
    // it probably occurs some problem for double initial procedure.
    // Like "CONFIG_DEINIT_BEFORE_INIT" in 92du chip
    _device.rtl8812au_hw_reset();

    auto initPowerOnStatus = InitPowerOn();
    if (initPowerOnStatus == false) {
      return false;
    }
  }
  timer.stage("power_on");

  /* LLT table init: 8812 needs it pre-fw download; 8814AU does NOT — rtw88
   * runs LLT init AFTER fw boot, and doing it pre-fw on 8814 breaks the
   * beacon-queue fwdl path (the chip silently rejects bulk OUT writes). */
  if (_eepromManager->version_id.ICType != CHIP_8814A) {
    const uint8_t txpktbuf_bndy =
        is_8821 ? TX_PAGE_BOUNDARY_8821 : TX_PAGE_BOUNDARY_8812;
    if (!InitLLTTable8812A(txpktbuf_bndy)) {
      _logger->error("InitLLTTable8812A failed");
      return false;
    }
  }

  _InitHardwareDropIncorrectBulkOut_8812A();
  timer.stage("llt");

  auto fwManager = std::make_unique<FirmwareManager>(_device, _logger, _cfg);
  fwManager->FirmwareDownload(_eepromManager->version_id.ICType);
  timer.stage("fwdl");

  /* 8814AU: now that fw is running, the chip will accept EFUSE reads
   * without breaking RSVD-page fwdl (which is past). Read the board's
   * actual rfe_type, PA/LNA types, crystal cap, etc., so that
   * GetPhyContext() returns real values to PhyTableLoader instead of
   * the fallback rfe_type=1 used pre-EFUSE-read. */
  _eepromManager->LateInitFor8814A();
  timer.stage("efuse_late");

  PHY_MACConfig8812();
  timer.stage("mac_cfg");

  if (is_8814a) {
    /* 8814AU has its own TX FIFO page allocation: 2048 total pages vs 8812's
     * 256, set via 32-bit FIFOPAGE_INFO_{1..5} regs + 16-bit BCNQ/MGQ page
     * boundaries. The 8812 path uses 8-bit REG_RQPN / REG_BCNQ_BDNY etc.
     * which silently no-op on 8814 — that leaves HPQ with 0 pages, so MGT
     * frames submitted via bulk OUT have nowhere to land and the chip never
     * drains the EP (USB bulk OUT times out). */
    _InitQueueReservedPage_8814AUsb();
    /* TX buffer boundary is set inside _InitQueueReservedPage_8814AUsb. Skip
     * _InitTxBufferBoundary_8812AUsb. */
    _InitQueuePriority_8812AUsb(); /* dispatches on CHIP_8814A internally */
    _InitPageBoundary_8814AUsb();
    /* _InitTransferPageSize_8814AUsb is a no-op upstream. */

    /* 8814AU auto-LLT trigger via 32-bit BIT16 of REG_AUTO_LLT_8814A (0x0208,
     * aliased as REG_TDECTRL). The generic Realtek bit definition is
     * BIT_AUTO_INIT_LLT = BIT(16) (see hal_com_reg.h). The upstream OOT
     * code at rtl8814a_hal_init.c::InitLLTTable8814A writes BIT0 of an 8-bit
     * read at 0x208 — that's a different bit entirely; empirically the
     * trigger never fires (auto-LLT "completes in 0 polls" because BIT0
     * was never set). Use the correct BIT(16) trigger as a 32-bit RMW.
     * Without auto-LLT, the chip's TX FIFO page-count regs we just set are
     * advertised but no free-page list is linked, so the chip's TX queues
     * have nowhere to store inbound bulk-OUT frames and vendor-control
     * transfers to OUT EPs time out forever. */
    constexpr uint16_t REG_AUTO_LLT_8814A = 0x0208;
    constexpr uint32_t AUTO_INIT_LLT_BIT   = 1u << 16; /* renamed: hal_com_reg.h's BIT_AUTO_INIT_LLT macro collides */
    uint32_t llt = _device.rtw_read32(REG_AUTO_LLT_8814A);
    _logger->info("8814A auto-LLT pre  REG_AUTO_LLT=0x{:08x}", llt);
    _device.rtw_write32(REG_AUTO_LLT_8814A, llt | AUTO_INIT_LLT_BIT);
    int polls = 0;
    do {
      llt = _device.rtw_read32(REG_AUTO_LLT_8814A);
      if (!(llt & AUTO_INIT_LLT_BIT))
        break;
      std::this_thread::sleep_for(std::chrono::milliseconds(2));
      ++polls;
    } while (polls < 200);
    if (llt & AUTO_INIT_LLT_BIT) {
      _logger->error("8814A auto-LLT did not complete (REG_AUTO_LLT=0x{:08x} "
                     "after {} polls)",
                     llt, polls);
    } else {
      _logger->info(
          "8814A auto-LLT completed in {} polls (REG_AUTO_LLT=0x{:08x})", polls,
          llt);
    }
  } else {
    if (is_8821) {
      _InitQueueReservedPage_8821AUsb();
      _InitTxBufferBoundary_8821AUsb();
    } else {
      _InitQueueReservedPage_8812AUsb();
      _InitTxBufferBoundary_8812AUsb();
    }
    _InitQueuePriority_8812AUsb();
    _InitPageBoundary_8812AUsb();
    if (!is_8821) {
      _InitTransferPageSize_8812AUsb();
    }
  }
  timer.stage("queue_fifo");

  // Get Rx PHY status in order to report RSSI and others.
  _InitDriverInfoSize_8812A(DRVINFO_SZ);

  _InitInterrupt_8812AU();
  _InitNetworkType_8812A(); /* set msr	 */
  _InitWMACSetting_8812A();
  _InitAdaptiveCtrl_8812AUsb();
  if (is_8814a) {
    /* Tail of kernel _InitMacConfigure_8814A (usb_halinit.c:551-552): 8814
     * splits the aggregation limits into per-byte registers. The 8812-body
     * 16-bit 0x4CA=0x1f1f write no longer runs on 8814 (see
     * _InitBurstPktLen_8814A), so program the kernel values here. */
    _device.rtw_write8(rtl8814a::REG_MAX_AGGR_NUM_8814A, 0x36);
    _device.rtw_write8(rtl8814a::REG_RTS_MAX_AGGR_NUM_8814A, 0x36);
  }
  _InitEDCA_8812AUsb();

  _InitRetryFunction_8812A();
  init_UsbAggregationSetting_8812A();

  _InitBeaconParameters_8812A();
  _InitBeaconMaxError_8812A();

  if (is_8814a) {
    _InitBurstPktLen_8814A();
  } else {
    _InitBurstPktLen(); // added by page. 20110919
  }

  // Init CR MACTXEN, MACRXEN after setting RxFF boundary REG_TRXFF_BNDY to
  // patch Hw bug which Hw initials RxFF boundry size to a value which is larger
  // than the real Rx buffer size in 88E. 2011.08.05. by tynli.
  value8 = _device.rtw_read8(REG_CR);
  _device.rtw_write8(REG_CR, (uint8_t)(value8 | MACTXEN | MACRXEN));

  if (is_8821) {
    uint8_t sysCfg3 = _device.rtw_read8(REG_SYS_CFG + 3);
    if ((sysCfg3 & BIT0) != 0) {
      _device.rtw_write8(0x7c, (uint8_t)(_device.rtw_read8(0x7c) | BIT6));
    }
  }

  _device.rtw_write16(REG_PKT_VO_VI_LIFE_TIME, 0x0400); /* unit: 256us. 256ms */
  _device.rtw_write16(REG_PKT_BE_BK_LIFE_TIME, 0x0400); /* unit: 256us. 256ms */
  timer.stage("mac_misc");

  /* 8814AU BB/RF domain power-on. Without these writes, the chip's BB
   * register space (0x800-0xFFF) silently rejects writes via vendor
   * control transfer — PhyTableLoader runs 1837 writes but read-back
   * shows none of them stuck. Verified by pyusb experiment: writing
   * 0xCAFEBABE to MAC reg 0x0114 succeeds, but writing same to BB reg
   * 0x0824 returns success at USB level yet chip leaves the reg
   * unchanged.
   *
   * Mirrors rtw88_8814au rtw8814a.c:289-303:
   *   1. enable USB→BB path: REG_SYS_FUNC_EN |= BIT_FEN_USBA (BIT2)
   *   2. release BB reset:   REG_SYS_CFG3_8814A+2 |= BB_RSTB|BB_GLB_RST
   *   3. power on RF paths A..D: REG_RF_CTRL[0/1/2/3] = RF_EN|RF_RSTB|
   *      RF_SDM_RSTB (= 0x07) — 4 separate registers for the 4 RF
   *      chains of the 4T4R chip. */
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    constexpr uint16_t REG_SYS_CFG3_8814A_HI = 0x1000 + 2;
    constexpr uint16_t REG_RF_CTRL_A = 0x001F;
    constexpr uint16_t REG_RF_CTRL_B = 0x0020;
    constexpr uint16_t REG_RF_CTRL_C = 0x0021;
    constexpr uint16_t REG_RF_CTRL_D = 0x0076;
    constexpr uint8_t RF_PWR_ON = 0x07; /* RF_EN | RF_RSTB | RF_SDM_RSTB */
    const uint8_t syf = _device.rtw_read8(REG_SYS_FUNC_EN);
    _device.rtw_write8(REG_SYS_FUNC_EN, (uint8_t)(syf | BIT(2)));
    const uint8_t bb_cfg = _device.rtw_read8(REG_SYS_CFG3_8814A_HI);
    _device.rtw_write8(REG_SYS_CFG3_8814A_HI, (uint8_t)(bb_cfg | 0x03));
    _device.rtw_write8(REG_RF_CTRL_A, RF_PWR_ON);
    _device.rtw_write8(REG_RF_CTRL_B, RF_PWR_ON);
    _device.rtw_write8(REG_RF_CTRL_C, RF_PWR_ON);
    _device.rtw_write8(REG_RF_CTRL_D, RF_PWR_ON);
    _logger->info("8814A BB/RF domain powered on (FEN_USBA, BB_RSTB, RF A..D)");
  }

  auto bbConfig8812Status = PHY_BBConfig8812();
  if (bbConfig8812Status == false) {
    return false;
  }
  timer.stage("bb_config");

  PHY_RF6052_Config_8812();
  timer.stage("rf_config");

  phydm_SetIgiFloor_Jaguar();

  /* Initialise phydm thermal-meter pwrtrk state now that BB+RF tables
   * have been applied. Mirrors phydm's `phydm_rf_init` ->
   * `odm_txpowertracking_init`. The watchdog ticks themselves run from
   * the channel-set path + RtlJaguarDevice background thread.
   * 8812A-only — see RadioManagementModule::phy_SwChnlAndSetBwMode8812
   * for the gate rationale. */
  if (_eepromManager->version_id.ICType == CHIP_8812) {
    _radioManagementModule->InitPwrTrack();
  }

  /* Arm I/Q calibration so the initial channel-set runs a full IQK
   * (TX-tone + RX-tone, ~50-100 ms). Mirrors upstream where
   * `phy_iq_calibrate_8812a` is triggered from the post-init
   * channel-set callback. Without this, BB 0xc90 + IQK output
   * registers stay at the BB-init seed instead of the calibrated
   * IQ-imbalance correction. */
  if (_eepromManager->version_id.ICType == CHIP_8812) {
    _radioManagementModule->ArmIQKOnNextChannelSet();
  }
  /* Note: 8814 IQK is NOT auto-armed on cold init. The kernel does
   * not arm it either — the standard `iw set channel` path goes
   * through `set_channel_bwmode` → `rtw_hal_set_chnl_bw` without
   * firing `HW_VAR_DO_IQK`. Only AP-mode / DFS / silent-reset paths
   * fire IQK kernel-side. Auto-arming on devourer caused BB 0xc60
   * to land at the AFE-normal value (0x07808003) at end of IQK
   * restore, instead of the BB-init final value (0x0e808003) that
   * the kernel canary observes. The `Iqk8814a` port is still wired
   * up via `DEVOURER_FORCE_IQK=1` for explicit testing. */

  if (_eepromManager->version_id.RFType == RF_TYPE_1T1R) {
    PHY_BB8812_Config_1T();
  }

  if (registry_priv::rf_config == RF_TYPE_1T2R) {
    _device.phy_set_bb_reg(rTxPath_Jaguar, bMaskLWord, 0x1111);
  }

  /* Init directly at the user's selected channel so we only run the
   * per-rate TX-power write loop once. The redundant prior pattern
   * (init at registry_priv::channel = 36, then re-channel-set to the
   * user's channel from `init_hw_mlme_ext`) wedged 8821AU at ch100
   * mid-second-channel-set TX-power loop — the chip stopped ACK'ing
   * USB control transfers after 2 BB writes, leaving the demo
   * deadlocked on libusb_control_transfer until SIGKILL. (Verified on
   * hardware: the second channel-set is the trigger, not the
   * band-switch.) */
  const BandType init_band = (init_channel <= 14) ? BandType::BAND_ON_2_4G
                                                  : BandType::BAND_ON_5G;
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    /* 8814 has a separate band-switch (path-C/D RFE pinmux via
     * phy_SetRFEReg8814A, the 8814 AGC-table register, CCK clock-gate
     * cycle). Running the 8812 version here marks the band already-set
     * (CCK check 0x454) so phy_SwBand8812's later dispatch SKIPS the 8814A
     * switch — leaving the 5G RFE pinmux (0xCB0/.../path-C-D) and RX config
     * unprogrammed. Mirror the dispatch in phy_SwBand8812 so the initial
     * band-set runs the correct per-chip sequence (issue #51, confirmed via
     * kernel-vs-devourer usbmon register diff). */
    _radioManagementModule->PHY_SwitchWirelessBand8814A(init_band);
    /* Kernel PHY_SetRFEReg8814A(bInit=TRUE) (usb_halinit.c:1279): select the
     * GPIO pins that physically drive the external RFE (PA + T/R switch). The
     * per-band band-switch above only sets the RFE pin *functions*; without
     * this one-time pin-select the pins never output, so TX never reaches the
     * antenna (submits OK, 0 on-air) while RX still works. */
    _radioManagementModule->InitRFEGpio8814A();
  } else {
    _radioManagementModule->PHY_SwitchWirelessBand8812(init_band);
  }
  timer.stage("band_switch");

  _radioManagementModule->rtw_hal_set_chnl_bw(
      init_channel, ChannelWidth_t::CHANNEL_WIDTH_20,
      HAL_PRIME_CHNL_OFFSET_DONT_CARE, HAL_PRIME_CHNL_OFFSET_DONT_CARE);
  timer.stage("channel_set");

  // HW SEQ CTRL
  // set 0x0 to 0xFF by tynli. Default enable HW SEQ NUM.
  // On 8814 the chip rejects 8-bit access at offset 0x423 (byte 3 of
  // FWHW_TXQ_CTRL@0x420) — the rtw_write8 at this address silently no-ops
  // and rtw_read8 returns 0 regardless of the actual byte. Verified by the
  // diag dump: rtw_read32(0x420) shows byte3=0x03 but rtw_read8(0x423)=0x00.
  // Use a 32-bit aligned RMW so the chip's USB controller handles it as a
  // word-sized access.
  if (is_8814a) {
    uint32_t txqctl = _device.rtw_read32(REG_FWHW_TXQ_CTRL);
    txqctl = (txqctl & 0x00FFFFFFu) | (0xFFu << 24);
    _device.rtw_write32(REG_FWHW_TXQ_CTRL, txqctl);
  } else {
    _device.rtw_write8(REG_HWSEQ_CTRL, 0xFF);
  }

  // Disable BAR, suggested by Scott
  // 2010.04.09 add by hpfan
  _device.rtw_write32(REG_BAR_MODE_CTRL, 0x0201ffff);

  if (is_8814a) {
    /* Kernel usb_halinit.c:1250: REG_SECONDARY_CCA_CTRL_8814A. Gates TX
     * deferral on the secondary channel; one of the few unported MAC
     * writes in the TX-relevant 0x5xx block. */
    _device.rtw_write8(0x577, 0x03);
  }

  if (registry_priv::wifi_spec) {
    _device.rtw_write16(REG_FAST_EDCA_CTRL, 0);
  }

  // Nav limit , suggest by scott
  _device.rtw_write8(0x652, 0x0);

  if (is_8814a) {
    /* Kernel restores NAV_UPPER at the end of hal init via
     * HW_VAR_NAV_UPPER (usb_halinit.c:1286 -> rtl8814a_hal_init.c:3794):
     * ceil(WiFiNavUpperUs=30000 / 128us-unit) = 0xEB. Without it the
     * zero-write above leaves the MAC honouring arbitrarily long NAV. */
    _device.rtw_write8(REG_NAV_UPPER, 0xEB);
  }

  /* 0x4c6[3] 1: RTS BW = Data BW */
  /* 0: RTS BW depends on CCA / secondary CCA result. */
  _device.rtw_write8(REG_QUEUE_CTRL,
                     (uint8_t)(_device.rtw_read8(REG_QUEUE_CTRL) & 0xF7));

  /* enable Tx report. */
  _device.rtw_write8(REG_FWHW_TXQ_CTRL + 1, 0x0F);

  if (is_8814a) {
    /* Port of upstream _InitRetryFunction_8814A: set EN_AMPDU_RTY_NEW (bit 7
     * of REG_FWHW_TXQ_CTRL byte 0) and REG_ACKTO = 0x80. Also clear BIT6 of
     * byte 2 (EN_BCN_FUNCTION-within-TXQ_CTRL, not the BIT3 of REG_BCN_CTRL
     * which is a separate per-port flag). OOT post-init shows
     * REG_FWHW_TXQ_CTRL = 0x03310F80; we were at 0x03711F00 without these. */
    uint8_t txqctl_b0 = _device.rtw_read8(REG_FWHW_TXQ_CTRL);
    _device.rtw_write8(REG_FWHW_TXQ_CTRL, (uint8_t)(txqctl_b0 | 0x80 /* EN_AMPDU_RTY_NEW */));
    uint8_t txqctl_b2 = _device.rtw_read8(REG_FWHW_TXQ_CTRL + 2);
    _device.rtw_write8(REG_FWHW_TXQ_CTRL + 2, (uint8_t)(txqctl_b2 & ~0x40));
    _device.rtw_write8(REG_ACKTO, 0x80);
  }

  /* Suggested by SD1 pisa. Added by tynli. 2011.10.21.
   * Upstream rtl8814au's usb_halinit.c explicitly comments BOTH of these
   * out for 8814 — the REG_EARLY_MODE_CONTROL_8812+3 = 0x01 write
   * (Pretx_en for WEP/TKIP SEC) plus unconfigured security state may
   * be holding TX frames in a "wait for encryption key" state on 8814.
   * Gate to 8812-only. */
  if (!is_8814a) {
    _device.rtw_write8(REG_EARLY_MODE_CONTROL_8812 + 3,
                       0x01); /* Pretx_en, for WEP/TKIP SEC */

    /* tynli_test_tx_report. */
    _device.rtw_write16(REG_TX_RPT_TIME, 0x3DF0);
  }

  /* Reset USB mode switch setting */
  _device.rtw_write8(REG_SDIO_CTRL_8812, 0x0);
  _device.rtw_write8(REG_ACLK_MON, 0x0);

  /* USB Host Read PWM. 8812/8821: write 0. Earlier hypothesis
   * (8821 needing 0x84 "leave LPS" wake) was wrong — usbmon trace of
   * aircrack-ng/88XXau on the same T2U Plus shows kernel writes 0x00
   * here, not 0x84. The LPS-leave flow in Hal8821APwrSeq.h is only
   * traversed when actually leaving LPS, not during init.
   * 8814: the kernel has this init write commented out
   * (usb_halinit.c:1354); its only live REG_USB_HRPWM writes are on the
   * LPS path, which monitor mode never enters. Skip to match. */
  if (!is_8814a) {
    _device.rtw_write8(REG_USB_HRPWM, 0);
  }

  // TODO:
  ///* ack for xmit mgmt frames. */
  if (!is_8814a) {
    /* OOT-driver register readback shows the 8814 doesn't set BIT12 (ack
     * for xmit mgmt frames). Skip for 8814. */
    _device.rtw_write32(REG_FWHW_TXQ_CTRL,
                        _device.rtw_read32(REG_FWHW_TXQ_CTRL) | BIT12);
  }

  /* Final safety re-write of MAC/RX enable bits. Some of the post-fwdl
   * init helpers can overwrite REG_CR back to only MACTXEN|MACRXEN
   * (clearing DMA + protocol + scheduler) — verified via post-init pyusb
   * probe showing REG_CR=0xc0. And REG_RXFLTMAP2 read back as 0 instead
   * of the 0xFFFF we want for monitor-mode data-frame acceptance. Force
   * the final state here so RX bulk IN actually moves frames.
   *
   * 8814 hypothesis: firmware programs REG_CR after it boots and may set
   * bits beyond our 0x00FF mask (ENSEC=BIT9, CALTMR_EN=BIT10 — both in
   * the upstream _InitPowerOn_8814AU OR-mask, neither in our cr_final).
   * Forcing 0x00FF on 8814 could clobber fw-set high bits that gate TX.
   * Read current REG_CR first, then OR in our minimum-required bits
   * instead of clobbering the whole word. */
  uint16_t cr_observed = _device.rtw_read16(REG_CR);
  uint16_t cr_min = (uint16_t)(HCI_TXDMA_EN | HCI_RXDMA_EN | TXDMA_EN |
                               RXDMA_EN | PROTOCOL_EN | SCHEDULE_EN |
                               MACTXEN | MACRXEN);
  if (is_8814a) {
    /* OOT driver register dump shows REG_CR=0x06FF on a working 8814 init —
     * ENSEC (BIT9) + CALTMR_EN (BIT10) are set in addition to the low byte.
     * The upstream _InitPowerOn_8814AU OR-mask also includes both. Our
     * earlier init skips InitPowerOn for 8814 (since fwdl does it via the
     * RSVD-page path), so these high bits never get set. Add them here. */
    cr_min |= ENSEC | CALTMR_EN;
    /* OOT-driver readback shows REG_TXDMA_OFFSET_CHK = 0x0FFD0200 — bit 9
     * (DROP_DATA_EN) is set. Our existing _InitHardwareDropIncorrectBulkOut
     * runs pre-fwdl and gets cleared by the chip reset during fwdl. Re-apply
     * here post-fwdl. */
    uint32_t dma_chk = _device.rtw_read32(REG_TXDMA_OFFSET_CHK);
    _device.rtw_write32(REG_TXDMA_OFFSET_CHK, dma_chk | DROP_DATA_EN);
  }
  uint16_t cr_final = static_cast<uint16_t>(cr_observed | cr_min);
  _device.rtw_write16(REG_CR, cr_final);
  _device.rtw_write16(REG_RXFLTMAP2, 0xFFFF);
  _logger->info(
      "post-init final: REG_CR observed=0x{:04x} written=0x{:04x} "
      "REG_RXFLTMAP2=0xFFFF",
      cr_observed, cr_final);

  /* Program MAC address to REG_MACID (0x0610). usbmon-trace diff vs
   * kernel-driver shows kernel writes 6 individual bytes at 0x610..0x615
   * during init; devourer never wrote REG_MACID for 8812AU at all and used
   * a hardcoded locally-administered address for 8814AU. Many Realtek MAC
   * TX paths refuse to schedule a frame if the MAC ID is zero — caught by
   * a kernel-vs-devourer register canary diff on 8812AU at ch6: kernel side
   * `MAC 0x610 = 0x02FFC954`, devourer side `MAC 0x610 = 0x00000000`.
   *
   * Read the MAC from EFUSE per chip type (EepromManager handles the
   * 8812/8814/8821 offset split). Fall back to the historical hardcoded
   * locally-administered 8814AU address for cards whose EFUSE is empty,
   * matching prior behaviour. */
  uint8_t mac[6];
  if (_eepromManager->GetMacAddress(mac)) {
    for (uint16_t i = 0; i < 6; ++i)
      _device.rtw_write8(0x0610 + i, mac[i]);
    _logger->info("REG_MACID programmed from EFUSE: "
                  "{:02x}:{:02x}:{:02x}:{:02x}:{:02x}:{:02x}",
                  unsigned(mac[0]), unsigned(mac[1]), unsigned(mac[2]),
                  unsigned(mac[3]), unsigned(mac[4]), unsigned(mac[5]));
  } else if (is_8814a) {
    static const uint8_t kHardcoded8814Mac[6] = {0x02, 0x0d, 0xb0,
                                                 0xc7, 0xe4, 0xb3};
    for (uint16_t i = 0; i < 6; ++i)
      _device.rtw_write8(0x0610 + i, kHardcoded8814Mac[i]);
    _logger->info("REG_MACID: EFUSE empty, using 8814AU hardcoded fallback");
  } else {
    _logger->info("REG_MACID: EFUSE empty and no fallback for this chip — "
                  "leaving zero (MAC-TX may drop frames)");
  }

  if (is_8814a) {
    /* Trace-derived 8814 post-fwdl init writes. Captured from
     * aircrack-ng/88XXau cold-init → monitor → inject; usbmon diff vs
     * devourer surfaced these as kernel-only writes. Previously these
     * lived inside the `if (CHIP_8821)` block above (BUG: they were
     * gated on the 8821 path and never ran on 8814AU, fixed here 2026-05-29
     * after the per-register diff cross-check confirmed they were absent
     * from the wire on every 8814AU run).
     *
     * Values are LITTLE-ENDIAN u32. usbmon shows wire bytes in
     * transmission order, so to write a value via rtw_write32 on a LE
     * host the bytes need to be reversed from the usbmon text. The
     * previous values stored the wire bytes directly as u32 (e.g.
     * `0xff0f0000u` for REG_RRSR), which produced wire bytes `00 00 0f ff`
     * on the chip — opposite of what kernel writes (`ff 0f 00 00` ⇒
     * u32 = 0x00000fff). The reversed values below match the kernel
     * wire byte-for-byte.
     *
     *   addr   kernel wire bytes  →  u32 to write
     *   0x0440 ff 0f 00 00           0x00000fff  REG_RRSR
     *   0x04bc 00                    0x00        TX queue gate (1 byte)
     *   0x04c6 04                    0x04        REG_QUEUE_CTRL (1 byte)
     *   0x0520 0f 2f 00 00           0x00002f0f  REG_TX_PTCL_CTRL
     *   0x0524 00 ff 4f 0f           0x0f4fff00  REG_RD_CTRL
     *                                            (kept value; no usbmon
     *                                             trace for 0x0524 in
     *                                             current capture set)
     *   0x0670 00 00 00 c0           0xc0000000  REG_CAMCMD: BIT31|BIT30 =
     *                                            security-CAM clear-all
     *                                            (= kernel invalidate_cam_all
     *                                            at usb_halinit.c:1236)
     *   0x0990 00 00 10 27           0x27100000  RA-table base
     *   0x0994 00 01 48 4c           0x4c480100
     *   0x0998 24 28 2c 30           0x302c2824
     *   0x099c 34 38 3c 40           0x403c3834
     *   0x09a0 44 00 00 00           0x00000044
     *   0x09a4 80 00 08 00           0x00080080
     */
    _device.rtw_write32(0x0440, 0x00000fffu);   /* REG_RRSR */
    _device.rtw_write8(0x04bc, 0x00);
    _device.rtw_write8(0x04c6, 0x04);           /* REG_QUEUE_CTRL */
    _device.rtw_write32(0x0520, 0x00002f0fu);   /* REG_TX_PTCL_CTRL */
    _device.rtw_write32(0x0524, 0x0f4fff00u);   /* REG_RD_CTRL — kept */
    _device.rtw_write32(0x0670, 0xc0000000u); /* REG_CAMCMD clear-all */
    /* Rate-adaptation table init (first-write values from cold-init
     * trace; kernel emits 3+ runtime updates from IQK that devourer
     * cannot reproduce — settle for the first/initial value). */
    _device.rtw_write32(0x0990, 0x27100000u);
    _device.rtw_write32(0x0994, 0x4c480100u);
    _device.rtw_write32(0x0998, 0x302c2824u);
    _device.rtw_write32(0x099c, 0x403c3834u);
    _device.rtw_write32(0x09a0, 0x00000044u);
    _device.rtw_write32(0x09a4, 0x00080080u);
    _logger->info("8814A: trace-derived post-fwdl writes applied");
  }

  timer.stage("post_init");
  timer.total();
  return true;
}

bool HalModule::InitPowerOn() {
  if (_macPwrCtrlOn) {
    return true;
  }

  /* Three-way dispatch on chip family. The CARDEMU→ACT power sequence is
   * silicon-specific — applying the wrong one leaves the chip stuck in
   * CARDEMU (REG_SYS_CLKR=0x30, REG_CR=0xEA) and HalPwrSeqCmdParsing returns
   * false. */
  WLAN_PWR_CFG *enable_flow;
  switch (_eepromManager->version_id.ICType) {
#if defined(DEVOURER_HAVE_8814)
  case CHIP_8814A:
    enable_flow = rtl8814A_card_enable_flow;
    break;
#endif
  case CHIP_8821:
    enable_flow = Rtl8821A_NIC_ENABLE_FLOW;
    break;
  default:
    enable_flow = Rtl8812_NIC_ENABLE_FLOW;
    break;
  }
  if (!HalPwrSeqCmdParsing(enable_flow)) {
    _logger->error("InitPowerOn: run power on flow fail");
    return false;
  }

  /* Enable MAC DMA/WMAC/SCHEDULE/SEC block — 8812 only.
   *
   * On 8814AU, rtw88's usbmon trace shows that REG_CR is left untouched at
   * power-on and the chip is held in a minimal state until firmware boots.
   * The firmware itself programs REG_CR after it's running. If we set
   * HCI_TXDMA/RXDMA/PROTOCOL_EN/SCHEDULE_EN/ENSEC before fwdl, the chip's
   * MAC starts processing TX queues normally, so beacon-queue submissions
   * (used as the firmware-RSVD-page transport) aren't held for IDDMA and
   * BIT15 of REG_FIFOPAGE_CTRL_2 never gets set. */
  if (_eepromManager->version_id.ICType != CHIP_8814A) {
    /* Set CR bit10 to enable 32k calibration. Suggested by SD1 Gimmy.
     * Added by tynli. 2011.08.31. */
    _device.rtw_write16(REG_CR,
                        0x00); /* suggseted by zhouzhou, by page, 20111230 */
    uint16_t u2btmp = _device.rtw_read16(REG_CR);
    u2btmp |= (ushort)(HCI_TXDMA_EN | HCI_RXDMA_EN | TXDMA_EN | RXDMA_EN |
                       PROTOCOL_EN | SCHEDULE_EN | ENSEC | CALTMR_EN);
    _device.rtw_write16(REG_CR, u2btmp);
  }

  _macPwrCtrlOn = true;
  return true;
}

/* NOTE: there is deliberately no BIT0-style InitLLTTable8814A here. The
 * vendor function (rtl8814a_hal_init.c:71-92) writes BIT0 of an 8-bit
 * access at 0x208 and its poll loop tests a stale pre-write variable, so
 * it never verifies anything. The only structured in-tree definition of
 * 0x208's fields on this generation says BIT_AUTO_INIT_LLT = BIT(16)
 * (hal_com_reg.h "2 AUTO_LLT" block), and the BIT16 trigger was verified
 * on hardware to self-clear within 2 ms. The live trigger is the 32-bit
 * BIT16 RMW in rtl8812au_hal_init above; keep FIFOPAGE_INFO/RQPN
 * programming immediately before it. */

bool HalModule::InitLLTTable8812A(uint8_t txpktbuf_bndy) {
  bool status;
  for (uint32_t i = 0; i < (txpktbuf_bndy - 1); i++) {
    status = _LLTWrite_8812A(i, i + 1);
    if (true != status) {
      return false;
    }
  }

  /* end of list */
  status = _LLTWrite_8812A((uint32_t)(txpktbuf_bndy - 1), 0xFF);
  if (status == false) {
    return false;
  }

  /* Make the other pages as ring buffer */
  /* This ring buffer is used as beacon buffer if we config this MAC as two MAC
   * transfer. */
  /* Otherwise used as local loopback buffer. */
  uint32_t Last_Entry_Of_TxPktBuf = LAST_ENTRY_OF_TX_PKT_BUFFER_8812;
  for (uint32_t i = txpktbuf_bndy; i < Last_Entry_Of_TxPktBuf; i++) {
    status = _LLTWrite_8812A(i, (i + 1));
    if (status == false) {
      return false;
    }
  }

  /* Let last entry point to the start entry of ring buffer */
  status = _LLTWrite_8812A(Last_Entry_Of_TxPktBuf, txpktbuf_bndy);
  if (status == false) {
    return false;
  }

  return true;
}

bool HalModule::_LLTWrite_8812A(uint32_t address, uint32_t data) {
  bool status = true;
  int32_t count = 0;
  uint32_t value = _LLT_INIT_ADDR(address) | _LLT_INIT_DATA(data) |
                   _LLT_OP(_LLT_WRITE_ACCESS);

  _device.rtw_write32(REG_LLT_INIT, value);

  /* polling */
  do {
    value = _device.rtw_read32(REG_LLT_INIT);
    if (_LLT_NO_ACTIVE == _LLT_OP_VALUE(value)) {
      break;
    }

    if (count > POLLING_LLT_THRESHOLD) {
      status = false;
      break;
    }

    ++count;
  } while (true);

  return status;
}

void HalModule::_InitHardwareDropIncorrectBulkOut_8812A() {
  uint32_t value32 = _device.rtw_read32(REG_TXDMA_OFFSET_CHK);
  value32 |= DROP_DATA_EN;
  _device.rtw_write32(REG_TXDMA_OFFSET_CHK, value32);
}

bool HalModule::HalPwrSeqCmdParsing(WLAN_PWR_CFG *PwrSeqCmd) {
  bool bHWICSupport = false;
  uint32_t AryIdx = 0;
  // UInt16 offset = 0;
  uint32_t pollingCount = 0; /* polling autoload done. */

  do {
    auto PwrCfgCmd = PwrSeqCmd[AryIdx];

    /* Filter by interface type — entries marked PCI- or SDIO-only must NOT
     * run on USB. Upstream rtl8814au's power-seq has several PCI-only entries
     * (e.g. writes to 0x0301, 0x0071, 0x0042) that, when leaked into the USB
     * path, leave the chip in a state where it never acknowledges beacon-
     * queue bulk OUTs (BIT15 of REG_FIFOPAGE_CTRL_2 stays clear) — which
     * blocks the IDDMA copy that loads firmware into the 8051's DMEM/IMEM.
     *
     * Fab/cut filtering is intentionally relaxed to ALL_MSK for now: most
     * pwr-seq entries are flagged ALL_MSK on both axes, and the CUT
     * extraction from SYS_CFG isn't trustworthy across the Jaguar family. */
    const uint8_t kIntfBit = PWR_INTF_USB_MSK;
    if (!(GET_PWR_CFG_INTF_MASK(PwrCfgCmd) & kIntfBit)) {
      AryIdx++;
      continue;
    }
    uint8_t cutMask = PWR_CUT_ALL_MSK;
    if (_eepromManager->version_id.ICType == CHIP_8821) {
      cutMask = _eepromManager->version_id.ChipType == NORMAL_CHIP
                    ? PWR_CUT_A_MSK
                    : PWR_CUT_TESTCHIP_MSK;
    } else if (_eepromManager->version_id.ICType == CHIP_8814A) {
      /* The kernel passes the chip-independent CONSTANT
       * (u8)~PWR_CUT_TESTCHIP_MSK for both the 8814 enable and disable
       * flows (usb_halinit.c:217, :1398) — it never derives this mask
       * from the chip's real cut, so the "cut extraction from SYS_CFG is
       * untrustworthy" concern above doesn't apply here. Effect: the
       * test-chip-only entries (e.g. card-disable's 0x0002[0]=0 + 2us
       * delay, and five analog writes in the enable flow) are skipped,
       * exactly as on the kernel. */
      cutMask = (uint8_t)~PWR_CUT_TESTCHIP_MSK;
    }
    if (!(GET_PWR_CFG_CUT_MASK(PwrCfgCmd) & cutMask)) {
      AryIdx++;
      continue;
    }
    if (!(GET_PWR_CFG_FAB_MASK(PwrCfgCmd) & PWR_FAB_ALL_MSK)) {
      AryIdx++;
      continue;
    }
    switch (PwrCfgCmd.cmd) {
    case PWR_CMD_READ:
      break;

    case PWR_CMD_WRITE: {
      auto offset = PwrCfgCmd.offset;
      /* Read the value from system register */
      auto currentOffsetValue = _device.rtw_read8(offset);

      currentOffsetValue =
          (uint8_t)(currentOffsetValue & (uint8_t)(~PwrCfgCmd.msk));
      currentOffsetValue =
          (uint8_t)(currentOffsetValue | ((PwrCfgCmd.value) & (PwrCfgCmd.msk)));

      /* Write the value back to sytem register */
      _device.rtw_write8(offset, currentOffsetValue);
    } break;

    case PWR_CMD_POLLING:

    {
      auto bPollingBit = false;
      auto offset = (PwrCfgCmd.offset);
      uint32_t maxPollingCnt = 5000;
      bool flag = false;

      maxPollingCnt = 5000;

      do {
        auto value = _device.rtw_read8(offset);

        value = (uint8_t)(value & PwrCfgCmd.msk);
        if (value == ((PwrCfgCmd.value) & PwrCfgCmd.msk)) {
          bPollingBit = true;
        } else {
          using namespace std::chrono_literals;
          /* Kernel retries with rtw_udelay_os(10) — 10us, not 10ms
           * (HalPwrSeqCmd.c:134). With maxPollingCnt=5000 the worst-case
           * failing-poll budget is ~50ms upstream; 10ms here made it ~50s. */
          std::this_thread::sleep_for(10us);
        }

        if (pollingCount++ > maxPollingCnt) {
          // TODO: RTW_ERR("HalPwrSeqCmdParsing: Fail to polling
          // Offset[%#x]=%02x\n", offset, value);

          /* For PCIE + USB package poll power bit timeout issue only modify
           * 8821AE and 8723BE */
          if (bHWICSupport && offset == 0x06 && flag == false) {

            // TODO: RTW_ERR("[WARNING] PCIE polling(0x%X) timeout(%d), Toggle
            // 0x04[3] and try again.\n", offset, maxPollingCnt);

            _device.rtw_write8(0x04, (uint8_t)(_device.rtw_read8(0x04) | BIT3));
            _device.rtw_write8(0x04,
                               (uint8_t)(_device.rtw_read8(0x04) & ~BIT3));

            /* Retry Polling Process one more time */
            pollingCount = 0;
            flag = true;
          } else {
            return false;
          }
        }
      } while (!bPollingBit);
    }

    break;

    case PWR_CMD_DELAY: {
      if (PwrCfgCmd.value == (uint8_t)PWRSEQ_DELAY_US) {
        std::this_thread::sleep_for(
            std::chrono::microseconds(PwrCfgCmd.offset));
      } else {
        std::this_thread::sleep_for(
            std::chrono::milliseconds(PwrCfgCmd.offset));
      }
    } break;

    case PWR_CMD_END:
      /* When this command is parsed, end the process */
      return true;
      break;

    default:
      break;
    }

    AryIdx++; /* Add Array Index */
  } while (true);

  return true;
}

void HalModule::PHY_MACConfig8812() {
  switch (_eepromManager->version_id.ICType) {
  case CHIP_8814A:
    odm_read_and_config_mp_8814a_mac_reg();
    break;
  case CHIP_8821:
    odm_read_and_config_mp_8821a_mac_reg();
    break;
  default:
    odm_read_and_config_mp_8812a_mac_reg();
    break;
  }
}

void HalModule::odm_read_and_config_mp_8814a_mac_reg() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(array_mp_8814a_mac_reg, array_mp_8814a_mac_reg_len, ctx,
                       [this](uint32_t addr, uint32_t value) {
                         _device.rtw_write8(static_cast<uint16_t>(addr),
                                            static_cast<uint8_t>(value));
                       });
#endif
}

void HalModule::odm_read_and_config_mp_8814a_phy_reg() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  /* odm_config_bb_phy_8812a is chip-agnostic for the phydm special addresses
   * 0xfe/fd/fc/fb/fa/f9 (sleep/delay opcodes shared across Realtek chips) and
   * defers to odm_set_bb_reg for normal writes. Reusing it avoids forking the
   * helper. */
  PhyTableLoader::Load(array_mp_8814a_phy_reg, array_mp_8814a_phy_reg_len, ctx,
                       [this](uint32_t addr, uint32_t value) {
                         odm_config_bb_phy_8812a(addr, 0xFFFFFFFFu, value);
                       });
#endif
}

void HalModule::odm_read_and_config_mp_8814a_agc_tab() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(array_mp_8814a_agc_tab, array_mp_8814a_agc_tab_len, ctx,
                       [this](uint32_t addr, uint32_t value) {
                         odm_config_bb_agc_8812a(addr, 0xFFFFFFFFu, value);
                       });
#endif
}

bool HalModule::phy_BB8814_Config_ParaFile() {
  odm_read_and_config_mp_8814a_phy_reg();
  odm_read_and_config_mp_8814a_agc_tab();
  return true;
}

/* RTL8821AU MAC/BB/RF init via PhyTableLoader (shared phydm conditional
 * encoding with 8814; arrays defined in hal/Hal8821PhyReg.h, ported from
 * svpcom/rtl8812au v5.2.20). The tables are flat static uint32_t arrays so we
 * compute length with std::size at the call site. */
void HalModule::odm_read_and_config_mp_8821a_mac_reg() {
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(array_mp_8821a_mac_reg,
                       sizeof(array_mp_8821a_mac_reg) / sizeof(uint32_t), ctx,
                       [this](uint32_t addr, uint32_t value) {
                         _device.rtw_write8(static_cast<uint16_t>(addr),
                                            static_cast<uint8_t>(value));
                       });
}

void HalModule::odm_read_and_config_mp_8821a_phy_reg() {
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(array_mp_8821a_phy_reg,
                       sizeof(array_mp_8821a_phy_reg) / sizeof(uint32_t), ctx,
                       [this](uint32_t addr, uint32_t value) {
                         odm_config_bb_phy_8812a(addr, 0xFFFFFFFFu, value);
                       });
}

void HalModule::odm_read_and_config_mp_8821a_agc_tab() {
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(array_mp_8821a_agc_tab,
                       sizeof(array_mp_8821a_agc_tab) / sizeof(uint32_t), ctx,
                       [this](uint32_t addr, uint32_t value) {
                         odm_config_bb_agc_8812a(addr, 0xFFFFFFFFu, value);
                       });
}

void HalModule::odm_read_and_config_mp_8821a_radioa() {
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(
      array_mp_8821a_radioa,
      sizeof(array_mp_8821a_radioa) / sizeof(uint32_t), ctx,
      [this](uint32_t addr, uint32_t value) {
        odm_config_rf_reg_8812a(addr, value, RfPath::RF_PATH_A,
                                static_cast<uint16_t>(addr));
      });
}

bool HalModule::phy_BB8821_Config_ParaFile() {
  odm_read_and_config_mp_8821a_phy_reg();
  odm_read_and_config_mp_8821a_agc_tab();
  return true;
}

void HalModule::phy_RF6052_Config_ParaFile_8821() {
  /* RTL8821AU is single-chain (1T1R AC+BT combo); only path A is initialised. */
  odm_read_and_config_mp_8821a_radioa();
}

/******************************************************************************
 *                           mac_reg.TXT
 ******************************************************************************/

static u32 array_mp_8812a_mac_reg[] = {
    0x010,      0x0000000C, 0x80000200, 0x00000000, 0x40000000, 0x00000000,
    0x011,      0x00000066, 0xA0000000, 0x00000000, 0x011,      0x0000005A,
    0xB0000000, 0x00000000, 0x025,      0x0000000F, 0x072,      0x00000000,
    0x420,      0x00000080, 0x428,      0x0000000A, 0x429,      0x00000010,
    0x430,      0x00000000, 0x431,      0x00000000, 0x432,      0x00000000,
    0x433,      0x00000001, 0x434,      0x00000002, 0x435,      0x00000003,
    0x436,      0x00000005, 0x437,      0x00000007, 0x438,      0x00000000,
    0x439,      0x00000000, 0x43A,      0x00000000, 0x43B,      0x00000001,
    0x43C,      0x00000002, 0x43D,      0x00000003, 0x43E,      0x00000005,
    0x43F,      0x00000007, 0x440,      0x0000005D, 0x441,      0x00000001,
    0x442,      0x00000000, 0x444,      0x00000010, 0x445,      0x00000000,
    0x446,      0x00000000, 0x447,      0x00000000, 0x448,      0x00000000,
    0x449,      0x000000F0, 0x44A,      0x0000000F, 0x44B,      0x0000003E,
    0x44C,      0x00000010, 0x44D,      0x00000000, 0x44E,      0x00000000,
    0x44F,      0x00000000, 0x450,      0x00000000, 0x451,      0x000000F0,
    0x452,      0x0000000F, 0x453,      0x00000000, 0x45B,      0x00000080,
    0x460,      0x00000066, 0x461,      0x00000066, 0x4C8,      0x000000FF,
    0x4C9,      0x00000008, 0x4CC,      0x000000FF, 0x4CD,      0x000000FF,
    0x4CE,      0x00000001, 0x500,      0x00000026, 0x501,      0x000000A2,
    0x502,      0x0000002F, 0x503,      0x00000000, 0x504,      0x00000028,
    0x505,      0x000000A3, 0x506,      0x0000005E, 0x507,      0x00000000,
    0x508,      0x0000002B, 0x509,      0x000000A4, 0x50A,      0x0000005E,
    0x50B,      0x00000000, 0x50C,      0x0000004F, 0x50D,      0x000000A4,
    0x50E,      0x00000000, 0x50F,      0x00000000, 0x512,      0x0000001C,
    0x514,      0x0000000A, 0x516,      0x0000000A, 0x525,      0x0000004F,
    0x550,      0x00000010, 0x551,      0x00000010, 0x559,      0x00000002,
    0x55C,      0x00000050, 0x55D,      0x000000FF, 0x604,      0x00000009,
    0x605,      0x00000030, 0x607,      0x00000003, 0x608,      0x0000000E,
    0x609,      0x0000002A, 0x620,      0x000000FF, 0x621,      0x000000FF,
    0x622,      0x000000FF, 0x623,      0x000000FF, 0x624,      0x000000FF,
    0x625,      0x000000FF, 0x626,      0x000000FF, 0x627,      0x000000FF,
    0x638,      0x00000050, 0x63C,      0x0000000A, 0x63D,      0x0000000A,
    0x63E,      0x0000000E, 0x63F,      0x0000000E, 0x640,      0x00000080,
    0x642,      0x00000040, 0x643,      0x00000000, 0x652,      0x000000C8,
    0x66E,      0x00000005, 0x700,      0x00000021, 0x701,      0x00000043,
    0x702,      0x00000065, 0x703,      0x00000087, 0x708,      0x00000021,
    0x709,      0x00000043, 0x70A,      0x00000065, 0x70B,      0x00000087,
    0x718,      0x00000040,

};

#define COND_ELSE 2
#define COND_ENDIF 3

void HalModule::odm_read_and_config_mp_8812a_mac_reg() {
  u32 i = 0;
  u8 c_cond;
  bool is_matched = true, is_skipped = false;
  u32 array_len = sizeof(array_mp_8812a_mac_reg) / sizeof(u32);
  u32 *array = array_mp_8812a_mac_reg;

  u32 v1 = 0, v2 = 0, pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(p_dm, ODM_COMP_INIT,
  //("===> odm_read_and_config_mp_8812a_mac_reg\n"));

  while ((i + 1) < array_len) {
    v1 = array[i];
    v2 = array[i + 1];

    if (v1 & (BIT(31) | BIT(30))) { /*positive & negative condition*/
      if (v1 & BIT(31)) {           /* positive condition*/
        c_cond = (u8)((v1 & (BIT(29) | BIT(28))) >> 28);
        if (c_cond == COND_ENDIF) { /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(p_dm, ODM_COMP_INIT, ("ENDIF\n"));
        } else if (c_cond == COND_ELSE) { /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(p_dm, ODM_COMP_INIT, ("ELSE\n"));
        } else { /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(p_dm, ODM_COMP_INIT, ("IF or ELSE IF\n"));
        }
      } else if (v1 & BIT(30)) { /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        ushort addr = (uint16_t)v1;
        uint8_t data = (uint8_t)v2;
        odm_write_1byte(addr, data);
      }
    }
    i = i + 2;
  }
}

void HalModule::odm_write_1byte(uint16_t reg_addr, uint8_t data) {
  _device.rtw_write8(reg_addr, data);
}

#define RTL871X_HCI_TYPE_RTW_USB BIT1

bool HalModule::check_positive(int32_t condition1, int32_t condition2,
                               int32_t condition4) {
  auto originalBoardType = _eepromManager->GetBoardType();

  u8 boardType = ((originalBoardType & BIT(4)) >> 4) << 0 | /* _GLNA*/
                 ((originalBoardType & BIT(3)) >> 3) << 1 | /* _GPA*/
                 ((originalBoardType & BIT(7)) >> 7) << 2 | /* _ALNA*/
                 ((originalBoardType & BIT(6)) >> 6) << 3 | /* _APA */
                 ((originalBoardType & BIT(2)) >> 2) << 4 | /* _BT*/
                 ((originalBoardType & BIT(1)) >> 1) << 5 | /* _NGFF*/
                 ((originalBoardType & BIT(5)) >> 5) << 6;  /* _TRSWT*/

  uint32_t cond1 = condition1;
  uint32_t cond2 = condition2;
  uint32_t cond4 = condition4;

  uint32_t cut_version_for_para = (_eepromManager->cut_version == ODM_CUT_A)
                                  ? (uint32_t)15
                                  : (uint32_t)_eepromManager->version_id.CUTVersion;
  uint32_t pkg_type_for_para = 15;

  uint32_t driver1 = cut_version_for_para << 24 |
                     ((uint32_t)RTL871X_HCI_TYPE_RTW_USB & 0xF0) << 16 |
                     pkg_type_for_para << 12 |
                     ((uint32_t)RTL871X_HCI_TYPE_RTW_USB & 0x0F) << 8 | boardType;

  uint32_t driver2 = ((uint32_t)_eepromManager->TypeGLNA & 0xFF) << 0 |
                     ((uint32_t)_eepromManager->TypeGPA & 0xFF) << 8 |
                     ((uint32_t)_eepromManager->TypeALNA & 0xFF) << 16 |
                     ((uint32_t)_eepromManager->TypeAPA & 0xFF) << 24;

  uint32_t driver4 = ((uint32_t)_eepromManager->TypeGLNA & 0xFF00) >> 8 |
                     ((uint32_t)_eepromManager->TypeGPA & 0xFF00) |
                     ((uint32_t)_eepromManager->TypeALNA & 0xFF00) << 8 |
                     ((uint32_t)_eepromManager->TypeAPA & 0xFF00) << 16;

  /*============== value Defined Check ===============*/
  /*QFN type [15:12] and cut version [27:24] need to do value check*/

  if (((cond1 & 0x0000F000) != 0) &&
      ((cond1 & 0x0000F000) != (driver1 & 0x0000F000))) {
    return false;
  }

  if (((cond1 & 0x0F000000) != 0) &&
      ((cond1 & 0x0F000000) != (driver1 & 0x0F000000))) {
    return false;
  }

  /*=============== Bit Defined Check ================*/
  /* We don't care [31:28] */

  cond1 &= 0x00FF0FFF;
  driver1 &= 0x00FF0FFF;

  if ((cond1 & driver1) == cond1) {
    uint32_t bit_mask = 0;

    if ((cond1 & 0x0F) == 0) /* board_type is DONTCARE*/
    {
      return true;
    }

    if ((cond1 & BIT0) != 0) /*GLNA*/
    {
      bit_mask |= 0x000000FF;
    }
    if ((cond1 & BIT1) != 0) /*GPA*/
    {
      bit_mask |= 0x0000FF00;
    }
    if ((cond1 & BIT2) != 0) /*ALNA*/
    {
      bit_mask |= 0x00FF0000;
    }
    if ((cond1 & BIT3) != 0) /*APA*/
    {
      bit_mask |= 0xFF000000;
    }

    if (((cond2 & bit_mask) == (driver2 & bit_mask)) &&
        ((cond4 & bit_mask) ==
         (driver4 & bit_mask))) /* board_type of each RF path is matched*/
    {
      return true;
    } else {
      return false;
    }
  } else {
    return false;
  }
}

void HalModule::_InitQueueReservedPage_8812AUsb() {
  uint32_t numHQ = 0;
  uint32_t numLQ = 0;
  uint32_t numNQ = 0;
  uint32_t value32;
  uint8_t value8;
  bool bWiFiConfig = registry_priv::wifi_spec;

  if (!bWiFiConfig) {
    if (_device.OutEpQueueSel & TxSele::TX_SELE_HQ) {
      numHQ = NORMAL_PAGE_NUM_HPQ_8812;
    }

    if (_device.OutEpQueueSel & TxSele::TX_SELE_LQ) {
      numLQ = NORMAL_PAGE_NUM_LPQ_8812;
    }

    /* NOTE: This step shall be proceed before writting REG_RQPN.
     */
    if (_device.OutEpQueueSel & TxSele::TX_SELE_NQ) {
      numNQ = NORMAL_PAGE_NUM_NPQ_8812;
    }
  } else {
    /* WMM		 */
    if (_device.OutEpQueueSel & TxSele::TX_SELE_HQ) {
      numHQ = WMM_NORMAL_PAGE_NUM_HPQ_8812;
    }

    if (_device.OutEpQueueSel & TxSele::TX_SELE_LQ) {
      numLQ = WMM_NORMAL_PAGE_NUM_LPQ_8812;
    }

    /* NOTE: This step shall be proceed before writting REG_RQPN.
     */
    if (_device.OutEpQueueSel & TxSele::TX_SELE_NQ) {
      numNQ = WMM_NORMAL_PAGE_NUM_NPQ_8812;
    }
  }

  uint32_t numPubQ = TX_TOTAL_PAGE_NUMBER_8812 - numHQ - numLQ - numNQ;

  value8 = (uint8_t)_NPQ(numNQ);
  _device.rtw_write8(REG_RQPN_NPQ, value8);

  /* TX DMA */
  value32 = _HPQ(numHQ) | _LPQ(numLQ) | _PUBQ(numPubQ) | LD_RQPN;
  _device.rtw_write32(REG_RQPN, value32);
}

void HalModule::_InitTxBufferBoundary_8812AUsb() {
  uint8_t txPageBoundary8812 = TX_PAGE_BOUNDARY_8812;

  _device.rtw_write8(REG_BCNQ_BDNY, txPageBoundary8812);
  _device.rtw_write8(REG_MGQ_BDNY, txPageBoundary8812);
  _device.rtw_write8(REG_WMAC_LBK_BF_HD, txPageBoundary8812);
  _device.rtw_write8(REG_TRXFF_BNDY, txPageBoundary8812);
  _device.rtw_write8(REG_TDECTRL + 1, txPageBoundary8812);
}

void HalModule::_InitQueueReservedPage_8821AUsb() {
  uint32_t numHQ = 0;
  uint32_t numLQ = 0;
  uint32_t numNQ = 0;

  if (registry_priv::wifi_spec) {
    if (_device.OutEpQueueSel & TxSele::TX_SELE_HQ) {
      numHQ = WMM_NORMAL_PAGE_NUM_HPQ_8821;
    }
    if (_device.OutEpQueueSel & TxSele::TX_SELE_LQ) {
      numLQ = WMM_NORMAL_PAGE_NUM_LPQ_8821;
    }
    if (_device.OutEpQueueSel & TxSele::TX_SELE_NQ) {
      numNQ = WMM_NORMAL_PAGE_NUM_NPQ_8821;
    }
  } else {
    if (_device.OutEpQueueSel & TxSele::TX_SELE_HQ) {
      numHQ = NORMAL_PAGE_NUM_HPQ_8821;
    }
    if (_device.OutEpQueueSel & TxSele::TX_SELE_LQ) {
      numLQ = NORMAL_PAGE_NUM_LPQ_8821;
    }
    if (_device.OutEpQueueSel & TxSele::TX_SELE_NQ) {
      numNQ = NORMAL_PAGE_NUM_NPQ_8821;
    }
  }

  const uint32_t numPubQ = TX_TOTAL_PAGE_NUMBER_8821 - numHQ - numLQ - numNQ;
  _device.rtw_write8(REG_RQPN_NPQ, (uint8_t)_NPQ(numNQ));
  _device.rtw_write32(REG_RQPN,
                      _HPQ(numHQ) | _LPQ(numLQ) | _PUBQ(numPubQ) | LD_RQPN);
}

void HalModule::_InitTxBufferBoundary_8821AUsb() {
  const uint8_t txpktbuf_bndy = registry_priv::wifi_spec
                                    ? WMM_NORMAL_TX_PAGE_BOUNDARY_8821
                                    : TX_PAGE_BOUNDARY_8821;

  _device.rtw_write8(REG_BCNQ_BDNY, txpktbuf_bndy);
  _device.rtw_write8(REG_MGQ_BDNY, txpktbuf_bndy);
  _device.rtw_write8(REG_WMAC_LBK_BF_HD, txpktbuf_bndy);
  _device.rtw_write8(REG_TRXFF_BNDY, txpktbuf_bndy);
  _device.rtw_write8(REG_TDECTRL + 1, txpktbuf_bndy);
}

void HalModule::_InitQueuePriority_8812AUsb() {
  /* 8814AU upstream collapses 3-out and 4-out into the same Three-EP priority
   * init. 8812 has a distinct Four-EP variant. */
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    switch (_device.OutEpNumber) {
    case 2:
      _InitNormalChipTwoOutEpPriority_8814AUsb();
      break;
    case 3:
    case 4:
      _InitNormalChipThreeOutEpPriority_8814AUsb();
      break;
    default:
      _logger->error(
          "_InitQueuePriority_8814AUsb(): unexpected OutEpNumber={}",
          (int)_device.OutEpNumber);
      break;
    }
    return;
  }

  switch (_device.OutEpNumber) {
  case 2:
    _InitNormalChipTwoOutEpPriority_8812AUsb();
    break;
  case 3:
    _InitNormalChipThreeOutEpPriority_8812AUsb();
    break;
  case 4:
    _InitNormalChipFourOutEpPriority_8812AUsb();
    break;
  default:
    _logger->error("_InitQueuePriority_8812AUsb(): Shall not reach here!");
    break;
  }
}

void HalModule::_InitNormalChipTwoOutEpPriority_8814AUsb() {
  /* Mirrors _InitNormalChipTwoOutEpPriority_8812AUsb. Same logic — the only
   * 8814 delta is the BIT2 set in _InitNormalChipRegPriority_8814AUsb. */
  uint16_t valueHi;
  uint16_t valueLow;

  switch (_device.OutEpQueueSel) {
  case (TxSele::TX_SELE_HQ | TxSele::TX_SELE_LQ):
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_LOW;
    break;
  case (TxSele::TX_SELE_NQ | TxSele::TX_SELE_LQ):
    valueHi = QUEUE_NORMAL;
    valueLow = QUEUE_LOW;
    break;
  case (TxSele::TX_SELE_HQ | TxSele::TX_SELE_NQ):
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_NORMAL;
    break;
  default:
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_NORMAL;
    break;
  }

  uint16_t beQ, bkQ, viQ, voQ, mgtQ, hiQ;
  if (!registry_priv::wifi_spec) {
    beQ = valueLow;
    bkQ = valueLow;
    viQ = valueHi;
    voQ = valueHi;
    mgtQ = valueHi;
    hiQ = valueHi;
  } else { /* WMM */
    beQ = valueLow;
    bkQ = valueHi;
    viQ = valueHi;
    voQ = valueLow;
    mgtQ = valueHi;
    hiQ = valueHi;
  }
  _InitNormalChipRegPriority_8814AUsb(beQ, bkQ, viQ, voQ, mgtQ, hiQ);
}

void HalModule::_InitNormalChipThreeOutEpPriority_8814AUsb() {
  /* Mirrors upstream. 8814 picks queues by wifi_spec only — does not consult
   * OutEpQueueSel like the 8812 Three-EP variant does. */
  uint16_t beQ, bkQ, viQ, voQ, mgtQ, hiQ;
  if (!registry_priv::wifi_spec) {
    beQ = QUEUE_LOW;
    bkQ = QUEUE_LOW;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_HIGH;
    mgtQ = QUEUE_HIGH;
    hiQ = QUEUE_HIGH;
  } else { /* WMM */
    beQ = QUEUE_LOW;
    bkQ = QUEUE_NORMAL;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_HIGH;
    mgtQ = QUEUE_HIGH;
    hiQ = QUEUE_HIGH;
  }
  _InitNormalChipRegPriority_8814AUsb(beQ, bkQ, viQ, voQ, mgtQ, hiQ);
}

void HalModule::_InitNormalChipRegPriority_8814AUsb(uint16_t beQ, uint16_t bkQ,
                                                    uint16_t viQ, uint16_t voQ,
                                                    uint16_t mgtQ,
                                                    uint16_t hiQ) {
  /* REG_TRXDMA_CTRL_8814A == REG_TRXDMA_CTRL (both 0x010C). The 8814 delta vs
   * 8812 is the extra BIT2 set in the value word. */
  uint16_t value16 =
      static_cast<uint16_t>(_device.rtw_read16(REG_TRXDMA_CTRL) & 0x7);
  value16 = static_cast<uint16_t>(
      value16 | _TXDMA_BEQ_MAP(beQ) | _TXDMA_BKQ_MAP(bkQ) |
      _TXDMA_VIQ_MAP(viQ) | _TXDMA_VOQ_MAP(voQ) | _TXDMA_MGQ_MAP(mgtQ) |
      _TXDMA_HIQ_MAP(hiQ) | BIT2);
  _device.rtw_write16(REG_TRXDMA_CTRL, value16);
}

void HalModule::_InitNormalChipTwoOutEpPriority_8812AUsb() {
  uint16_t valueHi;
  uint16_t valueLow;

  switch (_device.OutEpQueueSel) {
  case (TxSele::TX_SELE_HQ | TxSele::TX_SELE_LQ):
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_LOW;
    break;
  case (TxSele::TX_SELE_NQ | TxSele::TX_SELE_LQ):
    valueHi = QUEUE_NORMAL;
    valueLow = QUEUE_LOW;
    break;
  case (TxSele::TX_SELE_HQ | TxSele::TX_SELE_NQ):
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_NORMAL;
    break;
  default:
    valueHi = QUEUE_HIGH;
    valueLow = QUEUE_NORMAL;
    break;
  }

  uint16_t beQ, bkQ, viQ, voQ, mgtQ, hiQ;
  if (!registry_priv::wifi_spec) {
    beQ = valueLow;
    bkQ = valueLow;
    viQ = valueHi;
    voQ = valueHi;
    mgtQ = valueHi;
    hiQ = valueHi;
  } else {
    /* for WMM ,CONFIG_OUT_EP_WIFI_MODE */
    beQ = valueLow;
    bkQ = valueHi;
    viQ = valueHi;
    voQ = valueLow;
    mgtQ = valueHi;
    hiQ = valueHi;
  }

  _InitNormalChipRegPriority_8812AUsb(beQ, bkQ, viQ, voQ, mgtQ, hiQ);
}

void HalModule::_InitNormalChipRegPriority_8812AUsb(uint16_t beQ, uint16_t bkQ,
                                                    uint16_t viQ, uint16_t voQ,
                                                    uint16_t mgtQ,
                                                    uint16_t hiQ) {
  uint16_t value16 = (uint16_t)(_device.rtw_read16(REG_TRXDMA_CTRL) & 0x7);

  value16 = (uint16_t)(value16 | _TXDMA_BEQ_MAP(beQ) | _TXDMA_BKQ_MAP(bkQ) |
                       _TXDMA_VIQ_MAP(viQ) | _TXDMA_VOQ_MAP(voQ) |
                       _TXDMA_MGQ_MAP(mgtQ) | _TXDMA_HIQ_MAP(hiQ));

  _device.rtw_write16(REG_TRXDMA_CTRL, value16);
}

void HalModule::_InitNormalChipThreeOutEpPriority_8812AUsb() {
  uint16_t beQ, bkQ, viQ, voQ, mgtQ, hiQ;

  if (!registry_priv::wifi_spec) {
    /* typical setting */
    beQ = QUEUE_LOW;
    bkQ = QUEUE_LOW;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_HIGH;
    mgtQ = QUEUE_HIGH;
    hiQ = QUEUE_HIGH;
  } else {
    /* for WMM */
    beQ = QUEUE_LOW;
    bkQ = QUEUE_NORMAL;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_HIGH;
    mgtQ = QUEUE_HIGH;
    hiQ = QUEUE_HIGH;
  }

  _InitNormalChipRegPriority_8812AUsb(beQ, bkQ, viQ, voQ, mgtQ, hiQ);
}

void HalModule::_InitNormalChipFourOutEpPriority_8812AUsb() {
  uint16_t beQ, bkQ, viQ, voQ, mgtQ, hiQ;

  if (!registry_priv::wifi_spec) {
    /* typical setting */
    beQ = QUEUE_LOW;
    bkQ = QUEUE_LOW;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_NORMAL;
    mgtQ = QUEUE_EXTRA;
    hiQ = QUEUE_HIGH;
  } else {
    /* for WMM */
    beQ = QUEUE_LOW;
    bkQ = QUEUE_NORMAL;
    viQ = QUEUE_NORMAL;
    voQ = QUEUE_HIGH;
    mgtQ = QUEUE_HIGH;
    hiQ = QUEUE_HIGH;
  }

  _InitNormalChipRegPriority_8812AUsb(beQ, bkQ, viQ, voQ, mgtQ, hiQ);
  init_hi_queue_config_8812a_usb();
}

#define REG_HIQ_NO_LMT_EN 0x05A7

void HalModule::init_hi_queue_config_8812a_usb() {
  /* Packet in Hi Queue Tx immediately (No constraint for ATIM Period)*/
  _device.rtw_write8(REG_HIQ_NO_LMT_EN, 0xFF);
}

void HalModule::_InitPageBoundary_8812AUsb() {
  _device.rtw_write16((REG_TRXFF_BNDY + 2), RX_DMA_BOUNDARY_8812);
}

void HalModule::_InitQueueReservedPage_8814AUsb() {
  using namespace rtl8814a;
  /* Port of upstream _InitQueueReservedPage_8814AUsb (hal/rtl8814a/usb/
   * usb_halinit.c). 8814 uses 32-bit FIFOPAGE_INFO regs to set per-queue
   * page counts and 16-bit boundary registers. The 8812 8-bit REG_RQPN /
   * REG_BCNQ_BDNY equivalents don't exist on 8814, so reusing the 8812
   * path leaves HPQ/NPQ/LPQ with zero pages and TX bulk OUT stalls. */
  /* 8814 has dual MAC ports — these 32-bit FIFOPAGE_INFO regs carry the
   * per-queue page count for port 0 in the low 16 bits and port 1 in the
   * high 16 bits. Upstream rtl8814a_hal_init.c writes the raw page count
   * (low half only), and the OOT-driver readback shows the chip mirrors it
   * into the high half automatically — but on our path the high half stays
   * at 0, so MAC port 1 has zero pages allocated. Write BOTH halves
   * explicitly to match the OOT-driver post-init state (FIFOPAGE_INFO_1 =
   * 0x00200020, FIFOPAGE_INFO_5 = 0x07760776). */
  auto dup16 = [](uint32_t v) -> uint32_t {
    return (v & 0xFFFF) | ((v & 0xFFFF) << 16);
  };
  _device.rtw_write32(REG_FIFOPAGE_INFO_1_8814A, dup16(HPQ_PGNUM_8814A));
  _device.rtw_write32(REG_FIFOPAGE_INFO_2_8814A, dup16(LPQ_PGNUM_8814A));
  _device.rtw_write32(REG_FIFOPAGE_INFO_3_8814A, dup16(NPQ_PGNUM_8814A));
  _device.rtw_write32(REG_FIFOPAGE_INFO_4_8814A, dup16(EPQ_PGNUM_8814A));
  _device.rtw_write32(REG_FIFOPAGE_INFO_5_8814A, dup16(PUB_PGNUM_8814A));

  _device.rtw_write32(REG_RQPN_CTRL_2_8814A, 0x80000000);

  uint16_t txpktbuf_bndy = registry_priv::wifi_spec
                               ? WMM_NORMAL_TX_PAGE_BOUNDARY_8814A
                               : TX_PAGE_BOUNDARY_8814A;

  _device.rtw_write16(REG_TXPKTBUF_BCNQ_BDNY_8814A, txpktbuf_bndy);
  _device.rtw_write16(REG_TXPKTBUF_BCNQ1_BDNY_8814A, txpktbuf_bndy);
  _device.rtw_write16(REG_MGQ_PGBNDY_8814A, txpktbuf_bndy);

  /* Head page of BCNQ + BCNQ1 packets. */
  _device.rtw_write16(REG_FIFOPAGE_CTRL_2_8814A, txpktbuf_bndy);
  _device.rtw_write16(REG_FIFOPAGE_CTRL_2_8814A + 2, txpktbuf_bndy);

  _logger->info(
      "8814A queue reserved pages: HPQ/LPQ/NPQ/EPQ={:#x} PUB={:#x} bndy={:#x}",
      HPQ_PGNUM_8814A, PUB_PGNUM_8814A, txpktbuf_bndy);
}

void HalModule::_InitPageBoundary_8814AUsb() {
  using namespace rtl8814a;
  /* Port of upstream _InitPageBoundary_8814AUsb. Single 16-bit write to
   * REG_RXFF_PTR_8814A. The 8812 path writes REG_TRXFF_BNDY+2 instead. */
  _device.rtw_write16(REG_RXFF_PTR_8814A, RX_DMA_BOUNDARY_8814A);
}

void HalModule::_InitTransferPageSize_8812AUsb() {
  uint8_t value8 = _PSTX(PBP_512);
  _device.rtw_write8(REG_PBP, value8);
}

void HalModule::_InitDriverInfoSize_8812A(uint8_t drvInfoSize) {
  _device.rtw_write8(REG_RX_DRVINFO_SZ, drvInfoSize);
}

void HalModule::_InitInterrupt_8812AU() {
  /* HIMR */
  _device.rtw_write32(REG_HIMR0_8812, _intrMask[0] & 0xFFFFFFFF);
  _device.rtw_write32(REG_HIMR1_8812, _intrMask[1] & 0xFFFFFFFF);
}

void HalModule::_InitNetworkType_8812A() {
  /* devourer is monitor-only; the kernel rtw driver sets MSR (REG_CR
   * bits [17:16] for port 0) to NT_NO_LINK in this case. The earlier
   * NT_LINK_AP value here was a leftover that a kernel-vs-devourer
   * register canary diff caught — `MAC 0x102 = 0x02` on devourer vs
   * `0x00` on kernel (kernel side via `iwpriv read 4,0x100`). Setting
   * NT_NO_LINK matches kernel's monitor-mode state. */
  auto value32 = _device.rtw_read32(REG_CR);
  value32 = (value32 & ~MASK_NETTYPE) | _NETTYPE(NT_NO_LINK);
  _device.rtw_write32(REG_CR, value32);

  /* Port of upstream `StopTxBeacon(Adapter)` (hal_com.c:14158). The
   * kernel's `rtw_hal_set_hwreg(HW_VAR_NET_TYPE, ...)` path calls
   * StopTxBeacon when MSR transitions to NO_LINK or STATION mode and
   * no AP/mesh port is up. devourer skips this, which leaves
   * `0x420[22]` (BIT6 of byte 2 = "HW treats packet as real beacon"
   * enable) at the chip's reset-state 1. The T1 canary diff caught
   * this as MAC 0x420 byte 2 = `0x71` (devourer) vs `0x31` (kernel).
   * Also program TBTT hold-time-when-stopping-beacon to match. */
  uint8_t txqctl_b2 = _device.rtw_read8(REG_FWHW_TXQ_CTRL + 2);
  _device.rtw_write8(REG_FWHW_TXQ_CTRL + 2,
                     static_cast<uint8_t>(txqctl_b2 & ~BIT6));
  constexpr uint16_t TBTT_HOLD_STOP_BCN = 0x64; /* 3.2ms, unit 32us */
  _device.rtw_write8(REG_TBTT_PROHIBIT + 1,
                     static_cast<uint8_t>(TBTT_HOLD_STOP_BCN & 0xFF));
  uint8_t tbtt_b2 = _device.rtw_read8(REG_TBTT_PROHIBIT + 2);
  _device.rtw_write8(REG_TBTT_PROHIBIT + 2,
                     static_cast<uint8_t>((tbtt_b2 & 0xF0) |
                                          (TBTT_HOLD_STOP_BCN >> 8)));
}

void HalModule::_InitWMACSetting_8812A() {
  /* rcr = AAP | APM | AM | AB | APP_ICV | ADF | AMF | APP_FCS | HTC_LOC_CTRL |
   * APP_MIC | APP_PHYSTS; */
  uint32_t rcr = RCR_APM | RCR_AM | RCR_AB | RCR_CBSSID_DATA | RCR_CBSSID_BCN |
                 RCR_APP_ICV | RCR_AMF | RCR_HTC_LOC_CTRL | RCR_APP_MIC |
                 RCR_APP_PHYST_RXFF | RCR_APPFCS | FORCEACK;

  _radioManagementModule->hw_var_rcr_config(rcr);

  /* Accept all multicast address */
  _device.rtw_write32(REG_MAR, 0xFFFFFFFF);
  _device.rtw_write32(REG_MAR + 4, 0xFFFFFFFF);

  uint32_t value16 = BIT10 | BIT5;
  _device.rtw_write16(REG_RXFLTMAP1, (uint16_t)value16);
}

void HalModule::_InitAdaptiveCtrl_8812AUsb() {
  /* Response Rate Set */
  uint32_t value32 = _device.rtw_read32(REG_RRSR);
  value32 &= ~RATE_BITMAP_ALL;

  value32 |= RATE_RRSR_WITHOUT_CCK;
  value32 |= RATE_RRSR_CCK_ONLY_1M;
  _device.rtw_write32(REG_RRSR, value32);

  /* CF-END Threshold */
  /* m_spIoBase.rtw_write8(REG_CFEND_TH, 0x1); */

  /* SIFS (used in NAV) */
  uint16_t value16 = (uint16_t)(_SPEC_SIFS_CCK(0x10) | _SPEC_SIFS_OFDM(0x10));
  _device.rtw_write16(REG_SPEC_SIFS, value16);

  /* Retry Limit */
  value16 = _LRL(RL_VAL_STA) | _SRL(RL_VAL_STA);
  _device.rtw_write16(REG_RL, value16);
}

void HalModule::_InitEDCA_8812AUsb() {
  /* Set Spec SIFS (used in NAV) */
  _device.rtw_write16(REG_SPEC_SIFS, 0x100a);
  _device.rtw_write16(REG_MAC_SPEC_SIFS, 0x100a);

  /* Set SIFS for CCK */
  _device.rtw_write16(REG_SIFS_CTX, 0x100a);

  /* Set SIFS for OFDM */
  _device.rtw_write16(REG_SIFS_TRX, 0x100a);

  /* TXOP */
  _device.rtw_write32(REG_EDCA_BE_PARAM, 0x005EA42B);
  _device.rtw_write32(REG_EDCA_BK_PARAM, 0x0000A44F);
  _device.rtw_write32(REG_EDCA_VI_PARAM, 0x005EA324);
  _device.rtw_write32(REG_EDCA_VO_PARAM, 0x002FA226);

  if (_eepromManager->version_id.ICType != CHIP_8814A) {
    /* 0x50 for 80MHz clock */
    _device.rtw_write8(REG_USTIME_TSF, 0x50);
    _device.rtw_write8(REG_USTIME_EDCA, 0x50);
  }
  /* 8814A keeps the MAC-table value 0x64 (100MHz tick): the kernel's
   * _InitEDCA_8814AUsb has the 0x50 writes commented out. */
}

void HalModule::_InitRetryFunction_8812A() {
  uint32_t value8;

  value8 = _device.rtw_read8(REG_FWHW_TXQ_CTRL);
  value8 |= EN_AMPDU_RTY_NEW;
  _device.rtw_write8(REG_FWHW_TXQ_CTRL, (uint8_t)value8);

  /* Set ACK timeout */
  /* rtw_write8(adapterState, REG_ACKTO, 0x40);  */ /* masked by page for BCM
                                                       IOT issue temporally */
  _device.rtw_write8(REG_ACKTO, 0x80);
}

void HalModule::init_UsbAggregationSetting_8812A() {
  ///* Tx aggregation setting */
  usb_AggSettingTxUpdate_8812A();

  ///* Rx aggregation setting */
  usb_AggSettingRxUpdate_8812A();
}

void HalModule::usb_AggSettingTxUpdate_8812A() {
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    /* Kernel usb_AggSettingTxUpdate_8814A runs with UsbTxAggMode=1 and
     * UsbTxAggDescNum=3 (wifi_spec=0 default): program the block-descriptor
     * count into REG_TDECTRL[7:4] and REG_TDECTRL+3 (0x20B) = DescNum<<1.
     * Devourer still submits one frame per bulk URB, but this is part of
     * the reference TXDMA state the kernel chip runs with. */
    constexpr uint8_t kUsbTxAggDescNum = 3;
    uint32_t value32 = _device.rtw_read32(REG_TDECTRL);
    value32 &= ~(BLK_DESC_NUM_MASK << BLK_DESC_NUM_SHIFT);
    value32 |= (kUsbTxAggDescNum & BLK_DESC_NUM_MASK) << BLK_DESC_NUM_SHIFT;
    _device.rtw_write32(REG_TDECTRL, value32);
    _device.rtw_write8(REG_TDECTRL + 3, kUsbTxAggDescNum << 1);
    return;
  }
  if (_usbTxAggMode) {
    uint32_t value32 = _device.rtw_read32(REG_TDECTRL);
    value32 = value32 & ~(BLK_DESC_NUM_MASK << BLK_DESC_NUM_SHIFT);
    value32 |= ((_usbTxAggDescNum & BLK_DESC_NUM_MASK) << BLK_DESC_NUM_SHIFT);

    _device.rtw_write32(REG_DWBCN0_CTRL_8812, value32);
    // if (IS_HARDWARE_TYPE_8821U(adapterState))   /* page added for Jaguar */
    //     rtw_write8(adapterState, REG_DWBCN1_CTRL_8812,
    //     pHalData._usbTxAggDescNum << 1);
  }
}

void HalModule::usb_AggSettingRxUpdate_8812A() {
  uint32_t valueDMA = _device.rtw_read8(REG_TRXDMA_CTRL);
  switch (_rxAggMode) {
  case RX_AGG_DMA:
    valueDMA |= RXDMA_AGG_EN;
    /* 2012/10/26 MH For TX through start rate temp fix. */
    {
      uint16_t temp;

      /* Adjust DMA page and thresh. */
      temp = (uint16_t)(_rxAggDmaSize | (_rxAggDmaTimeout << 8));
      _device.rtw_write16(REG_RXDMA_AGG_PG_TH, temp);
      _device.rtw_write8(
          REG_RXDMA_AGG_PG_TH + 3,
          (uint8_t)
              BIT7); /* for dma agg , 0x280[31]GBIT_RXDMA_AGG_OLD_MOD, set 1 */
    }
    break;
  case RX_AGG_USB:
    valueDMA |= RXDMA_AGG_EN;
    {
      uint16_t temp;

      /* Adjust DMA page and thresh. */
      temp =
          (uint16_t)(_device.rxagg_usb_size | (_device.rxagg_usb_timeout << 8));
      _device.rtw_write16(REG_RXDMA_AGG_PG_TH, temp);
    }
    if (_eepromManager->version_id.ICType == CHIP_8814A) {
      /* Kernel usb_AggSettingRxUpdate_8814A explicitly RMW-clears
       * USB_AGG_EN_8814A (BIT7 of REG_RXDMA_AGG_PG_TH+3, 0x283) in its
       * default RX_AGG_DMA mode (usb_halinit.c:705-727). Devourer's
       * taken path never wrote that byte, leaving USB-mode aggregation
       * at whatever the reset/firmware value is — mixed DMA+USB agg
       * framing would break the RND8 parse walk. */
      uint8_t valueUSB = _device.rtw_read8(REG_RXDMA_AGG_PG_TH + 3);
      _device.rtw_write8(REG_RXDMA_AGG_PG_TH + 3,
                         (uint8_t)(valueUSB & ~BIT7));
    }
    break;
  case RX_AGG_MIX:
  case RX_AGG_DISABLE:
  default:
    /* TODO: */
    break;
  }

  _device.rtw_write8(REG_TRXDMA_CTRL, (uint8_t)valueDMA);
}

#define TBTT_PROHIBIT_SETUP_TIME 0x04         /* 128us, unit is 32us */
#define TBTT_PROHIBIT_HOLD_TIME 0x80          /* 4ms, unit is 32us*/
#define TBTT_PROHIBIT_HOLD_TIME_STOP_BCN 0x64 /* 3.2ms unit is 32us*/

void HalModule::_InitBeaconParameters_8812A() {
  uint8_t val8 = DIS_TSF_UDT;
  uint16_t val16 = (uint16_t)(val8 | (val8 << 8)); /* port0 and port1 */

  _device.rtw_write16(REG_BCN_CTRL, val16);

  /* TBTT setup time */
  _device.rtw_write8(REG_TBTT_PROHIBIT, TBTT_PROHIBIT_SETUP_TIME);

  /* TBTT hold time: 0x540[19:8] */
  _device.rtw_write8(REG_TBTT_PROHIBIT + 1,
                     TBTT_PROHIBIT_HOLD_TIME_STOP_BCN & 0xFF);
  _device.rtw_write8(
      REG_TBTT_PROHIBIT + 2,
      (uint8_t)((_device.rtw_read8(REG_TBTT_PROHIBIT + 2) & 0xF0) |
                (TBTT_PROHIBIT_HOLD_TIME_STOP_BCN >> 8)));

  _device.rtw_write8(REG_DRVERLYINT, DRIVER_EARLY_INT_TIME_8812); /* 5ms */
  _device.rtw_write8(REG_BCNDMATIM, BCN_DMA_ATIME_INT_TIME_8812); /* 2ms */

  /* Suggested by designer timchen. Change beacon AIFS to the largest number */
  /* beacause test chip does not contension before sending beacon. by tynli.
   * 2009.11.03 */
  _device.rtw_write16(REG_BCNTCFG, 0x4413);
}

void HalModule::_InitBeaconMaxError_8812A() {
  _device.rtw_write8(REG_BCN_MAX_ERR, 0xFF);
}

void HalModule::_InitBurstPktLen() {
  uint8_t speedvalue, provalue, temp;
  const bool is_8821 = _eepromManager->version_id.ICType == CHIP_8821;

  _device.rtw_write8(0xf050, 0x01); /* usb3 rx interval */
  _device.rtw_write16(
      REG_RXDMA_STATUS,
      0x7400); /* burset lenght=4, set 0x3400 for burset length=2 */
  _device.rtw_write8(0x289, 0xf5); /* for rxdma control */

  /* 0x456 = 0x70, sugguested by Zhilin */
  _device.rtw_write8(REG_AMPDU_MAX_TIME_8812, is_8821 ? 0x5e : 0x70);

  _device.rtw_write32(REG_AMPDU_MAX_LENGTH_8812, 0xffffffff);
  _device.rtw_write8(REG_USTIME_TSF, 0x50);
  _device.rtw_write8(REG_USTIME_EDCA, 0x50);

  speedvalue =
      _device.rtw_read8(0xff); /* check device operation speed: SS 0xff bit7 */
  if (is_8821) {
    speedvalue = BIT7;
  }

  if ((speedvalue & BIT7) != 0) {
    /* USB2/1.1 Mode */
    temp = _device.rtw_read8(0xfe17);
    if (((temp >> 4) & 0x03) == 0) {
      provalue = _device.rtw_read8(REG_RXDMA_PRO_8812);
      _device.rtw_write8(REG_RXDMA_PRO_8812,
                         (uint8_t)((provalue | BIT4 | BIT3 | BIT2 | BIT1) &
                                   (~BIT5))); /* set burst pkt len=512B */
    } else {
      provalue = _device.rtw_read8(REG_RXDMA_PRO_8812);
      _device.rtw_write8(REG_RXDMA_PRO_8812,
                         (uint8_t)((provalue | BIT5 | BIT3 | BIT2 | BIT1) &
                                   (~BIT4))); /* set burst pkt len=64B */
    }
  } else {
    /* USB3 Mode */
    provalue = _device.rtw_read8(REG_RXDMA_PRO_8812);
    _device.rtw_write8(REG_RXDMA_PRO_8812,
                       //((provalue | BIT3 | BIT2 | BIT1) & (~(BIT5 | BIT4))));
                       ///* set burst pkt len=1k */
                       (uint8_t)((provalue | BIT3 | BIT2 | BIT1) &
                                 (0b11001111))); /* set burst pkt len=1k */

    _device.rtw_write8(0xf008, (uint8_t)(_device.rtw_read8(0xf008) & 0xE7));
  }

  temp = _device.rtw_read8(REG_SYS_FUNC_EN);
  _device.rtw_write8(REG_SYS_FUNC_EN,
                     (uint8_t)(temp & (~BIT10))); /* reset 8051 */

  _device.rtw_write8(REG_HT_SINGLE_AMPDU_8812,
                     (uint8_t)(_device.rtw_read8(REG_HT_SINGLE_AMPDU_8812) |
                               BIT7));        /* enable single pkt ampdu */
  _device.rtw_write8(REG_RX_PKT_LIMIT, 0x18); /* for VHT packet length 11K */

  _device.rtw_write8(REG_PIFS, 0x00);

  _device.rtw_write16(REG_MAX_AGGR_NUM, 0x1f1f);
  _device.rtw_write8(REG_FWHW_TXQ_CTRL,
                     (uint8_t)(_device.rtw_read8(REG_FWHW_TXQ_CTRL) & (~BIT7)));
  if (is_8821 && !registry_priv::wifi_spec) {
    _device.rtw_write8(REG_FWHW_TXQ_CTRL, 0x80);
    _device.rtw_write32(REG_FAST_EDCA_CTRL, 0x03087777);
  }

  // AMPDUBurstMode is always false
  // if (pHalData.AMPDUBurstMode)
  //{
  //    adapterState.Device.rtw_write8(REG_AMPDU_BURST_MODE_8812, 0x5F);
  //}

  _device.rtw_write8(0x1c, (uint8_t)(_device.rtw_read8(0x1c) | BIT5 |
                                     BIT6)); /* to prevent mac is reseted by
                                                bus. 20111208, by Page */

  /* ARFB table 9 for 11ac 5G 2SS */
  _device.rtw_write32(REG_ARFR0_8812, 0x00000010);
  _device.rtw_write32(REG_ARFR0_8812 + 4, 0xfffff000);

  /* ARFB table 10 for 11ac 5G 1SS */
  _device.rtw_write32(REG_ARFR1_8812, 0x00000010);
  _device.rtw_write32(REG_ARFR1_8812 + 4, 0x003ff000);

  /* ARFB table 11 for 11ac 24G 1SS */
  _device.rtw_write32(REG_ARFR2_8812, 0x00000015);
  _device.rtw_write32(REG_ARFR2_8812 + 4, 0x003ff000);
  /* ARFB table 12 for 11ac 24G 2SS */
  _device.rtw_write32(REG_ARFR3_8812, 0x00000015);
  _device.rtw_write32(REG_ARFR3_8812 + 4, 0xffcff000);
}

/* Port of upstream 8814 _InitBurstPktLen (usb_halinit.c). The 8812 body
 * above must NOT run on 8814A: its 0x456 write (REG_AMPDU_MAX_TIME_8812,
 * "suggested by Zhilin") lands on REG_TXPKTBUF_BCNQ1_BDNY_8814A and
 * corrupts the beacon-queue TX-buffer boundary programmed by
 * _InitQueueReservedPage_8814AUsb; the USTIME_TSF/EDCA = 0x50 writes are
 * 8812's 80MHz-clock value where the 8814 MAC table keeps 0x64; and the
 * PIFS/MAX_AGGR/ARFR/RSV_CTRL pokes have no counterpart in the kernel's
 * 8814 init. */
void HalModule::_InitBurstPktLen_8814A() {
  using namespace rtl8814a;

  /* yx_qi 131128 move to 0x1448, 144c */
  _device.rtw_write32(REG_FAST_EDCA_VOVI_SETTING_8814A, 0x08070807);
  _device.rtw_write32(REG_FAST_EDCA_BEBK_SETTING_8814A, 0x08070807);

  /* check device operation speed: SS 0xff bit7 */
  const bool supportUsb3 = (_device.rtw_read8(0xff) & BIT7) == 0;
  if (!supportUsb3) { /* USB2/1.1 Mode */
    /* Kernel keys this off UsbBulkOutSize (512 on high-speed, 64 on
     * full-speed). */
    if (_device.speed() == LIBUSB_SPEED_HIGH) {
      /* set burst pkt len=512B */
      _device.rtw_write8(REG_RXDMA_MODE_8814A, 0x1e);
    } else {
      /* set burst pkt len=64B */
      _device.rtw_write8(REG_RXDMA_MODE_8814A, 0x2e);
    }
    _device.rtw_write16(REG_RXDMA_AGG_PG_TH_8814A, 0x2005); /* dmc agg th 20K */
  } else { /* USB3 Mode */
    /* set burst pkt len=1k */
    _device.rtw_write8(REG_RXDMA_MODE_8814A, 0x0e);
    _device.rtw_write16(REG_RXDMA_AGG_PG_TH_8814A, 0x0a05); /* dmc agg th 20K */

    /* set Reg 0xf008[3:4] to 2'00 to disable U1/U2 Mode to avoid 2.5G spur
     * in USB3.0. added by page, 20120712 */
    _device.rtw_write8(0xf008, (uint8_t)(_device.rtw_read8(0xf008) & 0xE7));
    /* to avoid usb 3.0 H2C fail */
    _device.rtw_write16(0xf002, 0);

    /* turn off the LDPC pre-TX */
    _device.rtw_write8(
        REG_SW_AMPDU_BURST_MODE_CTRL_8814A,
        (uint8_t)(_device.rtw_read8(REG_SW_AMPDU_BURST_MODE_CTRL_8814A) &
                  ~BIT6));
  }

  /* Upstream tail: `if (pHalData->AMPDUBurstMode) write8(0x4BC, 0x5F)` —
   * AMPDUBurstMode is never assigned anywhere in the kernel tree
   * (zero-initialised false), so that write never runs there either. */
}

bool HalModule::PHY_BBConfig8812() {
  /* tangw check start 20120412 */
  /* . APLL_EN,,APLL_320_GATEB,APLL_320BIAS,  auto config by hw fsm after
   * pfsm_go (0x4 bit 8) set */
  uint32_t TmpU1B = _device.rtw_read8(REG_SYS_FUNC_EN);

  TmpU1B |= FEN_USBA;

  _device.rtw_write8(REG_SYS_FUNC_EN, (uint8_t)TmpU1B);

  _device.rtw_write8(
      REG_SYS_FUNC_EN,
      (uint8_t)(TmpU1B | FEN_BB_GLB_RSTn | FEN_BBRSTB)); /* same with 8812 */
  /* 6. 0x1f[7:0] = 0x07 PathA RF Power On */
  _device.rtw_write8(REG_RF_CTRL,
                     0x07); /* RF_SDMRSTB,RF_RSTB,RF_EN same with 8723a */
  /* 7.  PathB RF Power On */
  _device.rtw_write8(REG_OPT_CTRL_8812 + 2,
                     0x7); /* RF_SDMRSTB,RF_RSTB,RF_EN same with 8723a */
  /* tangw check end 20120412 */

  /*  */
  /* Config BB and AGC */
  /*  */
  bool rtStatus;
  switch (_eepromManager->version_id.ICType) {
  case CHIP_8814A:
    rtStatus = phy_BB8814_Config_ParaFile();
    break;
  case CHIP_8821:
    rtStatus = phy_BB8821_Config_ParaFile();
    break;
  default:
    rtStatus = phy_BB8812_Config_ParaFile();
    break;
  }

  hal_set_crystal_cap(_eepromManager->crystal_cap);

  return rtStatus;
}

bool HalModule::phy_BB8812_Config_ParaFile() {
  bool rtStatus = odm_config_bb_with_header_file(CONFIG_BB_PHY_REG);

  /* Read PHY_REG.TXT BB INIT!! */

  if (rtStatus != true) {
    _logger->error("phy_BB8812_Config_ParaFile: CONFIG_BB_PHY_REG Fail!!");
    goto phy_BB_Config_ParaFile_Fail;
  }

  rtStatus = odm_config_bb_with_header_file(CONFIG_BB_AGC_TAB);

  if (rtStatus != true) {
    _logger->error("phy_BB8812_Config_ParaFile CONFIG_BB_AGC_TAB Fail!!");
  }

phy_BB_Config_ParaFile_Fail:

  return rtStatus;
}

bool HalModule::odm_config_bb_with_header_file(odm_bb_config_type config_type) {
  bool result = true;

  /* @1 AP doesn't use PHYDM initialization in these ICs */

  if (config_type == CONFIG_BB_PHY_REG) {
    // READ_AND_CONFIG_MP(8812a, _phy_reg);
    odm_read_and_config_mp_8812a_phy_reg();
  } else if (config_type == CONFIG_BB_AGC_TAB) {
    // READ_AND_CONFIG_MP(8812a, _agc_tab);
    odm_read_and_config_mp_8812a_agc_tab();
  } else if (config_type == CONFIG_BB_PHY_REG_PG) {
    throw std::logic_error(
        "odm_bb_config_type.CONFIG_BB_PHY_REG_PG not yet implemented");
    // READ_AND_CONFIG_MP(8812a, _phy_reg_pg);
  } else if (config_type == CONFIG_BB_PHY_REG_MP) {
    // READ_AND_CONFIG_MP(8812a, _phy_reg_mp);
    odm_read_and_config_mp_8812a_phy_reg_mp();
  } else if (config_type == CONFIG_BB_AGC_TAB_DIFF) {
    throw std::logic_error(
        "odm_bb_config_type.CONFIG_BB_AGC_TAB_DIFF not yet implemented");
    // dm.fw_offload_ability &= ~PHYDM_PHY_PARAM_OFFLOAD;
    ///*@AGC_TAB DIFF dont support FW offload*/
    // if ((dm.channel >= 36) && (dm.channel <= 64))
    //{
    //     AGC_DIFF_CONFIG_MP(8812a, lb);
    // }
    // else if (*dm.channel >= 100)
    //{
    //     AGC_DIFF_CONFIG_MP(8812a, hb);
    // }
  }

  // TODO:
  // if (config_type == odm_bb_config_type.CONFIG_BB_PHY_REG || config_type ==
  // odm_bb_config_type.CONFIG_BB_AGC_TAB)
  //{
  //    if (dm.fw_offload_ability & PHYDM_PHY_PARAM_OFFLOAD)
  //    {
  //        result = phydm_set_reg_by_fw(dm, PHYDM_HALMAC_CMD_END, 0, 0, 0,
  //        (RfPath)0,0); PHYDM_DBG(dm, ODM_COMP_INIT, "phy param offload
  //        end!result = %d", result);
  //    }
  //}

  return result;
}

void HalModule::hal_set_crystal_cap(uint8_t crystal_cap) {
  crystal_cap = (uint8_t)(crystal_cap & 0x3F);
  const uint32_t reg_val = (uint32_t)(crystal_cap | (crystal_cap << 6));

  /* The XTAL-trim field of 0x2C sits at different bit positions per chip
   * (upstream phydm_cfotracking.c::odm_set_crystal_cap):
   *   8812A: 0x2C[30:25] = 0x2C[24:19]  -> mask 0x7FF80000
   *   8821A: 0x2C[23:18] = 0x2C[17:12]  -> mask 0x00FFF000
   *   8814A: 0x2C[26:21] = 0x2C[20:15]  -> mask 0x07FF8000
   * The 8812 mask was applied to every chip — on 8814 the cap landed 4
   * bits high (real trim field untouched, bits [30:27] clobbered), i.e.
   * a carrier-frequency offset on TX and RX. */
  switch (_eepromManager->version_id.ICType) {
  case CHIP_8814A:
    _device.phy_set_bb_reg(REG_MAC_PHY_CTRL, 0x07FF8000u, reg_val);
    break;
  case CHIP_8821:
    _device.phy_set_bb_reg(REG_MAC_PHY_CTRL, 0x00FFF000u, reg_val);
    break;
  default:
    /* write 0x2C[30:25] = 0x2C[24:19] = CrystalCap */
    _device.phy_set_bb_reg(REG_MAC_PHY_CTRL, 0x7FF80000u, reg_val);
    break;
  }
}

static uint32_t array_mp_8812a_phy_reg_mp[] = {
    0x800,
    0x8020D410,
    0x830,
    0x2EAA8EB8,
};

#define MASKDWORD 0xffffffff

void HalModule::odm_read_and_config_mp_8812a_phy_reg_mp() {
  uint32_t i = 0;
  uint8_t c_cond;
  bool is_matched = true, is_skipped = false;
  uint32_t array_len = ARRAY_LENGTH(array_mp_8812a_phy_reg_mp);

  uint32_t pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__);

  while ((i + 1) < array_len) {
    auto v1 = array_mp_8812a_phy_reg_mp[i];
    auto v2 = array_mp_8812a_phy_reg_mp[i + 1];

    if ((v1 & (BIT31 | BIT30)) != 0) {
      /*positive & negative condition*/
      if ((v1 & BIT31) != 0) {
        /* positive condition*/
        c_cond = (uint8_t)((v1 & (BIT29 | BIT28)) >> 28);
        if (c_cond == COND_ENDIF) {
          /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n");
        } else if (c_cond == COND_ELSE) {
          /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n");
        } else {
          /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "IF or ELSE IF\n");
        }
      } else if ((v1 & BIT30) != 0) {
        /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        odm_config_bb_phy_8812a(v1, MASKDWORD, v2);
      }
    }

    i = i + 2;
  }
}

static void ODM_delay_ms(int ms) {
  std::this_thread::sleep_for(std::chrono::milliseconds(ms));
}

static void ODM_sleep_ms(int ms) {
  std::this_thread::sleep_for(std::chrono::milliseconds(ms));
}

static void ODM_delay_us(int us) {
  std::this_thread::sleep_for(std::chrono::microseconds(us));
}

void HalModule::odm_config_bb_phy_8812a(uint32_t addr, uint32_t bitmask,
                                        uint32_t data) {
  if (addr == 0xfe) {
    ODM_sleep_ms(50);
  } else if (addr == 0xfd) {
    ODM_delay_ms(5);
  } else if (addr == 0xfc) {
    ODM_delay_ms(1);
  } else if (addr == 0xfb) {
    ODM_delay_us(50);
  } else if (addr == 0xfa) {
    ODM_delay_us(5);
  } else if (addr == 0xf9) {
    ODM_delay_us(1);
  } else {
    odm_set_bb_reg(addr, bitmask, data);
    /* Add 1us delay between BB/RF register setting. */
    ODM_delay_us(1);
  }
}

void HalModule::odm_set_bb_reg(uint32_t reg_addr, uint32_t bit_mask,
                               uint32_t data) {
  _device.phy_set_bb_reg((uint16_t)reg_addr, bit_mask, data);
}

static uint32_t array_mp_8812a_phy_reg[] = {
    0x800,      0x8020D010, 0x804,      0x080112E0, 0x808,      0x0E028233,
    0x80C,      0x12131113, 0x810,      0x20101263, 0x814,      0x020C3D10,
    0x818,      0x03A00385, 0x820,      0x00000000, 0x824,      0x00030FE0,
    0x828,      0x00000000, 0x82C,      0x002083DD, 0x830,      0x2EAAEEB8,
    0x834,      0x0037A706, 0x838,      0x06C89B44, 0x83C,      0x0000095B,
    0x840,      0xC0000001, 0x844,      0x40003CDE, 0x848,      0x6210FF8B,
    0x84C,      0x6CFDFFB8, 0x850,      0x28874706, 0x854,      0x0001520C,
    0x858,      0x8060E000, 0x85C,      0x74210168, 0x860,      0x6929C321,
    0x864,      0x79727432, 0x868,      0x8CA7A314, 0x86C,      0x338C2878,
    0x870,      0x03333333, 0x874,      0x31602C2E, 0x878,      0x00003152,
    0x87C,      0x000FC000, 0x8A0,      0x00000013, 0x8A4,      0x7F7F7F7F,
    0x8A8,      0xA202033E, 0x8AC,      0x0FF0FA0A, 0x8B0,      0x00000600,
    0x8B4,      0x000FC080, 0x8B8,      0x6C10D7FF, 0x8BC,      0x4CA520A3,
    0x8C0,      0x27F00020, 0x8C4,      0x00000000, 0x8C8,      0x00012D69,
    0x8CC,      0x08248492, 0x8D0,      0x0000B800, 0x8DC,      0x00000000,
    0x8D4,      0x940008A0, 0x8D8,      0x290B5612, 0x8F8,      0x400002C0,
    0x8FC,      0x00000000, 0x900,      0x00000701, 0x90C,      0x00000000,
    0x910,      0x0000FC00, 0x914,      0x00000404, 0x918,      0x1C1028C0,
    0x91C,      0x64B11A1C, 0x920,      0xE0767233, 0x924,      0x055AA500,
    0x928,      0x00000004, 0x92C,      0xFFFE0000, 0x930,      0xFFFFFFFE,
    0x934,      0x001FFFFF, 0x960,      0x00000000, 0x964,      0x00000000,
    0x968,      0x00000000, 0x96C,      0x00000000, 0x970,      0x801FFFFF,
    0x978,      0x00000000, 0x97C,      0x00000000, 0x980,      0x00000000,
    0x984,      0x00000000, 0x988,      0x00000000, 0x990,      0x27100000,
    0x994,      0xFFFF0100, 0x998,      0xFFFFFF5C, 0x99C,      0xFFFFFFFF,
    0x9A0,      0x000000FF, 0x9A4,      0x00080080, 0x9A8,      0x00000000,
    0x9AC,      0x00000000, 0x9B0,      0x81081008, 0x9B4,      0x00000000,
    0x9B8,      0x01081008, 0x9BC,      0x01081008, 0x9D0,      0x00000000,
    0x9D4,      0x00000000, 0x9D8,      0x00000000, 0x9DC,      0x00000000,
    0x9E4,      0x00000003, 0x9E8,      0x000002D5, 0xA00,      0x00D047C8,
    0xA04,      0x01FF000C, 0xA08,      0x8C838300, 0xA0C,      0x2E7F000F,
    0xA10,      0x9500BB78, 0xA14,      0x11144028, 0xA18,      0x00881117,
    0xA1C,      0x89140F00, 0xA20,      0x1A1B0000, 0xA24,      0x090E1217,
    0xA28,      0x00000305, 0xA2C,      0x00900000, 0xA70,      0x101FFF00,
    0xA74,      0x00000008, 0xA78,      0x00000900, 0xA7C,      0x225B0606,
    0xA80,      0x218075B2, 0xA84,      0x001F8C80, 0xB00,      0x03100000,
    0xB04,      0x0000B000, 0xB08,      0xAE0201EB, 0xB0C,      0x01003207,
    0xB10,      0x00009807, 0xB14,      0x01000000, 0xB18,      0x00000002,
    0xB1C,      0x00000002, 0xB20,      0x0000001F, 0xB24,      0x03020100,
    0xB28,      0x07060504, 0xB2C,      0x0B0A0908, 0xB30,      0x0F0E0D0C,
    0xB34,      0x13121110, 0xB38,      0x17161514, 0xB3C,      0x0000003A,
    0xB40,      0x00000000, 0xB44,      0x00000000, 0xB48,      0x13000032,
    0xB4C,      0x48080000, 0xB50,      0x00000000, 0xB54,      0x00000000,
    0xB58,      0x00000000, 0xB5C,      0x00000000, 0xC00,      0x00000007,
    0xC04,      0x00042020, 0xC08,      0x80410231, 0xC0C,      0x00000000,
    0xC10,      0x00000100, 0xC14,      0x01000000, 0xC1C,      0x40000003,
    0xC20,      0x12121212, 0xC24,      0x12121212, 0xC28,      0x12121212,
    0xC2C,      0x12121212, 0xC30,      0x12121212, 0xC34,      0x12121212,
    0xC38,      0x12121212, 0xC3C,      0x12121212, 0xC40,      0x12121212,
    0xC44,      0x12121212, 0xC48,      0x12121212, 0xC4C,      0x12121212,
    0xC50,      0x00000020, 0xC54,      0x0008121C, 0xC58,      0x30000C1C,
    0xC5C,      0x00000058, 0xC60,      0x34344443, 0xC64,      0x07003333,
    0x80000008, 0x00000000, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0x90000002, 0x00000000, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0x90000004, 0x00000000, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0x90000001, 0x00000000, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0x90000001, 0x00000005, 0x40000000, 0x00000000, 0xC68,      0x59791979,
    0xA0000000, 0x00000000, 0xC68,      0x59799979, 0xB0000000, 0x00000000,
    0xC6C,      0x59795979, 0xC70,      0x19795979, 0xC74,      0x19795979,
    0xC78,      0x19791979, 0xC7C,      0x19791979, 0xC80,      0x19791979,
    0xC84,      0x19791979, 0xC94,      0x0100005C, 0xC98,      0x00000000,
    0xC9C,      0x00000000, 0xCA0,      0x00000029, 0xCA4,      0x08040201,
    0xCA8,      0x80402010, 0xCB0,      0x77547777, 0xCB4,      0x00000077,
    0xCB8,      0x00508242, 0xE00,      0x00000007, 0xE04,      0x00042020,
    0xE08,      0x80410231, 0xE0C,      0x00000000, 0xE10,      0x00000100,
    0xE14,      0x01000000, 0xE1C,      0x40000003, 0xE20,      0x12121212,
    0xE24,      0x12121212, 0xE28,      0x12121212, 0xE2C,      0x12121212,
    0xE30,      0x12121212, 0xE34,      0x12121212, 0xE38,      0x12121212,
    0xE3C,      0x12121212, 0xE40,      0x12121212, 0xE44,      0x12121212,
    0xE48,      0x12121212, 0xE4C,      0x12121212, 0xE50,      0x00000020,
    0xE54,      0x0008121C, 0xE58,      0x30000C1C, 0xE5C,      0x00000058,
    0xE60,      0x34344443, 0xE64,      0x07003333, 0xE68,      0x59791979,
    0xE6C,      0x59795979, 0xE70,      0x19795979, 0xE74,      0x19795979,
    0xE78,      0x19791979, 0xE7C,      0x19791979, 0xE80,      0x19791979,
    0xE84,      0x19791979, 0xE94,      0x0100005C, 0xE98,      0x00000000,
    0xE9C,      0x00000000, 0xEA0,      0x00000029, 0xEA4,      0x08040201,
    0xEA8,      0x80402010, 0xEB0,      0x77547777, 0xEB4,      0x00000077,
    0xEB8,      0x00508242,
};

void HalModule::odm_read_and_config_mp_8812a_phy_reg() {
  uint32_t i = 0;
  uint8_t c_cond;
  bool is_matched = true, is_skipped = false;
  uint32_t array_len = ARRAY_LENGTH(array_mp_8812a_phy_reg);

  uint32_t pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__);

  while ((i + 1) < array_len) {
    auto v1 = array_mp_8812a_phy_reg[i];
    auto v2 = array_mp_8812a_phy_reg[i + 1];

    if ((v1 & (BIT31 | BIT30)) != 0) {
      /*positive & negative condition*/
      if ((v1 & BIT31) != 0) {
        /* positive condition*/
        c_cond = (uint8_t)((v1 & (BIT29 | BIT28)) >> 28);
        if (c_cond == COND_ENDIF) {
          /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n");
        } else if (c_cond == COND_ELSE) {
          /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n");
        } else {
          /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "IF or ELSE IF\n");
        }
      } else if ((v1 & BIT30) != 0) {
        /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        //_logger->debug("SEND_TO {:04X}", v1);
        odm_config_bb_phy_8812a(v1, MASKDWORD, v2);
      }
    }

    i = i + 2;
  }
}

static uint32_t array_mp_8812a_agc_tab[] = {
    0x80000001, 0x00000000, 0x40000000, 0x00000000, 0x81C,      0xFC000001,
    0x81C,      0xFB020001, 0x81C,      0xFA040001, 0x81C,      0xF9060001,
    0x81C,      0xF8080001, 0x81C,      0xF70A0001, 0x81C,      0xF60C0001,
    0x81C,      0xF50E0001, 0x81C,      0xF4100001, 0x81C,      0xF3120001,
    0x81C,      0xF2140001, 0x81C,      0xF1160001, 0x81C,      0xF0180001,
    0x81C,      0xEF1A0001, 0x81C,      0xEE1C0001, 0x81C,      0xED1E0001,
    0x81C,      0xEC200001, 0x81C,      0xEB220001, 0x81C,      0xEA240001,
    0x81C,      0xCD260001, 0x81C,      0xCC280001, 0x81C,      0xCB2A0001,
    0x81C,      0xCA2C0001, 0x81C,      0xC92E0001, 0x81C,      0xC8300001,
    0x81C,      0xA6320001, 0x81C,      0xA5340001, 0x81C,      0xA4360001,
    0x81C,      0xA3380001, 0x81C,      0xA23A0001, 0x81C,      0x883C0001,
    0x81C,      0x873E0001, 0x81C,      0x86400001, 0x81C,      0x85420001,
    0x81C,      0x84440001, 0x81C,      0x83460001, 0x81C,      0x82480001,
    0x81C,      0x814A0001, 0x81C,      0x484C0001, 0x81C,      0x474E0001,
    0x81C,      0x46500001, 0x81C,      0x45520001, 0x81C,      0x44540001,
    0x81C,      0x43560001, 0x81C,      0x42580001, 0x81C,      0x415A0001,
    0x81C,      0x255C0001, 0x81C,      0x245E0001, 0x81C,      0x23600001,
    0x81C,      0x22620001, 0x81C,      0x21640001, 0x81C,      0x21660001,
    0x81C,      0x21680001, 0x81C,      0x216A0001, 0x81C,      0x216C0001,
    0x81C,      0x216E0001, 0x81C,      0x21700001, 0x81C,      0x21720001,
    0x81C,      0x21740001, 0x81C,      0x21760001, 0x81C,      0x21780001,
    0x81C,      0x217A0001, 0x81C,      0x217C0001, 0x81C,      0x217E0001,
    0x90000001, 0x00000005, 0x40000000, 0x00000000, 0x81C,      0xF9000001,
    0x81C,      0xF8020001, 0x81C,      0xF7040001, 0x81C,      0xF6060001,
    0x81C,      0xF5080001, 0x81C,      0xF40A0001, 0x81C,      0xF30C0001,
    0x81C,      0xF20E0001, 0x81C,      0xF1100001, 0x81C,      0xF0120001,
    0x81C,      0xEF140001, 0x81C,      0xEE160001, 0x81C,      0xED180001,
    0x81C,      0xEC1A0001, 0x81C,      0xEB1C0001, 0x81C,      0xEA1E0001,
    0x81C,      0xCD200001, 0x81C,      0xCC220001, 0x81C,      0xCB240001,
    0x81C,      0xCA260001, 0x81C,      0xC9280001, 0x81C,      0xC82A0001,
    0x81C,      0xC72C0001, 0x81C,      0xC62E0001, 0x81C,      0xA5300001,
    0x81C,      0xA4320001, 0x81C,      0xA3340001, 0x81C,      0xA2360001,
    0x81C,      0x88380001, 0x81C,      0x873A0001, 0x81C,      0x863C0001,
    0x81C,      0x853E0001, 0x81C,      0x84400001, 0x81C,      0x83420001,
    0x81C,      0x82440001, 0x81C,      0x81460001, 0x81C,      0x48480001,
    0x81C,      0x474A0001, 0x81C,      0x464C0001, 0x81C,      0x454E0001,
    0x81C,      0x44500001, 0x81C,      0x43520001, 0x81C,      0x42540001,
    0x81C,      0x41560001, 0x81C,      0x25580001, 0x81C,      0x245A0001,
    0x81C,      0x235C0001, 0x81C,      0x225E0001, 0x81C,      0x21600001,
    0x81C,      0x21620001, 0x81C,      0x21640001, 0x81C,      0x21660001,
    0x81C,      0x21680001, 0x81C,      0x216A0001, 0x81C,      0x236C0001,
    0x81C,      0x226E0001, 0x81C,      0x21700001, 0x81C,      0x21720001,
    0x81C,      0x21740001, 0x81C,      0x21760001, 0x81C,      0x21780001,
    0x81C,      0x217A0001, 0x81C,      0x217C0001, 0x81C,      0x217E0001,
    0xA0000000, 0x00000000, 0x81C,      0xFF000001, 0x81C,      0xFF020001,
    0x81C,      0xFF040001, 0x81C,      0xFF060001, 0x81C,      0xFF080001,
    0x81C,      0xFE0A0001, 0x81C,      0xFD0C0001, 0x81C,      0xFC0E0001,
    0x81C,      0xFB100001, 0x81C,      0xFA120001, 0x81C,      0xF9140001,
    0x81C,      0xF8160001, 0x81C,      0xF7180001, 0x81C,      0xF61A0001,
    0x81C,      0xF51C0001, 0x81C,      0xF41E0001, 0x81C,      0xF3200001,
    0x81C,      0xF2220001, 0x81C,      0xF1240001, 0x81C,      0xF0260001,
    0x81C,      0xEF280001, 0x81C,      0xEE2A0001, 0x81C,      0xED2C0001,
    0x81C,      0xEC2E0001, 0x81C,      0xEB300001, 0x81C,      0xEA320001,
    0x81C,      0xE9340001, 0x81C,      0xE8360001, 0x81C,      0xE7380001,
    0x81C,      0xE63A0001, 0x81C,      0xE53C0001, 0x81C,      0xC73E0001,
    0x81C,      0xC6400001, 0x81C,      0xC5420001, 0x81C,      0xC4440001,
    0x81C,      0xC3460001, 0x81C,      0xC2480001, 0x81C,      0xC14A0001,
    0x81C,      0xA74C0001, 0x81C,      0xA64E0001, 0x81C,      0xA5500001,
    0x81C,      0xA4520001, 0x81C,      0xA3540001, 0x81C,      0xA2560001,
    0x81C,      0xA1580001, 0x81C,      0x675A0001, 0x81C,      0x665C0001,
    0x81C,      0x655E0001, 0x81C,      0x64600001, 0x81C,      0x63620001,
    0x81C,      0x48640001, 0x81C,      0x47660001, 0x81C,      0x46680001,
    0x81C,      0x456A0001, 0x81C,      0x446C0001, 0x81C,      0x436E0001,
    0x81C,      0x42700001, 0x81C,      0x41720001, 0x81C,      0x41740001,
    0x81C,      0x41760001, 0x81C,      0x41780001, 0x81C,      0x417A0001,
    0x81C,      0x417C0001, 0x81C,      0x417E0001, 0xB0000000, 0x00000000,
    0x80000004, 0x00000000, 0x40000000, 0x00000000, 0x81C,      0xFC800001,
    0x81C,      0xFB820001, 0x81C,      0xFA840001, 0x81C,      0xF9860001,
    0x81C,      0xF8880001, 0x81C,      0xF78A0001, 0x81C,      0xF68C0001,
    0x81C,      0xF58E0001, 0x81C,      0xF4900001, 0x81C,      0xF3920001,
    0x81C,      0xF2940001, 0x81C,      0xF1960001, 0x81C,      0xF0980001,
    0x81C,      0xEF9A0001, 0x81C,      0xEE9C0001, 0x81C,      0xED9E0001,
    0x81C,      0xECA00001, 0x81C,      0xEBA20001, 0x81C,      0xEAA40001,
    0x81C,      0xE9A60001, 0x81C,      0xE8A80001, 0x81C,      0xE7AA0001,
    0x81C,      0xE6AC0001, 0x81C,      0xE5AE0001, 0x81C,      0xE4B00001,
    0x81C,      0xE3B20001, 0x81C,      0xA8B40001, 0x81C,      0xA7B60001,
    0x81C,      0xA6B80001, 0x81C,      0xA5BA0001, 0x81C,      0xA4BC0001,
    0x81C,      0xA3BE0001, 0x81C,      0xA2C00001, 0x81C,      0xA1C20001,
    0x81C,      0x68C40001, 0x81C,      0x67C60001, 0x81C,      0x66C80001,
    0x81C,      0x65CA0001, 0x81C,      0x64CC0001, 0x81C,      0x47CE0001,
    0x81C,      0x46D00001, 0x81C,      0x45D20001, 0x81C,      0x44D40001,
    0x81C,      0x43D60001, 0x81C,      0x42D80001, 0x81C,      0x08DA0001,
    0x81C,      0x07DC0001, 0x81C,      0x06DE0001, 0x81C,      0x05E00001,
    0x81C,      0x04E20001, 0x81C,      0x03E40001, 0x81C,      0x02E60001,
    0x81C,      0x01E80001, 0x81C,      0x01EA0001, 0x81C,      0x01EC0001,
    0x81C,      0x01EE0001, 0x81C,      0x01F00001, 0x81C,      0x01F20001,
    0x81C,      0x01F40001, 0x81C,      0x01F60001, 0x81C,      0x01F80001,
    0x81C,      0x01FA0001, 0x81C,      0x01FC0001, 0x81C,      0x01FE0001,
    0xA0000000, 0x00000000, 0x81C,      0xFF800001, 0x81C,      0xFF820001,
    0x81C,      0xFF840001, 0x81C,      0xFE860001, 0x81C,      0xFD880001,
    0x81C,      0xFC8A0001, 0x81C,      0xFB8C0001, 0x81C,      0xFA8E0001,
    0x81C,      0xF9900001, 0x81C,      0xF8920001, 0x81C,      0xF7940001,
    0x81C,      0xF6960001, 0x81C,      0xF5980001, 0x81C,      0xF49A0001,
    0x81C,      0xF39C0001, 0x81C,      0xF29E0001, 0x81C,      0xF1A00001,
    0x81C,      0xF0A20001, 0x81C,      0xEFA40001, 0x81C,      0xEEA60001,
    0x81C,      0xEDA80001, 0x81C,      0xECAA0001, 0x81C,      0xEBAC0001,
    0x81C,      0xEAAE0001, 0x81C,      0xE9B00001, 0x81C,      0xE8B20001,
    0x81C,      0xE7B40001, 0x81C,      0xE6B60001, 0x81C,      0xE5B80001,
    0x81C,      0xE4BA0001, 0x81C,      0xE3BC0001, 0x81C,      0xA8BE0001,
    0x81C,      0xA7C00001, 0x81C,      0xA6C20001, 0x81C,      0xA5C40001,
    0x81C,      0xA4C60001, 0x81C,      0xA3C80001, 0x81C,      0xA2CA0001,
    0x81C,      0xA1CC0001, 0x81C,      0x68CE0001, 0x81C,      0x67D00001,
    0x81C,      0x66D20001, 0x81C,      0x65D40001, 0x81C,      0x64D60001,
    0x81C,      0x47D80001, 0x81C,      0x46DA0001, 0x81C,      0x45DC0001,
    0x81C,      0x44DE0001, 0x81C,      0x43E00001, 0x81C,      0x42E20001,
    0x81C,      0x08E40001, 0x81C,      0x07E60001, 0x81C,      0x06E80001,
    0x81C,      0x05EA0001, 0x81C,      0x04EC0001, 0x81C,      0x03EE0001,
    0x81C,      0x02F00001, 0x81C,      0x01F20001, 0x81C,      0x01F40001,
    0x81C,      0x01F60001, 0x81C,      0x01F80001, 0x81C,      0x01FA0001,
    0x81C,      0x01FC0001, 0x81C,      0x01FE0001, 0xB0000000, 0x00000000,
    0xC50,      0x00000022, 0xC50,      0x00000020, 0xE50,      0x00000022,
    0xE50,      0x00000020,
};

void HalModule::odm_read_and_config_mp_8812a_agc_tab() {
  uint32_t i = 0;
  uint8_t c_cond;
  bool is_matched = true, is_skipped = false;
  uint32_t array_len = ARRAY_LENGTH(array_mp_8812a_agc_tab);

  uint32_t pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__);

  while ((i + 1) < array_len) {
    auto v1 = array_mp_8812a_agc_tab[i];
    auto v2 = array_mp_8812a_agc_tab[i + 1];

    if ((v1 & (BIT31 | BIT30)) != 0) {
      /*positive & negative condition*/
      if ((v1 & BIT31) != 0) {
        /* positive condition*/
        c_cond = (uint8_t)((v1 & (BIT29 | BIT28)) >> 28);
        if (c_cond == COND_ENDIF) {
          /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n");
        } else if (c_cond == COND_ELSE) {
          /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n");
        } else {
          /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "IF or ELSE IF\n");
        }
      } else if ((v1 & BIT30) != 0) {
        /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        odm_config_bb_agc_8812a(v1, MASKDWORD, v2);
      }
    }

    i = i + 2;
  }
}

void HalModule::odm_config_bb_agc_8812a(uint32_t addr, uint32_t bitmask,
                                        uint32_t data) {
  odm_set_bb_reg(addr, bitmask, data);
  /* Add 1us delay between BB/RF register setting. */
  ODM_delay_us(1);
}

void HalModule::PHY_RF6052_Config_8812() {
  /*  */
  /* Config BB and RF */
  /*  */
  switch (_eepromManager->version_id.ICType) {
  case CHIP_8814A:
    phy_RF6052_Config_ParaFile_8814();
    break;
  case CHIP_8821:
    phy_RF6052_Config_ParaFile_8821();
    break;
  default:
    phy_RF6052_Config_ParaFile_8812();
    break;
  }
}

void HalModule::phy_RF6052_Config_ParaFile_8814() {
  /* 8814AU has 4 RF paths (3 spatial streams max). Walk each path's radio
   * init table. */
  for (uint8_t path = 0; path < _eepromManager->numTotalRfPath; ++path) {
    switch (path) {
    case RfPath::RF_PATH_A:
      odm_read_and_config_mp_8814a_radioa();
      break;
    case RfPath::RF_PATH_B:
      odm_read_and_config_mp_8814a_radiob();
      break;
    case RfPath::RF_PATH_C:
      odm_read_and_config_mp_8814a_radioc();
      break;
    case RfPath::RF_PATH_D:
      odm_read_and_config_mp_8814a_radiod();
      break;
    default:
      break;
    }
  }

  /* Kernel PHY_RFConfig8814A tail (rtl8814a_rf6052.c:143-146): copy path
   * A's RC-calibration word (RF_RCK1_Jaguar = RF 0x1C) to paths B/C/D so
   * all chains run the same RC filter trim. Path A is readable; B/C/D
   * writes take effect even though they can't be read back (see note
   * below). */
  {
    /* RF_RCK1_Jaguar (0x1c) comes from Hal8812PhyReg.h. */
    const uint32_t rck1 = _radioManagementModule->phy_query_rf_reg(
        RfPath::RF_PATH_A, RF_RCK1_Jaguar, 0xfffff);
    _radioManagementModule->phy_set_rf_reg(RfPath::RF_PATH_B, RF_RCK1_Jaguar,
                                           0xfffff, rck1);
    _radioManagementModule->phy_set_rf_reg(RfPath::RF_PATH_C, RF_RCK1_Jaguar,
                                           0xfffff, rck1);
    _radioManagementModule->phy_set_rf_reg(RfPath::RF_PATH_D, RF_RCK1_Jaguar,
                                           0xfffff, rck1);
    _logger->info("8814A RCK1 sync: RF-A[0x1c]=0x{:05x} copied to B/C/D", rck1);
  }

  /* Verify path A/B RF reads return sensible values. NOTE: paths C/D do
   * not support RF read-back via the standard 3-wire SI/PI mechanism on
   * 8814 — rtw88's rtw88xxa_phy_read_rf only indexes paths A/B (rf_phy_num
   * == 4 for 4T4R but read_addr[mode][2] is sized 2). Path C/D RF writes
   * via phy_RFSerialWrite (LSSIW reg 0x1890/0x1A90) DO take effect once
   * BB is powered on (verified by direct pyusb write + readback), so the
   * radio init tables for C/D are applied. We just can't query them. */
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    for (uint8_t p = 0; p < 2 && p < _eepromManager->numTotalRfPath; ++p) {
      uint32_t rf0 =
          _radioManagementModule->phy_query_rf_reg((RfPath)p, 0x00, 0xfffff);
      _logger->info("8814A RF path {} reg 0x00 = 0x{:05x}",
                    static_cast<int>(p), rf0);
    }
  }
}

void HalModule::odm_read_and_config_mp_8814a_radioa() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(
      array_mp_8814a_radioa, array_mp_8814a_radioa_len, ctx,
      [this](uint32_t addr, uint32_t value) {
        odm_config_rf_reg_8812a(addr, value, RfPath::RF_PATH_A,
                                static_cast<uint16_t>(addr));
      });
#endif
}

void HalModule::odm_read_and_config_mp_8814a_radiob() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(
      array_mp_8814a_radiob, array_mp_8814a_radiob_len, ctx,
      [this](uint32_t addr, uint32_t value) {
        odm_config_rf_reg_8812a(addr, value, RfPath::RF_PATH_B,
                                static_cast<uint16_t>(addr));
      });
#endif
}

void HalModule::odm_read_and_config_mp_8814a_radioc() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(
      array_mp_8814a_radioc, array_mp_8814a_radioc_len, ctx,
      [this](uint32_t addr, uint32_t value) {
        odm_config_rf_reg_8812a(addr, value, RfPath::RF_PATH_C,
                                static_cast<uint16_t>(addr));
      });
#endif
}

void HalModule::odm_read_and_config_mp_8814a_radiod() {
#if defined(DEVOURER_HAVE_8814)
  auto ctx = _eepromManager->GetPhyContext();
  PhyTableLoader::Load(
      array_mp_8814a_radiod, array_mp_8814a_radiod_len, ctx,
      [this](uint32_t addr, uint32_t value) {
        odm_config_rf_reg_8812a(addr, value, RfPath::RF_PATH_D,
                                static_cast<uint16_t>(addr));
      });
#endif
}

void HalModule::phy_RF6052_Config_ParaFile_8812() {
  uint8_t eRFPath;

  for (eRFPath = 0; (uint8_t)eRFPath < _eepromManager->numTotalRfPath;
       eRFPath++) {
    /*----Initialize RF fom connfiguration file----*/
    switch (eRFPath) {
    case RfPath::RF_PATH_A:
      odm_config_rf_with_header_file(odm_rf_config_type::CONFIG_RF_RADIO,
                                     (RfPath)eRFPath);
      break;
    case RfPath::RF_PATH_B:
      odm_config_rf_with_header_file(odm_rf_config_type::CONFIG_RF_RADIO,
                                     (RfPath)eRFPath);
      break;
    default:
      break;
    }
  }
}

void HalModule::odm_config_rf_with_header_file(odm_rf_config_type config_type,
                                               RfPath e_rf_path) {
  if (config_type == odm_rf_config_type::CONFIG_RF_RADIO) {
    if (e_rf_path == RfPath::RF_PATH_A) {
      // READ_AND_CONFIG_MP(8812a, _radioa);
      odm_read_and_config_mp_8812a_radioa();
    } else if (e_rf_path == RfPath::RF_PATH_B) {
      // READ_AND_CONFIG_MP(8812a, _radiob);
      odm_read_and_config_mp_8812a_radiob();
    }
  }
}

static uint32_t array_mp_8812a_radioa[] = {
    0x000,      0x00010000, 0x018,      0x0001712A, 0x056,      0x00051CF2,
    0x066,      0x00040000, 0x01E,      0x00080000, 0x089,      0x00000080,
    0x80000001, 0x00000000, 0x40000000, 0x00000000, 0x086,      0x00014B3A,
    0x90000001, 0x00000005, 0x40000000, 0x00000000, 0x086,      0x00014B3A,
    0xA0000000, 0x00000000, 0x086,      0x00014B38, 0xB0000000, 0x00000000,
    0x80000004, 0x00000000, 0x40000000, 0x00000000, 0x08B,      0x00080180,
    0xA0000000, 0x00000000, 0x08B,      0x00087180, 0xB0000000, 0x00000000,
    0x0B1,      0x0001FC1A, 0x0B3,      0x000F0810, 0x0B4,      0x0001A78D,
    0x0BA,      0x00086180, 0x018,      0x00000006, 0x0EF,      0x00002000,
    0x80000001, 0x00000000, 0x40000000, 0x00000000, 0x03B,      0x0003F218,
    0x03B,      0x00030A58, 0x03B,      0x0002FA58, 0x03B,      0x00022590,
    0x03B,      0x0001FA50, 0x03B,      0x00010248, 0x03B,      0x00008240,
    0x90000001, 0x00000005, 0x40000000, 0x00000000, 0x03B,      0x0003F218,
    0x03B,      0x00030A58, 0x03B,      0x0002FA58, 0x03B,      0x00022590,
    0x03B,      0x0001FA50, 0x03B,      0x00010248, 0x03B,      0x00008240,
    0xA0000000, 0x00000000, 0x03B,      0x00038A58, 0x03B,      0x00037A58,
    0x03B,      0x0002A590, 0x03B,      0x00027A50, 0x03B,      0x00018248,
    0x03B,      0x00010240, 0x03B,      0x00008240, 0xB0000000, 0x00000000,
    0x0EF,      0x00000100, 0x80000002, 0x00000000, 0x40000000, 0x00000000,
    0x034,      0x0000A4EE, 0x034,      0x00009076, 0x034,      0x00008073,
    0x034,      0x00007070, 0x034,      0x0000606D, 0x034,      0x0000506A,
    0x034,      0x00004049, 0x034,      0x00003046, 0x034,      0x00002028,
    0x034,      0x00001025, 0x034,      0x00000022, 0xA0000000, 0x00000000,
    0x034,      0x0000ADF4, 0x034,      0x00009DF1, 0x034,      0x00008DEE,
    0x034,      0x00007DEB, 0x034,      0x00006DE8, 0x034,      0x00005DE5,
    0x034,      0x00004DE2, 0x034,      0x00003CE6, 0x034,      0x000024E7,
    0x034,      0x000014E4, 0x034,      0x000004E1, 0xB0000000, 0x00000000,
    0x0EF,      0x00000000, 0x0EF,      0x000020A2, 0x0DF,      0x00000080,
    0x035,      0x00000192, 0x035,      0x00008192, 0x035,      0x00010192,
    0x036,      0x00000024, 0x036,      0x00008024, 0x036,      0x00010024,
    0x036,      0x00018024, 0x0EF,      0x00000000, 0x051,      0x00000C21,
    0x052,      0x000006D9, 0x053,      0x000FC649, 0x054,      0x0000017E,
    0x0EF,      0x00000002, 0x008,      0x00008400, 0x018,      0x0001712A,
    0x0EF,      0x00001000, 0x03A,      0x00000080, 0x03B,      0x0003A02C,
    0x03C,      0x00004000, 0x03A,      0x00000400, 0x03B,      0x0003202C,
    0x03C,      0x00010000, 0x03A,      0x000000A0, 0x03B,      0x0002B064,
    0x03C,      0x00004000, 0x03A,      0x000000D8, 0x03B,      0x00023070,
    0x03C,      0x00004000, 0x03A,      0x00000468, 0x03B,      0x0001B870,
    0x03C,      0x00010000, 0x03A,      0x00000098, 0x03B,      0x00012085,
    0x03C,      0x000E4000, 0x03A,      0x00000418, 0x03B,      0x0000A080,
    0x03C,      0x000F0000, 0x03A,      0x00000418, 0x03B,      0x00002080,
    0x03C,      0x00010000, 0x03A,      0x00000080, 0x03B,      0x0007A02C,
    0x03C,      0x00004000, 0x03A,      0x00000400, 0x03B,      0x0007202C,
    0x03C,      0x00010000, 0x03A,      0x000000A0, 0x03B,      0x0006B064,
    0x03C,      0x00004000, 0x03A,      0x000000D8, 0x03B,      0x00063070,
    0x03C,      0x00004000, 0x03A,      0x00000468, 0x03B,      0x0005B870,
    0x03C,      0x00010000, 0x03A,      0x00000098, 0x03B,      0x00052085,
    0x03C,      0x000E4000, 0x03A,      0x00000418, 0x03B,      0x0004A080,
    0x03C,      0x000F0000, 0x03A,      0x00000418, 0x03B,      0x00042080,
    0x03C,      0x00010000, 0x03A,      0x00000080, 0x03B,      0x000BA02C,
    0x03C,      0x00004000, 0x03A,      0x00000400, 0x03B,      0x000B202C,
    0x03C,      0x00010000, 0x03A,      0x000000A0, 0x03B,      0x000AB064,
    0x03C,      0x00004000, 0x03A,      0x000000D8, 0x03B,      0x000A3070,
    0x03C,      0x00004000, 0x03A,      0x00000468, 0x03B,      0x0009B870,
    0x03C,      0x00010000, 0x03A,      0x00000098, 0x03B,      0x00092085,
    0x03C,      0x000E4000, 0x03A,      0x00000418, 0x03B,      0x0008A080,
    0x03C,      0x000F0000, 0x03A,      0x00000418, 0x03B,      0x00082080,
    0x03C,      0x00010000, 0x0EF,      0x00001100, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x034,      0x0004A0B2, 0x034,      0x000490AF,
    0x034,      0x00048070, 0x034,      0x0004706D, 0x034,      0x00046050,
    0x034,      0x0004504D, 0x034,      0x0004404A, 0x034,      0x00043047,
    0x034,      0x0004200A, 0x034,      0x00041007, 0x034,      0x00040004,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x034,      0x0004A0B2,
    0x034,      0x000490AF, 0x034,      0x00048070, 0x034,      0x0004706D,
    0x034,      0x0004604D, 0x034,      0x0004504A, 0x034,      0x00044047,
    0x034,      0x00043044, 0x034,      0x00042007, 0x034,      0x00041004,
    0x034,      0x00040001, 0xA0000000, 0x00000000, 0x034,      0x0004ADF5,
    0x034,      0x00049DF2, 0x034,      0x00048DEF, 0x034,      0x00047DEC,
    0x034,      0x00046DE9, 0x034,      0x00045DE6, 0x034,      0x00044DE3,
    0x034,      0x000438C8, 0x034,      0x000428C5, 0x034,      0x000418C2,
    0x034,      0x000408C0, 0xB0000000, 0x00000000, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x034,      0x0002A0B2, 0x034,      0x000290AF,
    0x034,      0x00028070, 0x034,      0x0002706D, 0x034,      0x00026050,
    0x034,      0x0002504D, 0x034,      0x0002404A, 0x034,      0x00023047,
    0x034,      0x0002200A, 0x034,      0x00021007, 0x034,      0x00020004,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x034,      0x0002A0B4,
    0x034,      0x000290B1, 0x034,      0x00028072, 0x034,      0x0002706F,
    0x034,      0x0002604F, 0x034,      0x0002504C, 0x034,      0x00024049,
    0x034,      0x00023046, 0x034,      0x00022009, 0x034,      0x00021006,
    0x034,      0x00020003, 0xA0000000, 0x00000000, 0x034,      0x0002ADF5,
    0x034,      0x00029DF2, 0x034,      0x00028DEF, 0x034,      0x00027DEC,
    0x034,      0x00026DE9, 0x034,      0x00025DE6, 0x034,      0x00024DE3,
    0x034,      0x000238C8, 0x034,      0x000228C5, 0x034,      0x000218C2,
    0x034,      0x000208C0, 0xB0000000, 0x00000000, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x034,      0x0000A0B2, 0x034,      0x000090AF,
    0x034,      0x00008070, 0x034,      0x0000706D, 0x034,      0x00006050,
    0x034,      0x0000504D, 0x034,      0x0000404A, 0x034,      0x00003047,
    0x034,      0x0000200A, 0x034,      0x00001007, 0x034,      0x00000004,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x034,      0x0000A0B2,
    0x034,      0x000090AF, 0x034,      0x00008070, 0x034,      0x0000706D,
    0x034,      0x0000604D, 0x034,      0x0000504A, 0x034,      0x00004047,
    0x034,      0x00003044, 0x034,      0x00002007, 0x034,      0x00001004,
    0x034,      0x00000001, 0xA0000000, 0x00000000, 0x034,      0x0000AFF7,
    0x034,      0x00009DF7, 0x034,      0x00008DF4, 0x034,      0x00007DF1,
    0x034,      0x00006DEE, 0x034,      0x00005DEB, 0x034,      0x00004DE8,
    0x034,      0x000038CC, 0x034,      0x000028C9, 0x034,      0x000018C6,
    0x034,      0x000008C3, 0xB0000000, 0x00000000, 0x0EF,      0x00000000,
    0x80000008, 0x00000000, 0x40000000, 0x00000000, 0x018,      0x0001712A,
    0x0EF,      0x00000040, 0x035,      0x000001D4, 0x035,      0x000081D4,
    0x035,      0x000101D4, 0x035,      0x000201B4, 0x035,      0x000281B4,
    0x035,      0x000301B4, 0x035,      0x000401B4, 0x035,      0x000481B4,
    0x035,      0x000501B4, 0x90000008, 0x05000000, 0x40000000, 0x00000000,
    0x018,      0x0001712A, 0x0EF,      0x00000040, 0x035,      0x000001D4,
    0x035,      0x000081D4, 0x035,      0x000101D4, 0x035,      0x000201B4,
    0x035,      0x000281B4, 0x035,      0x000301B4, 0x035,      0x000401B4,
    0x035,      0x000481B4, 0x035,      0x000501B4, 0xA0000000, 0x00000000,
    0x018,      0x0001712A, 0x0EF,      0x00000040, 0x035,      0x00000188,
    0x035,      0x00008147, 0x035,      0x00010147, 0x035,      0x000201D7,
    0x035,      0x000281D7, 0x035,      0x000301D7, 0x035,      0x000401D8,
    0x035,      0x000481D8, 0x035,      0x000501D8, 0xB0000000, 0x00000000,
    0x0EF,      0x00000000, 0x80000008, 0x00000000, 0x40000000, 0x00000000,
    0x018,      0x0001712A, 0x0EF,      0x00000010, 0x036,      0x00004BFB,
    0x036,      0x0000CBFB, 0x036,      0x00014BFB, 0x036,      0x0001CBFB,
    0x036,      0x00024F4B, 0x036,      0x0002CF4B, 0x036,      0x00034F4B,
    0x036,      0x0003CF4B, 0x036,      0x00044F4B, 0x036,      0x0004CF4B,
    0x036,      0x00054F4B, 0x036,      0x0005CF4B, 0x90000008, 0x05000000,
    0x40000000, 0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000010,
    0x036,      0x00004BFB, 0x036,      0x0000CBFB, 0x036,      0x00014BFB,
    0x036,      0x0001CBFB, 0x036,      0x00024F4B, 0x036,      0x0002CF4B,
    0x036,      0x00034F4B, 0x036,      0x0003CF4B, 0x036,      0x00044F4B,
    0x036,      0x0004CF4B, 0x036,      0x00054F4B, 0x036,      0x0005CF4B,
    0xA0000000, 0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000010,
    0x036,      0x00084EB4, 0x036,      0x0008CC35, 0x036,      0x00094C35,
    0x036,      0x0009CC35, 0x036,      0x000A4C35, 0x036,      0x000ACC35,
    0x036,      0x000B4C35, 0x036,      0x000BCC35, 0x036,      0x000C4C34,
    0x036,      0x000CCC35, 0x036,      0x000D4C35, 0x036,      0x000DCC35,
    0xB0000000, 0x00000000, 0x0EF,      0x00000000, 0x0EF,      0x00000008,
    0x80000008, 0x00000000, 0x40000000, 0x00000000, 0x03C,      0x000002CC,
    0x03C,      0x00000522, 0x03C,      0x00000902, 0x90000008, 0x05000000,
    0x40000000, 0x00000000, 0x03C,      0x000002CC, 0x03C,      0x00000522,
    0x03C,      0x00000902, 0xA0000000, 0x00000000, 0x03C,      0x000002A8,
    0x03C,      0x000005A2, 0x03C,      0x00000880, 0xB0000000, 0x00000000,
    0x0EF,      0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000002,
    0x0DF,      0x00000080, 0x01F,      0x00000064, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x061,      0x000FDD43, 0x062,      0x00038F4B,
    0x063,      0x00032117, 0x064,      0x000194AC, 0x065,      0x000931D1,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x061,      0x000FDD43,
    0x062,      0x00038F4B, 0x063,      0x00032117, 0x064,      0x000194AC,
    0x065,      0x000931D2, 0xA0000000, 0x00000000, 0x061,      0x000E5D53,
    0x062,      0x00038FCD, 0x063,      0x000114EB, 0x064,      0x000196AC,
    0x065,      0x000911D7, 0xB0000000, 0x00000000, 0x008,      0x00008400,
    0x01C,      0x000739D2, 0x0B4,      0x0001E78D, 0x018,      0x0001F12A,
    0xFFE,      0x00000000, 0xFFE,      0x00000000, 0xFFE,      0x00000000,
    0xFFE,      0x00000000, 0x0B4,      0x0001A78D, 0x018,      0x0001712A,

};

void HalModule::odm_read_and_config_mp_8812a_radioa() {
  uint32_t i = 0;
  uint8_t c_cond;
  bool is_matched = true, is_skipped = false;
  uint32_t array_len = ARRAY_LENGTH(array_mp_8812a_radioa);

  uint32_t pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__);

  while ((i + 1) < array_len) {
    auto v1 = array_mp_8812a_radioa[i];
    auto v2 = array_mp_8812a_radioa[i + 1];

    if ((v1 & (BIT31 | BIT30)) != 0) {
      /*positive & negative condition*/
      if ((v1 & BIT31) != 0) {
        /* positive condition*/
        c_cond = (uint8_t)((v1 & (BIT29 | BIT28)) >> 28);
        if (c_cond == COND_ENDIF) {
          /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n");
        } else if (c_cond == COND_ELSE) {
          /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n");
        } else {
          /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "IF or ELSE IF\n");
        }
      } else if ((v1 & BIT30) != 0) {
        /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        odm_config_rf_radio_a_8812a(v1, v2);
      }
    }

    i = i + 2;
  }
}

void HalModule::odm_config_rf_radio_a_8812a(uint32_t addr, uint32_t data) {
  uint32_t content = 0x1000; /* RF_Content: radioa_txt */
  uint32_t maskfor_phy_set = (uint32_t)(content & 0xE000);

  odm_config_rf_reg_8812a(addr, data, RfPath::RF_PATH_A,
                          (uint16_t)(addr | maskfor_phy_set));
}

#define RFREGOFFSETMASK 0xfffff

void HalModule::odm_config_rf_reg_8812a(uint32_t addr, uint32_t data,
                                        RfPath RF_PATH, uint16_t reg_addr) {
  if (addr == 0xfe || addr == 0xffe) {
    ODM_sleep_ms(50);
  } else {
    odm_set_rf_reg(RF_PATH, reg_addr, RFREGOFFSETMASK, data);
    /* Add 1us delay between BB/RF register setting. */
    ODM_delay_us(1);
  }
}

static uint32_t array_mp_8812a_radiob[] = {
    0x056,      0x00051CF2, 0x066,      0x00040000, 0x089,      0x00000080,
    0x80000001, 0x00000000, 0x40000000, 0x00000000, 0x086,      0x00014B3A,
    0x90000001, 0x00000005, 0x40000000, 0x00000000, 0x086,      0x00014B3A,
    0xA0000000, 0x00000000, 0x086,      0x00014B38, 0xB0000000, 0x00000000,
    0x80000004, 0x00000000, 0x40000000, 0x00000000, 0x08B,      0x00080180,
    0xA0000000, 0x00000000, 0x08B,      0x00087180, 0xB0000000, 0x00000000,
    0x018,      0x00000006, 0x0EF,      0x00002000, 0x80000001, 0x00000000,
    0x40000000, 0x00000000, 0x03B,      0x0003F218, 0x03B,      0x00030A58,
    0x03B,      0x0002FA58, 0x03B,      0x00022590, 0x03B,      0x0001FA50,
    0x03B,      0x00010248, 0x03B,      0x00008240, 0x90000001, 0x00000005,
    0x40000000, 0x00000000, 0x03B,      0x0003F218, 0x03B,      0x00030A58,
    0x03B,      0x0002FA58, 0x03B,      0x00022590, 0x03B,      0x0001FA50,
    0x03B,      0x00010248, 0x03B,      0x00008240, 0xA0000000, 0x00000000,
    0x03B,      0x00038A58, 0x03B,      0x00037A58, 0x03B,      0x0002A590,
    0x03B,      0x00027A50, 0x03B,      0x00018248, 0x03B,      0x00010240,
    0x03B,      0x00008240, 0xB0000000, 0x00000000, 0x0EF,      0x00000100,
    0x80000002, 0x00000000, 0x40000000, 0x00000000, 0x034,      0x0000A4EE,
    0x034,      0x00009076, 0x034,      0x00008073, 0x034,      0x00007070,
    0x034,      0x0000606D, 0x034,      0x0000506A, 0x034,      0x00004049,
    0x034,      0x00003046, 0x034,      0x00002028, 0x034,      0x00001025,
    0x034,      0x00000022, 0xA0000000, 0x00000000, 0x034,      0x0000ADF4,
    0x034,      0x00009DF1, 0x034,      0x00008DEE, 0x034,      0x00007DEB,
    0x034,      0x00006DE8, 0x034,      0x00005DE5, 0x034,      0x00004DE2,
    0x034,      0x00003CE6, 0x034,      0x000024E7, 0x034,      0x000014E4,
    0x034,      0x000004E1, 0xB0000000, 0x00000000, 0x0EF,      0x00000000,
    0x0EF,      0x000020A2, 0x0DF,      0x00000080, 0x035,      0x00000192,
    0x035,      0x00008192, 0x035,      0x00010192, 0x036,      0x00000024,
    0x036,      0x00008024, 0x036,      0x00010024, 0x036,      0x00018024,
    0x0EF,      0x00000000, 0x051,      0x00000C21, 0x052,      0x000006D9,
    0x053,      0x000FC649, 0x054,      0x0000017E, 0x0EF,      0x00000002,
    0x008,      0x00008400, 0x018,      0x0001712A, 0x0EF,      0x00001000,
    0x03A,      0x00000080, 0x03B,      0x0003A02C, 0x03C,      0x00004000,
    0x03A,      0x00000400, 0x03B,      0x0003202C, 0x03C,      0x00010000,
    0x03A,      0x000000A0, 0x03B,      0x0002B064, 0x03C,      0x00004000,
    0x03A,      0x000000D8, 0x03B,      0x00023070, 0x03C,      0x00004000,
    0x03A,      0x00000468, 0x03B,      0x0001B870, 0x03C,      0x00010000,
    0x03A,      0x00000098, 0x03B,      0x00012085, 0x03C,      0x000E4000,
    0x03A,      0x00000418, 0x03B,      0x0000A080, 0x03C,      0x000F0000,
    0x03A,      0x00000418, 0x03B,      0x00002080, 0x03C,      0x00010000,
    0x03A,      0x00000080, 0x03B,      0x0007A02C, 0x03C,      0x00004000,
    0x03A,      0x00000400, 0x03B,      0x0007202C, 0x03C,      0x00010000,
    0x03A,      0x000000A0, 0x03B,      0x0006B064, 0x03C,      0x00004000,
    0x03A,      0x000000D8, 0x03B,      0x00063070, 0x03C,      0x00004000,
    0x03A,      0x00000468, 0x03B,      0x0005B870, 0x03C,      0x00010000,
    0x03A,      0x00000098, 0x03B,      0x00052085, 0x03C,      0x000E4000,
    0x03A,      0x00000418, 0x03B,      0x0004A080, 0x03C,      0x000F0000,
    0x03A,      0x00000418, 0x03B,      0x00042080, 0x03C,      0x00010000,
    0x03A,      0x00000080, 0x03B,      0x000BA02C, 0x03C,      0x00004000,
    0x03A,      0x00000400, 0x03B,      0x000B202C, 0x03C,      0x00010000,
    0x03A,      0x000000A0, 0x03B,      0x000AB064, 0x03C,      0x00004000,
    0x03A,      0x000000D8, 0x03B,      0x000A3070, 0x03C,      0x00004000,
    0x03A,      0x00000468, 0x03B,      0x0009B870, 0x03C,      0x00010000,
    0x03A,      0x00000098, 0x03B,      0x00092085, 0x03C,      0x000E4000,
    0x03A,      0x00000418, 0x03B,      0x0008A080, 0x03C,      0x000F0000,
    0x03A,      0x00000418, 0x03B,      0x00082080, 0x03C,      0x00010000,
    0x0EF,      0x00001100, 0x80000008, 0x00000000, 0x40000000, 0x00000000,
    0x034,      0x0004A0B2, 0x034,      0x000490AF, 0x034,      0x00048070,
    0x034,      0x0004706D, 0x034,      0x00046050, 0x034,      0x0004504D,
    0x034,      0x0004404A, 0x034,      0x00043047, 0x034,      0x0004200A,
    0x034,      0x00041007, 0x034,      0x00040004, 0x90000008, 0x05000000,
    0x40000000, 0x00000000, 0x034,      0x0004A0B1, 0x034,      0x000490AE,
    0x034,      0x0004806F, 0x034,      0x0004706C, 0x034,      0x0004604C,
    0x034,      0x00045049, 0x034,      0x00044046, 0x034,      0x00043043,
    0x034,      0x00042006, 0x034,      0x00041003, 0x034,      0x00040000,
    0xA0000000, 0x00000000, 0x034,      0x0004ADF5, 0x034,      0x00049DF2,
    0x034,      0x00048DEF, 0x034,      0x00047DEC, 0x034,      0x00046DE9,
    0x034,      0x00045DE6, 0x034,      0x00044DE3, 0x034,      0x000438C8,
    0x034,      0x000428C5, 0x034,      0x000418C2, 0x034,      0x000408C0,
    0xB0000000, 0x00000000, 0x80000008, 0x00000000, 0x40000000, 0x00000000,
    0x034,      0x0002A0B2, 0x034,      0x000290AF, 0x034,      0x00028070,
    0x034,      0x0002706D, 0x034,      0x00026050, 0x034,      0x0002504D,
    0x034,      0x0002404A, 0x034,      0x00023047, 0x034,      0x0002200A,
    0x034,      0x00021007, 0x034,      0x00020004, 0x90000008, 0x05000000,
    0x40000000, 0x00000000, 0x034,      0x0002A0B3, 0x034,      0x000290B0,
    0x034,      0x00028071, 0x034,      0x0002706E, 0x034,      0x0002604E,
    0x034,      0x0002504B, 0x034,      0x00024048, 0x034,      0x00023045,
    0x034,      0x00022008, 0x034,      0x00021005, 0x034,      0x00020002,
    0xA0000000, 0x00000000, 0x034,      0x0002ADF5, 0x034,      0x00029DF2,
    0x034,      0x00028DEF, 0x034,      0x00027DEC, 0x034,      0x00026DE9,
    0x034,      0x00025DE6, 0x034,      0x00024DE3, 0x034,      0x000238C8,
    0x034,      0x000228C5, 0x034,      0x000218C2, 0x034,      0x000208C0,
    0xB0000000, 0x00000000, 0x80000008, 0x00000000, 0x40000000, 0x00000000,
    0x034,      0x0000A0B2, 0x034,      0x000090AF, 0x034,      0x00008070,
    0x034,      0x0000706D, 0x034,      0x00006050, 0x034,      0x0000504D,
    0x034,      0x0000404A, 0x034,      0x00003047, 0x034,      0x0000200A,
    0x034,      0x00001007, 0x034,      0x00000004, 0x90000008, 0x05000000,
    0x40000000, 0x00000000, 0x034,      0x0000A0B3, 0x034,      0x000090B0,
    0x034,      0x00008070, 0x034,      0x0000706D, 0x034,      0x0000604D,
    0x034,      0x0000504A, 0x034,      0x00004047, 0x034,      0x00003044,
    0x034,      0x00002007, 0x034,      0x00001004, 0x034,      0x00000001,
    0xA0000000, 0x00000000, 0x034,      0x0000AFF7, 0x034,      0x00009DF7,
    0x034,      0x00008DF4, 0x034,      0x00007DF1, 0x034,      0x00006DEE,
    0x034,      0x00005DEB, 0x034,      0x00004DE8, 0x034,      0x000038CC,
    0x034,      0x000028C9, 0x034,      0x000018C6, 0x034,      0x000008C3,
    0xB0000000, 0x00000000, 0x0EF,      0x00000000, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000040,
    0x035,      0x000001C5, 0x035,      0x000081C5, 0x035,      0x000101C5,
    0x035,      0x00020174, 0x035,      0x00028174, 0x035,      0x00030174,
    0x035,      0x00040185, 0x035,      0x00048185, 0x035,      0x00050185,
    0x0EF,      0x00000000, 0x90000008, 0x05000000, 0x40000000, 0x00000000,
    0x018,      0x0001712A, 0x0EF,      0x00000040, 0x035,      0x000001C5,
    0x035,      0x000081C5, 0x035,      0x000101C5, 0x035,      0x00020174,
    0x035,      0x00028174, 0x035,      0x00030174, 0x035,      0x00040185,
    0x035,      0x00048185, 0x035,      0x00050185, 0x0EF,      0x00000000,
    0xA0000000, 0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000040,
    0x035,      0x00000188, 0x035,      0x00008147, 0x035,      0x00010147,
    0x035,      0x000201D7, 0x035,      0x000281D7, 0x035,      0x000301D7,
    0x035,      0x000401D8, 0x035,      0x000481D8, 0x035,      0x000501D8,
    0x0EF,      0x00000000, 0xB0000000, 0x00000000, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x018,      0x0001712A, 0x0EF,      0x00000010,
    0x036,      0x00005B8B, 0x036,      0x0000DB8B, 0x036,      0x00015B8B,
    0x036,      0x0001DB8B, 0x036,      0x000262DB, 0x036,      0x0002E2DB,
    0x036,      0x000362DB, 0x036,      0x0003E2DB, 0x036,      0x0004553B,
    0x036,      0x0004D53B, 0x036,      0x0005553B, 0x036,      0x0005D53B,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x018,      0x0001712A,
    0x0EF,      0x00000010, 0x036,      0x00005B8B, 0x036,      0x0000DB8B,
    0x036,      0x00015B8B, 0x036,      0x0001DB8B, 0x036,      0x000262DB,
    0x036,      0x0002E2DB, 0x036,      0x000362DB, 0x036,      0x0003E2DB,
    0x036,      0x0004553B, 0x036,      0x0004D53B, 0x036,      0x0005553B,
    0x036,      0x0005D53B, 0xA0000000, 0x00000000, 0x018,      0x0001712A,
    0x0EF,      0x00000010, 0x036,      0x00084EB4, 0x036,      0x0008CC35,
    0x036,      0x00094C35, 0x036,      0x0009CC35, 0x036,      0x000A4C35,
    0x036,      0x000ACC35, 0x036,      0x000B4C35, 0x036,      0x000BCC35,
    0x036,      0x000C4C34, 0x036,      0x000CCC35, 0x036,      0x000D4C35,
    0x036,      0x000DCC35, 0xB0000000, 0x00000000, 0x0EF,      0x00000000,
    0x0EF,      0x00000008, 0x80000008, 0x00000000, 0x40000000, 0x00000000,
    0x03C,      0x000002DC, 0x03C,      0x00000524, 0x03C,      0x00000902,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x03C,      0x000002DC,
    0x03C,      0x00000524, 0x03C,      0x00000902, 0xA0000000, 0x00000000,
    0x03C,      0x000002A8, 0x03C,      0x000005A2, 0x03C,      0x00000880,
    0xB0000000, 0x00000000, 0x0EF,      0x00000000, 0x018,      0x0001712A,
    0x0EF,      0x00000002, 0x0DF,      0x00000080, 0x80000008, 0x00000000,
    0x40000000, 0x00000000, 0x061,      0x000EAC43, 0x062,      0x00038F47,
    0x063,      0x00031157, 0x064,      0x0001C4AC, 0x065,      0x000931D1,
    0x90000008, 0x05000000, 0x40000000, 0x00000000, 0x061,      0x000EAC43,
    0x062,      0x00038F47, 0x063,      0x00031157, 0x064,      0x0001C4AC,
    0x065,      0x000931D2, 0x90000002, 0x00000000, 0x40000000, 0x00000000,
    0x061,      0x000EAC43, 0x062,      0x00038F47, 0x063,      0x00031157,
    0x064,      0x0001C4AC, 0x065,      0x000931D1, 0xA0000000, 0x00000000,
    0x061,      0x000E5D53, 0x062,      0x00038FCD, 0x063,      0x000114EB,
    0x064,      0x000196AC, 0x065,      0x000911D7, 0xB0000000, 0x00000000,
    0x008,      0x00008400,

};

void HalModule::odm_set_rf_reg(RfPath e_rf_path, uint16_t reg_addr,
                               uint32_t bit_mask, uint32_t data) {
  _radioManagementModule->phy_set_rf_reg(e_rf_path, reg_addr, bit_mask, data);
}

void HalModule::odm_read_and_config_mp_8812a_radiob() {
  uint32_t i = 0;
  uint8_t c_cond;
  bool is_matched = true, is_skipped = false;
  uint32_t array_len = ARRAY_LENGTH(array_mp_8812a_radiob);

  uint32_t pre_v1 = 0, pre_v2 = 0;

  // PHYDM_DBG(dm, ODM_COMP_INIT, "===> %s\n", __func__);

  while ((i + 1) < array_len) {
    auto v1 = array_mp_8812a_radiob[i];
    auto v2 = array_mp_8812a_radiob[i + 1];

    if ((v1 & (BIT31 | BIT30)) != 0) {
      /*positive & negative condition*/
      if ((v1 & BIT31) != 0) {
        /* positive condition*/
        c_cond = (uint8_t)((v1 & (BIT29 | BIT28)) >> 28);
        if (c_cond == COND_ENDIF) {
          /*end*/
          is_matched = true;
          is_skipped = false;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ENDIF\n");
        } else if (c_cond == COND_ELSE) {
          /*else*/
          is_matched = is_skipped ? false : true;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "ELSE\n");
        } else {
          /*if , else if*/
          pre_v1 = v1;
          pre_v2 = v2;
          // PHYDM_DBG(dm, ODM_COMP_INIT, "IF or ELSE IF\n");
        }
      } else if ((v1 & BIT30) != 0) {
        /*negative condition*/
        if (is_skipped == false) {
          if (check_positive(pre_v1, pre_v2, v2)) {
            is_matched = true;
            is_skipped = true;
          } else {
            is_matched = false;
            is_skipped = false;
          }
        } else
          is_matched = false;
      }
    } else {
      if (is_matched) {
        odm_config_rf_radio_b_8812a(v1, v2);
      }
    }

    i = i + 2;
  }
}

void HalModule::odm_config_rf_radio_b_8812a(uint32_t addr, uint32_t data) {
  uint32_t content = 0x1001; /* RF_Content: radiob_txt */
  uint32_t maskfor_phy_set = (uint32_t)(content & 0xE000);

  odm_config_rf_reg_8812a(addr, data, RfPath::RF_PATH_B,
                          (uint16_t)(addr | maskfor_phy_set));
}

void HalModule::phydm_SetIgiFloor_Jaguar() {
  /* Port of phydm DIG floor convergence for the Jaguar family. Upstream
   * phydm_dig.c sets `dig_t->dm_dig_min = 0x1c` for
   * `(ODM_RTL8812 | ODM_RTL8814A | ODM_RTL8821 | ODM_RTL8822B)` and the
   * DIG watchdog walks 0xc50/0xe50 down to this floor under clean RX
   * conditions. Without phydm's watchdog devourer's IGI never moves
   * from the 0x20 BB-table seed and runs ~4 dB less sensitive than the
   * kernel driver. Match kernel by writing the floor once here. */
  _device.phy_set_bb_reg(rA_IGI_Jaguar, bMaskByte0, 0x1c);
  _device.phy_set_bb_reg(rB_IGI_Jaguar, bMaskByte0, 0x1c);
  if (_eepromManager->version_id.ICType == CHIP_8814A) {
    /* 4-path chip: kernel DIG always writes the same IGI to all four
     * paths (phydm_write_dig_reg covers 0xC50/0xE50/0x1850/0x1A50 for
     * ODM_IC_AC_4SS). Flooring only A/B left C/D at the 0x20 BB-table
     * seed — a 4 dB per-path gain imbalance the kernel never has, which
     * skews MRC combining and per-path RSSI. (0x1850/0x1A50 =
     * rC_IGI_Jaguar2 / rD_IGI_Jaguar2.) */
    _device.phy_set_bb_reg(0x1850, bMaskByte0, 0x1c);
    _device.phy_set_bb_reg(0x1A50, bMaskByte0, 0x1c);
  }
}

void HalModule::PHY_BB8812_Config_1T() {
  /* BB OFDM RX Path_A */
  _device.phy_set_bb_reg(rRxPath_Jaguar, bRxPath_Jaguar, 0x11);
  /* BB OFDM TX Path_A */
  _device.phy_set_bb_reg(rTxPath_Jaguar, bMaskLWord, 0x1111);
  /* BB CCK R/Rx Path_A */
  _device.phy_set_bb_reg(rCCK_RX_Jaguar, bCCK_RX_Jaguar, 0x0);
  /* MCS support */
  _device.phy_set_bb_reg(0x8bc, 0xc0000060, 0x4);
  /* RF Path_B HSSI OFF */
  _device.phy_set_bb_reg(0xe00, 0xf, 0x4);
  /* RF Path_B Power Down */
  _device.phy_set_bb_reg(0xe90, bMaskDWord, 0);
  /* ADDA Path_B OFF */
  _device.phy_set_bb_reg(0xe60, bMaskDWord, 0);
  _device.phy_set_bb_reg(0xe64, bMaskDWord, 0);
}
