
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1031.754 ; gain = 234.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:117]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/display_multi/display/display.runs/synth_1/.Xil/Vivado-21488-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/display_multi/display/display.runs/synth_1/.Xil/Vivado-21488-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'multipleAB32' [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'multipler32' [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'multipler32' (3#1) [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:34]
WARNING: [Synth 8-689] width (32) of port connection 'p' does not match port width (64) of module 'multipler32' [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'multipleAB32' (4#1) [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/display_multi/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_multi/display/display.srcs/sources_1/new/display.sv:46]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/display_multi/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_multi/display/display.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (5#1) [E:/project/display_multi/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [E:/project/display_multi/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [E:/project/display_multi/display/display.srcs/sources_1/new/top.sv:117]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[63]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[62]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[61]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[60]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[59]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[58]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[57]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[56]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[55]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[54]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[53]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[52]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[51]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[50]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[49]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[48]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[47]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[46]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[45]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[44]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[43]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1109.250 ; gain = 312.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.250 ; gain = 312.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.250 ; gain = 312.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1109.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [E:/project/display_multi/display/display.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/project/display_multi/display/display.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/project/display_multi/display/display.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1246.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1246.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1246.211 ; gain = 449.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1246.211 ; gain = 449.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/display_multi/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1246.211 ; gain = 449.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.211 ; gain = 449.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multipleAB32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[63]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[62]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[61]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[60]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[59]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[58]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[57]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[56]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[55]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[54]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[53]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[52]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[51]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[50]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[49]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[48]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[47]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[46]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[45]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[44]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[43]
WARNING: [Synth 8-3331] design multipler32 has unconnected port p[42]
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[0]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[1]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[2]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[3]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[4]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[5]' (FDS) to 'DIS/ans_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    29|
|3     |LUT1      |    90|
|4     |LUT2      |     2|
|5     |LUT3      |    57|
|6     |LUT4      |    52|
|7     |LUT5      |    26|
|8     |LUT6      |  1146|
|9     |FDRE      |    35|
|10    |IBUF      |    64|
|11    |OBUF      |    36|
+------+----------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |  1540|
|2     |  DIS           |display      |   213|
|3     |    SEG1        |seg7         |     7|
|4     |    SEG2        |seg7_0       |     7|
|5     |    SEG3        |seg7_1       |     7|
|6     |    SEG4        |seg7_2       |     7|
|7     |  multipleAB32  |multipleAB32 |  1224|
|8     |    multipler32 |multipler32  |  1224|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.062 ; gain = 526.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1324.062 ; gain = 389.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1324.062 ; gain = 526.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1333.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1333.059 ; gain = 862.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/display_multi/display/display.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 14:01:07 2024...
