<?xml version="1.0"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="author" content="" />

<meta name="description" content="65002 documentation" />
<meta name="keywords" content="8-bit,6502,65002" />
<link rev="made" href="mailto:" />
<link rel="stylesheet" title="Default" type="text/css" href="doc.css" /><link rel="stylesheet" type="text/css" href="optable.css" />
<title>65002 Opcode Overview</title></head>
<body><div id="headerbox"><div id="lefthdr">The 65k Project</div><div id="righthdr"><div class="large">65002</div><div class="small">The 65k processor - a modern 6502 with 64 bit</div></div></div><div id="mainbox"><a name="top" id="top"></a><div id="leftcol"><div id="menu" class="top"><div class="tophead">navigate</div>
<div id="mtree">
<ul>
<li><a href="af65002front.html">Overview</a></li>
<li><a href="af65002regs.html">Register Set</a></li>
<li><a href="af65002opstruct.html">Opcode Structure</a></li>
<li><a href="af65002prefixes.html">Prefixes</a></li>
<li><a href="af65002opcodes.html">Opcode Overview</a></li>
<li><a href="af65002opdesc.html">Opcode Docs</a></li>
<li><a href="af65002int.html">Reset, Traps and Interrupts</a></li>
<li><a href="af65002hyper.html">User/Hypervisor Mode</a></li>
<li><a href="af65002config.html">Configuration Registers</a></li>
<li><a href="af65002compat.html">Compatibility</a></li>
</ul>
</div>
		</div></div><div id="rightcol"><div class="top" id="twitter"><div class="tophead">follow</div><div>
		            Follow the 65k tweets on<br /><a class="extlink" target="_blank" href="https://twitter.com/#!/search/realtime/afachat%20%2365k">Twitter</a><br /> (In new window)
		</div></div><div class="top" id="forum"><div class="tophead">discuss</div><div><p>Discuss my site on <a class="extlink" target="_blank" href="http://forum.6502.org/viewtopic.php?t=956">this 6502.org forum thread</a></p><p>(Forum registration required to post)</p></div></div><div class="top" id="browser"><div class="tophead">browser</div><div><p>
			Site has been tested with a number of browsers and systems. Javascript required for advanced menu, but degrades gracefully without Javascript. IE6 not supported anymore!
			</p></div></div></div><div id="midcol"><div class="top" id="ie6warn">
You are using an old MS Internet Explorer as browser. This version is not supported anymore. Please use a 
more modern browser, like Internet Explorer 8 or later, 
<a target="_blank" class="extlink" href="http://www.firefox.com">Firefox</a>,
<a target="_blank" class="extlink" href="http://www.google.com/chrome">Google Chrome</a>, or
<a target="_blank" class="extlink" href="http://www.opera.com">Opera</a>.
</div><div class="top" id="content"><div id="minmax"></div><h1>65002 Opcode Overview</h1><div class="overview">
	<p>
	This page gives an overview over the 65002 opcodes, sorted by opcode page.
	The default page is the standard, 6502 opcode page. The other pages require 
	the corresponding prefix opcode.
	</p>
  </div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2><a name="std" id="std">Standard Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td>BRK #byte</td><td>ORA (zp,X)</td><td class="c65k">LDA zp,Y</td><td class="prefix">prefix1</td><td class="cmos">TSB zp</td><td>ORA zp</td><td>ASL zp</td><td class="prefix">prefix1</td><td>PHP </td><td>ORA #byte</td><td>ASL </td><td class="prefix">prefix2</td><td class="cmos">TSB abs</td><td>ORA abs</td><td>ASL abs</td><td class="prefix">EXT</td></tr>
<tr><th>1</th><td>BPL rel</td><td>ORA (zp),Y</td><td class="cmos">ORA (zp)</td><td class="prefix">prefix1</td><td class="cmos">TRB zp</td><td>ORA zp,X</td><td>ASL zp,X</td><td class="prefix">prefix1</td><td>CLC </td><td>ORA abs,Y</td><td class="cmos">INC </td><td class="prefix">prefix2</td><td class="cmos">TRB abs</td><td>ORA abs,X</td><td>ASL abs,X</td><td class="unused"></td></tr>
<tr><th>2</th><td>JSR abs</td><td>AND (zp,X)</td><td class="c65k">STA zp,Y</td><td class="prefix">prefix1</td><td>BIT zp</td><td>AND zp</td><td>ROL zp</td><td class="prefix">prefix1</td><td>PLP </td><td>AND #byte</td><td>ROL </td><td class="prefix">prefix2</td><td>BIT abs</td><td>AND abs</td><td>ROL abs</td><td class="prefix">SYS</td></tr>
<tr><th>3</th><td>BMI rel</td><td>AND (zp),Y</td><td class="cmos">AND (zp)</td><td class="prefix">prefix1</td><td class="cmos">BIT zp,X</td><td>AND zp,X</td><td>ROL zp,X</td><td class="prefix">prefix1</td><td>SEC </td><td>AND abs,Y</td><td class="cmos">DEC </td><td class="prefix">prefix2</td><td class="cmos">BIT abs,X</td><td>AND abs,X</td><td>ROL abs,X</td><td class="unused"></td></tr>
<tr><th>4</th><td>RTI </td><td>EOR (zp,X)</td><td class="c65k">LDA (abs),Y</td><td class="prefix">prefix1</td><td class="c65k">BSR relwide</td><td>EOR zp</td><td>LSR zp</td><td class="prefix">prefix1</td><td>PHA </td><td>EOR #byte</td><td>LSR </td><td class="prefix">prefix2</td><td>JMP abs</td><td>EOR abs</td><td>LSR abs</td><td class="prefix">QUICK</td></tr>
<tr><th>5</th><td>BVC rel</td><td>EOR (zp),Y</td><td class="cmos">EOR (zp)</td><td class="prefix">prefix1</td><td class="unused"></td><td>EOR zp,X</td><td>LSR zp,X</td><td class="prefix">prefix1</td><td>CLI </td><td>EOR abs,Y</td><td class="cmos">PHY </td><td class="prefix">prefix2</td><td class="unused"></td><td>EOR abs,X</td><td>LSR abs,X</td><td class="unused"></td></tr>
<tr><th>6</th><td>RTS </td><td>ADC (zp,X)</td><td class="c65k">LDA (abs,X)</td><td class="prefix">prefix1</td><td class="cmos">STZ zp</td><td>ADC zp</td><td>ROR zp</td><td class="prefix">prefix1</td><td>PLA </td><td>ADC #byte</td><td>ROR </td><td class="prefix">prefix2</td><td>JMP (abs)</td><td>ADC abs</td><td>ROR abs</td><td class="prefix">reserved prefix</td></tr>
<tr><th>7</th><td>BVS rel</td><td>ADC (zp),Y</td><td class="cmos">ADC (zp)</td><td class="prefix">prefix1</td><td class="cmos">STZ zp,X</td><td>ADC zp,X</td><td>ROR zp,X</td><td class="prefix">prefix1</td><td>SEI </td><td>ADC abs,Y</td><td class="cmos">PLY </td><td class="prefix">prefix2</td><td class="cmos">JMP (abs,X)</td><td>ADC abs,X</td><td>ROR abs,X</td><td class="unused"></td></tr>
<tr><th>8</th><td class="cmos">BRA rel</td><td>STA (zp,X)</td><td class="c65k">BSR rel</td><td class="prefix">prefix1</td><td>STY zp</td><td>STA zp</td><td>STX zp</td><td class="prefix">prefix1</td><td>DEY </td><td class="cmos">BIT #byte</td><td>TXA </td><td class="prefix">prefix2</td><td>STY abs</td><td>STA abs</td><td>STX abs</td><td class="prefix">reserved prefix</td></tr>
<tr><th>9</th><td>BCC rel</td><td>STA (zp),Y</td><td class="cmos">STA (zp)</td><td class="prefix">prefix1</td><td>STY zp,X</td><td>STA zp,X</td><td>STX zp,Y</td><td class="prefix">prefix1</td><td>TYA </td><td>STA abs,Y</td><td>TXS </td><td class="prefix">prefix2</td><td class="cmos">STZ abs</td><td>STA abs,X</td><td class="cmos">STZ abs,X</td><td class="prefix">reserved prefix</td></tr>
<tr><th>A</th><td>LDY #byte</td><td>LDA (zp,X)</td><td>LDX #byte</td><td class="prefix">prefix1</td><td>LDY zp</td><td>LDA zp</td><td>LDX zp</td><td class="prefix">prefix1</td><td>TAY </td><td>LDA #byte</td><td>TAX </td><td class="prefix">prefix2</td><td>LDY abs</td><td>LDA abs</td><td>LDX abs</td><td class="prefix">reserved prefix</td></tr>
<tr><th>B</th><td>BCS rel</td><td>LDA (zp),Y</td><td class="cmos">LDA (zp)</td><td class="prefix">prefix1</td><td>LDY zp,X</td><td>LDA zp,X</td><td>LDX zp,Y</td><td class="prefix">prefix1</td><td>CLV </td><td>LDA abs,Y</td><td>TSX </td><td class="prefix">prefix2</td><td>LDY abs,X</td><td>LDA abs,X</td><td>LDX abs,Y</td><td class="prefix">reserved prefix</td></tr>
<tr><th>C</th><td>CPY #byte</td><td>CMP (zp,X)</td><td class="c65k">STA (abs),Y</td><td class="prefix">prefix1</td><td>CPY zp</td><td>CMP zp</td><td>DEC zp</td><td class="prefix">prefix1</td><td>INY </td><td>CMP #byte</td><td>DEX </td><td class="prefix">prefix2</td><td>CPY abs</td><td>CMP abs</td><td>DEC abs</td><td class="prefix">reserved prefix</td></tr>
<tr><th>D</th><td>BNE rel</td><td>CMP (zp),Y</td><td class="cmos">CMP (zp)</td><td class="prefix">prefix1</td><td class="unused"></td><td>CMP zp,X</td><td>DEC zp,X</td><td class="prefix">prefix1</td><td>CLD </td><td>CMP abs,Y</td><td class="cmos">PHX </td><td class="prefix">prefix2</td><td class="c65k">JSR (abs)</td><td>CMP abs,X</td><td>DEC abs,X</td><td class="prefix">reserved prefix</td></tr>
<tr><th>E</th><td>CPX #byte</td><td>SBC (zp,X)</td><td class="c65k">STA (abs,X)</td><td class="prefix">prefix1</td><td>CPX zp</td><td>SBC zp</td><td>INC zp</td><td class="prefix">prefix1</td><td>INX </td><td>SBC #byte</td><td>NOP </td><td class="prefix">prefix2</td><td>CPX abs</td><td>SBC abs</td><td>INC abs</td><td class="prefix">reserved prefix</td></tr>
<tr><th>F</th><td>BEQ rel</td><td>SBC (zp),Y</td><td class="cmos">SBC (zp)</td><td class="prefix">prefix1</td><td class="c65k">TRP #byte</td><td>SBC zp,X</td><td>INC zp,X</td><td class="prefix">prefix1</td><td>SED </td><td>SBC abs,Y</td><td class="cmos">PLX </td><td class="prefix">prefix2</td><td class="c65k">JSR (abs,X)</td><td>SBC abs,X</td><td>INC abs,X</td><td class="prefix">reserved prefix</td></tr>
</table>

<p>Legend:</p>
<table class="optable">
<tr><td>NMOS Opcodes</td><td class="cmos">CMOS Opcodes</td><td class="c65k">New 65k opcodes</td><td class="prefix">65k Prefix codes</td><td class="unused">Unused/Reserved</td></tr>
</table>

<ul>
<li>
ADC: Add content of memory location to accumulator</li>
<li>
AND: Bitwise AND accumulator with content of memory location</li>
<li>
ASL: Arithmetic Shift Left - shift accumulator one bit to the left, shifting in zero in bit 0</li>
<li>
BCC: Branch on carry clear - take branch when C flag is cleared</li>
<li>
BCS: Branch on carry set - take branch when C flag is set</li>
<li>
BEQ: Branch on equal - take branch when Z flag is set</li>
<li>
BIT: Bitwise test with accumulator - AND the memory location with the accumulator, and set N (=bit 7), V (=bit 7), Z (iff all bits 
				zero) flags from the result. In case of the accumulator addressing, simply set the flags from the accumulator</li>
<li>
BMI: Branch on minus - take branch when N flag is set</li>
<li>
BNE: Branch on not equal - take branch when Z flag is cleared</li>
<li>
BPL: Branch on plus - take branch when N flag is cleared</li>
<li>
BRA: Branch always - branch independent from any flags</li>
<li>
BRK: Starts the break routine.</li>
<li>
BSR: Branch subroutine - similar to JSR, but use relative addressing similar to branch opcodes</li>
<li>
BVC: Branch on overflow clear - take branch when V flag is cleared</li>
<li>
BVS: Branch on overflow set - take branch when V flag is set</li>
<li>
CLC: Clear the C flag</li>
<li>
CLD: Clear the decimal (D) flag</li>
<li>
CLI: Clear the interrupt (I) flag</li>
<li>
CLV: Clear the overflow (V) flag</li>
<li>
CMP: Compare accumulator with content of memory location</li>
<li>
CPX: Compare X register with content of memory location</li>
<li>
CPY: Compare Y register with content of memory location</li>
<li>
DEC: Decrement the content of a memory location by one</li>
<li>
DEX: Decrement the content of the X register by one</li>
<li>
DEY: Decrement the Y register by one</li>
<li>
EOR: Bitwise Exclusive-OR accumulator with content of memory location</li>
<li>
INC: Increment the content of a memory location by one</li>
<li>
INX: Increment the content of the X register by one</li>
<li>
INY: Increment the content of the Y register by one</li>
<li>
JMP: Jump to new code address</li>
<li>
JSR: Jump subroutine - jump to a new code location, save return address on stack for RTS</li>
<li>
LDA: Load accumulator</li>
<li>
LDX: Load X register</li>
<li>
LDY: Load Y register</li>
<li>
LSR: Logical Shift Right - shift accumulator one bit to the right, shifting in zero in the highest bit</li>
<li>
NOP: No operation</li>
<li>
ORA: Bitwise OR accumulator with content of memory location</li>
<li>
PHA: Push contents of the accumulator onto the stack</li>
<li>
PHP: Push processor status register onto the stack</li>
<li>
PHX: Push contents of the X register onto the stack</li>
<li>
PHY: Push contents of the Y register onto the stack</li>
<li>
PLA: Pull the contents of the accumulator from the stack</li>
<li>
PLP: Pull processor status register from the stack</li>
<li>
PLX: Pull the contents of the X register from the stack</li>
<li>
PLY: Pull the contents of the Y register from the stack</li>
<li>
ROL: Rotate Left - shift accumulator one bit to the left, shifting in the carry flag in bit 0, and shifting the 
        	highest bit into the carry flag instead.</li>
<li>
ROR: Rotate Right - shift accumulator one bit to the right, shifting in the carry flag in the highest bit, and shifting 
        	bit 0 into the carry flag instead.</li>
<li>
RTI: Return from interrupt</li>
<li>
RTS: Return from subroutine - read return address from stack</li>
<li>
SBC: Substract content of memory location from accumulator</li>
<li>
SEC: Set the C flag</li>
<li>
SED: Set the decimal (D) flag</li>
<li>
SEI: Set the interrupt (I) flag</li>
<li>
STA: Store the content of the accumulator into a memory location</li>
<li>
STX: Store the content of the X register to memory.</li>
<li>
STY: Store the content of the Y register to memory.</li>
<li>
STZ: Store zero into a memory location</li>
<li>
TAX: Transfer the contents of accumulator into the X register</li>
<li>
TAY: Transfer the contents of accumulator into the Y register</li>
<li>
TRB: Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
TRP: Trap into 65k supervisor mode</li>
<li>
TSB: Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSX: Transfer the contents of the stack pointer into the X register (Note: needs RS to keep compatibility with 6502)</li>
<li>
TXA: Transfer the contents of the X register into the accumulator</li>
<li>
TXS: Transfer the contents of X register into the stack pointer (Note: needs RS to keep compatibility with 6502)</li>
<li>
TYA: Transfer the contents of the Y register into the accumulator</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2><a name="std" id="std">EXT Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td class="unused"></td><td class="unused"></td><td>LEA zp,Y</td><td class="unused"></td><td class="c65k10">MVN </td><td class="unused"></td><td>ASR zp</td><td class="unused"></td><td>PHE </td><td>ORA (E)</td><td>ASR </td><td class="unused"></td><td>TSB (E)</td><td>ASL (E)</td><td>ASR abs</td><td>ASL abs,Y</td></tr>
<tr><th>1</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="c65k10">MVP </td><td class="unused"></td><td>ASR zp,X</td><td class="unused"></td><td class="c65k10">HBC </td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>TRB (E)</td><td>ASR (E)</td><td>ASR abs,X</td><td>ASR abs,Y</td></tr>
<tr><th>2</th><td>JSR (E)</td><td class="unused"></td><td>PEA zp,Y</td><td class="unused"></td><td class="c65k10">FIL </td><td>ADE #byte</td><td>RDL zp</td><td class="unused"></td><td>PLE </td><td>AND (E)</td><td>RDL </td><td class="unused"></td><td class="unused"></td><td>ROL (E)</td><td>RDL abs</td><td>ROL abs,Y</td></tr>
<tr><th>3</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>BIT </td><td>ADE </td><td>RDL zp,X</td><td class="unused"></td><td class="c65k10">BSW </td><td>LDE #byte</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>RDL (E)</td><td>RDL abs,X</td><td>RDL abs,Y</td></tr>
<tr><th>4</th><td class="unused"></td><td class="unused"></td><td>LEA (abs),Y</td><td class="unused"></td><td>LEA relwide</td><td>ADS #byte</td><td>LEA zp</td><td class="unused"></td><td>PHB </td><td>EOR (E)</td><td class="unused"></td><td class="unused"></td><td>JMP (E)</td><td>LSR (E)</td><td class="unused"></td><td>LSR abs,Y</td></tr>
<tr><th>5</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>PEA relwide</td><td>ADS </td><td>LEA zp,X</td><td class="unused"></td><td>PRB </td><td>LDB #byte</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
<tr><th>6</th><td class="unused"></td><td class="unused"></td><td>LEA (abs,X)</td><td class="unused"></td><td class="c65k10">RMB </td><td>ADB #byte</td><td>RDR zp</td><td class="unused"></td><td>PLB </td><td>ADC (E)</td><td>RDR </td><td class="unused"></td><td>JMP long</td><td>ROR (E)</td><td>RDR abs</td><td>ROR abs,Y</td></tr>
<tr><th>7</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="c65k10">WMB </td><td>ADB </td><td>RDR zp,X</td><td class="unused"></td><td class="c65k10">HBS </td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>RDR (E)</td><td>RDR abs,X</td><td>RDR abs,Y</td></tr>
<tr><th>8</th><td>LEA rel</td><td>PEA (zp,X)</td><td>PEA rel</td><td class="unused"></td><td>SCA (E)</td><td>PEA zp</td><td class="unused"></td><td class="unused"></td><td>TAE </td><td>BIT (E)</td><td>TYS </td><td class="unused"></td><td>STY (E)</td><td>STA (E)</td><td>STX (E)</td><td>STY abs,X</td></tr>
<tr><th>9</th><td>BLE rel</td><td>PEA (zp),Y</td><td>PEA (zp)</td><td class="unused"></td><td>LLA (E)</td><td>PEA zp,X</td><td class="unused"></td><td class="unused"></td><td>TEA </td><td>PEA abs,Y</td><td>SXY </td><td class="unused"></td><td>STZ (E)</td><td class="unused"></td><td>STZ abs,Y</td><td class="unused"></td></tr>
<tr><th>A</th><td>LDY (E)</td><td>LEA (zp,X)</td><td>LDX (E)</td><td class="unused"></td><td>INV </td><td>SBE #byte</td><td class="unused"></td><td class="unused"></td><td>SAB </td><td>LDA (E)</td><td class="unused"></td><td class="unused"></td><td class="c65k10">PSH </td><td>PEA abs</td><td>LEA abs</td><td>STX abs,Y</td></tr>
<tr><th>B</th><td>BGT rel</td><td>LEA (zp),Y</td><td>LEA (zp)</td><td class="unused"></td><td>BCN </td><td>SBE </td><td class="unused"></td><td class="unused"></td><td>SEB </td><td>LEA abs,Y</td><td>SAX </td><td class="unused"></td><td class="unused"></td><td>PEA abs,X</td><td>LEA abs,X</td><td class="unused"></td></tr>
<tr><th>C</th><td>CPY (E)</td><td class="unused"></td><td>PEA (abs),Y</td><td class="unused"></td><td>EXT </td><td>SBS #byte</td><td class="unused"></td><td class="unused"></td><td>TPA </td><td>CMP (E)</td><td>TSY </td><td class="unused"></td><td class="c65k10">PLL </td><td>DEC (E)</td><td class="unused"></td><td>DEC abs,Y</td></tr>
<tr><th>D</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>SWP </td><td>SBS </td><td class="unused"></td><td class="unused"></td><td>SAE </td><td class="unused"></td><td>SAY </td><td class="unused"></td><td>JSR long</td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
<tr><th>E</th><td>CPX (E)</td><td class="unused"></td><td>PEA (abs,X)</td><td class="unused"></td><td>RMB (E)</td><td>SBB #byte</td><td class="unused"></td><td class="unused"></td><td>TAB </td><td>SBC (E)</td><td>TEB </td><td class="unused"></td><td class="unused"></td><td>INC (E)</td><td class="unused"></td><td>INC abs,Y</td></tr>
<tr><th>F</th><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td>WMB (E)</td><td>SBB </td><td class="unused"></td><td class="unused"></td><td>TBA </td><td class="unused"></td><td>TBE </td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
</table>
<ul>
<li>
ADB: Add value to B register</li>
<li>
ADE: Add value to E register</li>
<li>
ADS: Add value to stack pointer</li>
<li>
ASR: Arithmetic Shift Right - Similar to LSR, but shifts in the sign of the value, not zero</li>
<li>
BCN: Bit Count: counts 1-bits in AC or in given location, stores number of 1-bits back in AC</li>
<li>
BGT: Branch if greater - take branch when C flag is set but Z flag is clear</li>
<li>
BLE: Branch if less or equal - take branch when C flag is clear or Z flag is set</li>
<li>
BSW: Bit Swap: exchanges bit 0 with bit W-1, bit 1 with bit W-2 and so on.</li>
<li>
EXT: Extend a value in AC from RS to the full size. Setting LE defines the type of extension.</li>
<li>
FIL: Fill a memory area of size AC at address XR with a value from YR</li>
<li>
HBC: Highest Bit Clear: Determines the number of the highest bit that is set to zero.</li>
<li>
HBS: Highest Bit Set: Determines the number of the highest bit that is set to one.</li>
<li>
INV: invert AC, i.e. set AC to the 2s-complement of AC</li>
<li>
LDB: Load B with an immediate value</li>
<li>
LDE: Load E with an immediate value</li>
<li>
LEA: Load Effective Address: compute the effective address and store it in the E (effective Address) register (always full width)</li>
<li>
LLA: Load linked AC - load the content from a memory location into accumulator, optimistic-locking the address for SCA</li>
<li>
MVN: Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
MVP: Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
PEA: Push Effective Address: compute the effective address and push it onto the stack (always full width)</li>
<li>
PHB: Push B onto stack (full width)</li>
<li>
PHE: Push E onto stack (always full width)</li>
<li>
PLB: Pull E from stack (full width)</li>
<li>
PLE: Pull E from stack (full width)</li>
<li>
PLL: Pull the contents of all registers from the stack</li>
<li>
PRB: Push and Replace Base register: Push base offset register to the stack, then transfer accumulator to the base register</li>
<li>
PSH: Push contents of all registers (A, X, Y, B, E) onto the stack</li>
<li>
RDL: Rotate Direct Left - similar to ROL, but do not shift in carry, but the highest bit of the original value</li>
<li>
RMB: Read memory barrier: invalidates cache content (globally, or for a specific, given location)</li>
<li>
SAB: Swap A register with B register. Always done full width, no flags set.</li>
<li>
SAE: Swap AC with E register. Always done full width, no flags set.</li>
<li>
SAX: Swap AC with X register. Always done full width, no flags set.</li>
<li>
SAY: Swap AC with Y register. Always done full width, no flags set.</li>
<li>
SBB: Substract value from B register</li>
<li>
SBE: Add value to E register</li>
<li>
SBS: Substract value from stack pointer</li>
<li>
SCA: Store conditional - store the contents of AC into a memory location, if location has not been accessed since 
			LLA with same address (and no other LLA in same thread)</li>
<li>
SEB: Swap E register with B register. Always done full width, no flags set.</li>
<li>
STZ: Store zero into a memory location</li>
<li>
SWP: swap upper and lower part nibble / byte / word / long word of a byte / word / long / quad (longlong) operand in Accumulator</li>
<li>
SXY: Swap X with Y register. Always done full width, no flags set.</li>
<li>
TAB: Transfer AC to B register</li>
<li>
TAE: Transfer AC to E register</li>
<li>
TBA: Transfer base register B to Accumulator</li>
<li>
TBE: Transfer content of B register into E register (full width)</li>
<li>
TEA: Transfer E register to Accumulator</li>
<li>
TEB: Transfer E to B register (full width)</li>
<li>
TPA: Transfer Program counter to Accumulator</li>
<li>
TRB: Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSB: Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
TSY: Transfer stack pointer to Y</li>
<li>
TYS: Transfer Y to stack pointer</li>
<li>
WMB: Write memory barrier: flushes dirty caches (globally, or for a specific, given location)</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">Â </div><h2>Disclaimer</h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
All Copyrights are acknowledged.
The information here is provided under the terms of the
GNU Public License version 2 unless noted otherwise.
    </div></div><hr />
Last updated 2012-04-23.
  </div></div><div id="footer">Â </div></div><script type="text/javascript">myUp="%up%";</script><script type="text/javascript" src="%up%scripts-all.js"></script><script type="text/javascript" src="%up%jquery.socialshareprivacy.js"></script><script type="text/javascript">
          jQuery(document).ready(function($){
                  if($('#socialshareprivacy').length != 0){
                            $('#socialshareprivacy').socialSharePrivacy();
                  }
          });
  </script></body></html> 

