/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  wire [5:0] _03_;
  reg [2:0] _04_;
  reg [7:0] _05_;
  reg [18:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_61z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_27z ? celloutsig_0_6z : celloutsig_0_2z;
  assign celloutsig_0_69z = celloutsig_0_53z ? celloutsig_0_23z : celloutsig_0_16z;
  assign celloutsig_1_6z = celloutsig_1_5z ? _00_ : celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_8z ? celloutsig_1_11z : celloutsig_1_0z;
  assign celloutsig_0_6z = ~(celloutsig_0_0z[7] | celloutsig_0_2z);
  assign celloutsig_0_61z = ~(celloutsig_0_23z | celloutsig_0_23z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z | celloutsig_0_8z[6]);
  assign celloutsig_0_11z = ~(celloutsig_0_4z | celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z | celloutsig_0_12z);
  assign celloutsig_0_26z = ~(celloutsig_0_25z | celloutsig_0_8z[2]);
  assign celloutsig_1_11z = in_data[177] ^ _01_;
  assign celloutsig_1_15z = celloutsig_1_6z ^ celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_3z ^ celloutsig_0_2z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_38z[5:2], celloutsig_0_6z };
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 6'h00;
    else _21_ <= { in_data[179:176], celloutsig_1_0z, celloutsig_1_0z };
  assign { _03_[5], _01_, _03_[3:1], _00_ } = _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_1z[3:1], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 19'h00000;
    else _06_ <= { _05_[6:4], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_13z[3:1], celloutsig_0_15z, celloutsig_0_2z } / { 1'h1, celloutsig_0_13z[3:0] };
  assign celloutsig_0_19z = { celloutsig_0_13z[3:2], celloutsig_0_2z } / { 1'h1, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_68z = { celloutsig_0_50z[5:3], celloutsig_0_57z, celloutsig_0_48z } / { 1'h1, celloutsig_0_50z[8:7], celloutsig_0_3z, celloutsig_0_61z };
  assign celloutsig_0_13z = { in_data[49:46], celloutsig_0_4z } / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_2z = { in_data[132:121], _03_[5], _01_, _03_[3:1], _00_, celloutsig_1_0z } <= in_data[125:107];
  assign celloutsig_1_5z = { _03_[2], celloutsig_1_2z, celloutsig_1_2z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[176:175], celloutsig_1_5z, celloutsig_1_0z, _04_, _04_, celloutsig_1_5z, celloutsig_1_5z } <= { in_data[138:131], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_37z = ! in_data[13:10];
  assign celloutsig_0_53z = ! { celloutsig_0_33z[8:2], celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_55z = ! { celloutsig_0_33z[6:4], _02_, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_53z };
  assign celloutsig_0_57z = ! { celloutsig_0_33z[8:1], celloutsig_0_55z, celloutsig_0_15z };
  assign celloutsig_0_58z = ! { _06_[10:7], celloutsig_0_25z };
  assign celloutsig_0_16z = ! celloutsig_0_0z[11:0];
  assign celloutsig_0_28z = ! { in_data[22:21], celloutsig_0_9z };
  assign celloutsig_0_29z = ! { _05_[6:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_46z = { in_data[89:83], celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_3z } < { celloutsig_0_14z, celloutsig_0_45z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_59z = { _05_[6:4], celloutsig_0_58z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_21z } < { celloutsig_0_8z[3:1], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_51z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_51z };
  assign celloutsig_0_7z = celloutsig_0_0z[7:3] < { celloutsig_0_0z[6:5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z[9:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_0z[11:0], celloutsig_0_6z };
  assign celloutsig_0_15z = celloutsig_0_1z < celloutsig_0_13z[3:0];
  assign celloutsig_0_21z = { celloutsig_0_0z[9:1], celloutsig_0_11z, celloutsig_0_2z } < { celloutsig_0_18z[3:1], _05_ };
  assign celloutsig_0_31z = { celloutsig_0_0z[8:2], celloutsig_0_21z } < celloutsig_0_0z[11:4];
  assign celloutsig_0_39z = celloutsig_0_10z & ~(celloutsig_0_33z[3]);
  assign celloutsig_0_41z = { _06_[12:11], celloutsig_0_32z } != { celloutsig_0_33z[4:3], celloutsig_0_7z };
  assign celloutsig_0_54z = { celloutsig_0_50z[14:12], celloutsig_0_31z, celloutsig_0_51z, celloutsig_0_41z } != { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_32z };
  assign celloutsig_1_18z = _04_ != { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_34z = { celloutsig_0_13z[3:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_10z } != { celloutsig_0_19z[0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_0_71z = - { celloutsig_0_1z[2:0], celloutsig_0_69z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_54z, celloutsig_0_61z };
  assign celloutsig_0_45z = & _05_[3:0];
  assign celloutsig_0_51z = & { celloutsig_0_46z, celloutsig_0_36z, _06_[10:7], celloutsig_0_23z };
  assign celloutsig_1_4z = & { _01_, _00_, celloutsig_1_3z, _03_[5], _03_[3:1], celloutsig_1_0z, in_data[119:100] };
  assign celloutsig_0_24z = & { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_0z[11] };
  assign celloutsig_0_25z = & { _05_, in_data[64:54] };
  assign celloutsig_0_2z = & celloutsig_0_1z[2:0];
  assign celloutsig_0_4z = | { celloutsig_0_0z[1:0], celloutsig_0_2z };
  assign celloutsig_0_48z = | { celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_27z };
  assign celloutsig_1_3z = | in_data[106:104];
  assign celloutsig_0_12z = | { celloutsig_0_1z[3:1], celloutsig_0_2z };
  assign celloutsig_0_32z = | { celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_23z };
  assign celloutsig_0_3z = | in_data[51:9];
  assign celloutsig_0_36z = celloutsig_0_10z & celloutsig_0_24z;
  assign celloutsig_0_27z = celloutsig_0_1z[1] & celloutsig_0_8z[6];
  assign celloutsig_0_22z = | celloutsig_0_0z[10:1];
  assign celloutsig_0_23z = | { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z[10:1] };
  assign celloutsig_0_72z = ^ { celloutsig_0_68z[1], celloutsig_0_59z, celloutsig_0_21z };
  assign celloutsig_1_0z = ^ in_data[128:119];
  assign celloutsig_0_8z = { in_data[74], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_0z[8:1], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[85:73] >>> in_data[62:50];
  assign celloutsig_0_33z = { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_21z } >>> { celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_0_38z = { celloutsig_0_33z[6:1], celloutsig_0_26z } - celloutsig_0_0z[7:1];
  assign celloutsig_0_50z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_33z } - { in_data[42:39], celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_41z };
  assign celloutsig_0_1z = in_data[54:51] - in_data[4:1];
  assign { _03_[4], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
