# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 6.4e-05 2048 0.2 2760 253952 52.5794 28.364 1647.56 838.475 2567.15 2567.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 6.4e-05 2048 0.2 2760 253440 52.7246 28.3674 1911.05 838.202 2830.52 2830.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 6.4e-05 2048 0.2 2760 253440 52.5691 28.3402 1987.93 838.525 2907.54 2907.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 6.4e-05 2048 0.2 2760 253440 52.4979 28.2967 1856.16 836.583 2773.71 2773.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 6.4e-05 2048 0.2 2760 252800 52.8289 28.4119 1870.46 837.125 2789 2789.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 6.4e-05 2048 0.2 2760 252672 52.6677 28.33 1923.69 837.344 2842.2 2842.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 6.4e-05 2048 0.2 2760 251520 52.8213 28.3812 1921.72 835.384 2838.48 2838.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 6.4e-05 2048 0.2 2760 251904 52.5879 28.2878 1860.92 835.99 2777.95 2778.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 6.4e-05 2048 0.2 2760 251904 52.3344 28.2665 1881.58 832.743 2795.09 2795.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 6.4e-05 2048 0.2 2760 249600 52.8916 28.2604 2007.63 833.775 2922.73 2922.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 6.4e-05 2048 0.2 2760 249856 52.9666 28.4011 2339.39 835.423 3256.35 3256.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 6.4e-05 2048 0.2 2760 253952 52.4872 28.3873 1634.5 838.588 2554.12 2554.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 6.4e-05 2048 0.2 2760 254080 52.7384 28.3873 1655.66 838.38 2575.34 2575.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 6.4e-05 2048 0.2 2760 253440 52.6154 28.4143 1638.21 836.465 2555.89 2556.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 6.4e-05 2048 0.2 2760 253568 52.7647 28.3947 1680.91 836.506 2598.75 2598.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 6.4e-05 2048 0.2 2760 253952 52.5644 28.3666 1700.44 838.466 2620.01 2620.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 6.4e-05 2048 0.2 2760 253440 52.7173 28.3546 1951.04 838.339 2870.63 2870.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 6.4e-05 2048 0.2 2760 253440 52.5799 28.4027 1908.55 837.743 2827.46 2827.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 6.4e-05 2048 0.2 2760 253440 52.4553 28.2828 2034.61 836.592 2952.12 2952.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 6.4e-05 2048 0.2 2760 252800 52.7831 28.4283 2009.8 837.919 2929.12 2929.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 6.4e-05 2048 0.2 2760 252672 52.6372 28.4692 2026.56 837.348 2945.19 2945.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 6.4e-05 2048 0.2 2760 251520 52.803 28.3323 1978.75 835.296 2895.35 2895.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 6.4e-05 2048 0.2 2760 251904 52.594 28.2685 1898.66 835.412 2815.1 2815.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 6.4e-05 2048 0.2 2760 251904 52.3124 28.2706 2221.05 833.366 3135.17 3135.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 6.4e-05 2048 0.2 2760 249600 53.2191 28.3 2221.53 833.042 3136.26 3136.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 6.4e-05 2048 0.2 2760 249856 52.9619 28.2888 2020.43 835.633 2937.49 2937.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 6.4e-05 2048 0.2 2760 253952 52.4866 28.3177 1543.17 838.496 2462.64 2462.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 6.4e-05 2048 0.2 2760 253440 52.7765 28.4017 1734.3 838.442 2654.1 2654.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 6.4e-05 2048 0.2 2760 253440 52.5621 28.3844 1616.27 836.464 2533.86 2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 6.4e-05 2048 0.2 2760 252672 52.8219 28.3416 1637.46 836.301 2555.09 2555.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 6.4e-05 2048 0.2 2760 253952 52.5248 28.4783 1639.84 837.845 2558.87 2559.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 6.4e-05 2048 0.2 2760 253440 52.7209 28.3791 2049.58 837.349 2968.21 2968.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 6.4e-05 2048 0.2 2760 251136 52.7279 28.5029 1413.07 835.432 2329.91 2330.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 6.4e-05 2048 0.2 2760 253440 52.5807 28.3453 1971.75 838.643 2891.49 2891.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 6.4e-05 2048 0.2 2760 253440 52.4859 28.3155 1380.91 838.921 2300.8 2300.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 6.4e-05 2048 0.2 2760 253440 52.4723 28.2992 1846.91 837.188 2765.03 2765.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 6.4e-05 2048 0.2 2760 251904 52.2993 28.1887 1319.8 833.454 2233.91 2234.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 6.4e-05 2048 0.2 2760 252800 52.7911 28.4816 1924.26 837.241 2842.94 2843.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 6.4e-05 2048 0.2 2760 249600 52.8975 28.3034 1339.82 833.753 2254.94 2255.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 6.4e-05 2048 0.2 2760 252672 52.6216 28.3439 2454.74 837.206 3373.07 3373.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 6.4e-05 2048 0.2 2760 250880 52.8735 28.3787 1588.13 837.717 2507.28 2507.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 6.4e-05 2048 0.2 2760 251520 52.7948 28.3452 2336.85 835.212 3253.38 3253.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 6.4e-05 2048 0.2 2760 249600 52.9702 28.4556 1572.75 834.895 2489.24 2489.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 6.4e-05 2048 0.2 2760 251904 52.5465 28.2911 2271.96 835.19 3188.15 3188.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 6.4e-05 2048 0.2 2760 249856 52.914 28.2663 1516.99 836.45 2434.79 2434.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 6.4e-05 2048 0.2 2760 251904 52.3133 28.2037 1996.83 833.329 2910.85 2910.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 6.4e-05 2048 0.2 2760 245760 52.5144 27.945 1364.56 825.788 2270.98 2271.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 6.4e-05 2048 0.2 2760 249600 52.884 28.387 2046.63 833.088 2961.16 2961.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 6.4e-05 2048 0.2 2760 243200 52.9213 27.9347 1440.97 825.737 2347.73 2347.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 6.4e-05 2048 0.2 2760 253440 52.5419 28.3158 1528.02 837.629 2446.68 2446.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 6.4e-05 2048 0.2 2760 253440 52.7749 28.4241 1619.91 837.735 2539 2539.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 6.4e-05 2048 0.2 2760 252672 52.6409 28.3639 1593.82 836.594 2511.6 2511.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 6.4e-05 2048 0.2 2760 251904 52.7092 28.3623 1022.08 837.178 1940.5 1940.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 6.4e-05 2048 0.2 2760 252672 52.7755 28.4149 1840.12 837.187 2758.67 2758.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 6.4e-05 2048 0.2 2760 252672 52.642 28.3899 1166.27 837.424 2084.9 2085.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 6.4e-05 2048 0.2 2760 252928 52.6646 28.3902 1762.05 837.991 2681.27 2681.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 6.4e-05 2048 0.2 2760 251904 52.58 28.3321 1154.52 836.023 2071.64 2071.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 6.4e-05 2048 0.2 2760 252288 52.916 28.3832 1958.44 837.55 2877.46 2877.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 6.4e-05 2048 0.2 2760 251136 52.6886 28.3078 1367.78 834.615 2283.56 2283.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 6.4e-05 2048 0.2 2760 253440 52.5694 28.382 1869.83 837.915 2788.87 2789.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 6.4e-05 2048 0.2 2760 253440 52.4694 28.4214 1340.55 838.254 2259.86 2260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 6.4e-05 2048 0.2 2760 251904 52.6779 28.4508 2381.38 837.201 3299.88 3300.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 6.4e-05 2048 0.2 2760 248832 52.7836 28.414 1504.78 832.62 2418.78 2418.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 6.4e-05 2048 0.2 2760 252800 52.7723 28.4383 2344.82 837.897 3264.1 3264.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 6.4e-05 2048 0.2 2760 249600 52.8852 28.2843 1573.79 833.229 2488.35 2488.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 6.4e-05 2048 0.2 2760 252672 52.6363 28.3481 2302.56 837.438 3221.14 3221.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 6.4e-05 2048 0.2 2760 250880 52.879 28.3054 1511.38 837.63 2430.36 2430.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 6.4e-05 2048 0.2 2760 251520 52.8023 28.4242 2222.97 835.276 3139.64 3139.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 6.4e-05 2048 0.2 2760 249600 52.9703 28.3653 1423.97 834.906 2340.38 2340.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 6.4e-05 2048 0.2 2760 251904 52.557 28.2665 2128.56 835.282 3044.83 3044.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 6.4e-05 2048 0.2 2760 249856 52.9292 28.3902 1420.62 836.341 2338.45 2338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 6.4e-05 2048 0.2 2775 253440 52.5425 28.3827 1734.51 838.591 2654.2 2654.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 6.4e-05 2048 0.2 2775 253440 52.7342 28.4336 1558.77 837.831 2477.95 2478.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 6.4e-05 2048 0.2 2775 253440 52.576 28.3556 1009.2 838.637 1928.94 1929.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 6.4e-05 2048 0.2 2775 252672 52.664 28.3279 1654.81 837.147 2573.12 2573.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 6.4e-05 2048 0.2 2775 251904 52.6986 28.3406 1062.65 837.284 1981.15 1981.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 6.4e-05 2048 0.2 2775 252672 52.7954 28.4262 1784.8 837.271 2703.47 2703.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 6.4e-05 2048 0.2 2775 252672 52.6531 28.3486 1123.16 836.599 2040.93 2041.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 6.4e-05 2048 0.2 2775 252928 52.6282 28.3376 1838.81 838.654 2758.59 2758.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 6.4e-05 2048 0.2 2775 251904 52.5896 28.2788 1198.57 836.08 2115.69 2115.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 6.4e-05 2048 0.2 2775 252288 52.926 28.375 1960.53 837.558 2879.56 2879.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 6.4e-05 2048 0.2 2775 251136 52.7148 28.4877 1405.33 835.338 2322.04 2322.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 6.4e-05 2048 0.2 2775 253440 52.5684 28.3473 1914 838.532 2833.61 2833.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 6.4e-05 2048 0.2 2775 253440 52.4756 28.3647 1347.99 838.133 2267.15 2267.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 6.4e-05 2048 0.2 2775 251904 52.6839 28.3012 2316.5 837.297 3234.96 3235.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 6.4e-05 2048 0.2 2775 248832 52.8201 28.2297 1537.28 833.426 2451.94 2452.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 6.4e-05 2048 0.2 2775 252800 52.7838 28.4096 2323.06 837.916 3242.34 3242.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 6.4e-05 2048 0.2 2775 249600 52.9322 28.2561 1542.98 833.9 2458.25 2458.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 6.4e-05 2048 0.2 2775 252672 52.6507 28.3484 2256.89 836.603 3174.66 3174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 6.4e-05 2048 0.2 2775 250880 52.8915 28.2986 1471.54 836.862 2389.76 2389.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 6.4e-05 2048 0.2 2775 251520 52.7907 28.4519 2176.88 835.163 3093.45 3093.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 6.4e-05 2048 0.2 2775 249600 52.9532 28.3155 1430.27 835.709 2347.41 2347.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 6.4e-05 2048 0.2 2775 251904 52.5545 28.287 2083.45 835.3 2999.77 2999.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 6.4e-05 2048 0.2 2775 249856 52.9506 28.3034 1461.61 836.229 2379.26 2379.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 6.4e-05 2048 0.2 2784 252928 52.6024 28.319 1521.53 838.664 2441.29 2441.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 6.4e-05 2048 0.2 2784 252928 52.649 28.3034 980.938 838.662 1900.73 1900.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 6.4e-05 2048 0.2 2784 252800 52.8625 28.5341 1555.25 837.824 2474.65 2474.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 6.4e-05 2048 0.2 2784 252160 52.8494 28.5923 994.667 838.704 1914.99 1915.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 6.4e-05 2048 0.2 2784 252672 52.6307 28.4262 1686.53 837.182 2604.95 2605.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 6.4e-05 2048 0.2 2784 251904 52.6612 28.33 1079.17 836.62 1996.95 1997.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 6.4e-05 2048 0.2 2784 252672 52.7499 28.3541 1660.1 836.48 2577.86 2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 6.4e-05 2048 0.2 2784 252672 52.6384 28.4078 1059.81 837.43 1978.45 1978.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 6.4e-05 2048 0.2 2784 252672 52.7753 28.3866 870.468 836.789 1788.59 1788.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 6.4e-05 2048 0.2 2784 252928 52.6602 28.3185 1662 838.651 2581.81 2581.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 6.4e-05 2048 0.2 2784 251904 52.5835 28.2911 1103 836.114 2020.15 2020.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 6.4e-05 2048 0.2 2784 248832 52.8061 28.2309 908.843 833.336 1823.39 1823.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 6.4e-05 2048 0.2 2784 252288 52.8889 28.3997 2400.97 838.358 3320.79 3320.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 6.4e-05 2048 0.2 2784 251136 52.7041 28.2974 1512.97 834.456 2428.59 2428.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 6.4e-05 2048 0.2 2784 248832 53.2034 28.4621 1234.38 835.431 2151.63 2151.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 6.4e-05 2048 0.2 2784 252160 52.8322 28.3364 2235.78 837.942 3155.07 3155.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 6.4e-05 2048 0.2 2784 250880 52.9364 28.3197 1499.47 837.972 2418.86 2419.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 6.4e-05 2048 0.2 2784 249600 52.9788 28.3517 1249.46 835.645 2166.61 2166.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 6.4e-05 2048 0.2 2784 251904 52.6506 28.3237 2122.29 837.188 3040.61 3040.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 6.4e-05 2048 0.2 2784 248832 52.8286 28.2094 1360.31 832.748 2274.27 2274.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 6.4e-05 2048 0.2 2784 248832 52.3958 28.0351 1185.17 836.817 2102.59 2102.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 6.4e-05 2048 0.2 2784 252800 52.7816 28.3689 2094.42 837.944 3013.68 3013.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 6.4e-05 2048 0.2 2784 249600 52.8941 28.2993 1436.46 833.217 2351.04 2351.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 6.4e-05 2048 0.2 2784 249600 53.3682 28.3767 1193.72 837.669 2113.3 2113.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 6.4e-05 2048 0.2 2784 252672 52.6132 28.3476 2035.18 837.536 2953.85 2953.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 6.4e-05 2048 0.2 2784 250880 52.8731 28.2993 1410.93 837.575 2329.84 2330
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 6.4e-05 2048 0.2 2784 252672 52.6378 28.3218 1169.6 837.216 2087.95 2088.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 6.4e-05 2048 0.2 2784 251520 52.7867 28.4263 1988.2 834.613 2904.2 2904.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 6.4e-05 2048 0.2 2784 249600 52.9755 28.3402 1412.23 834.829 2328.55 2328.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 6.4e-05 2048 0.2 2784 247680 53.8262 28.4212 1159.02 835.243 2076.68 2076.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 6.4e-05 2048 0.2 2784 251904 52.5764 28.269 2001.8 835.951 2918.78 2918.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 6.4e-05 2048 0.2 2784 249856 52.9236 28.2818 1344.27 836.543 2262.19 2262.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 6.4e-05 2048 0.2 2784 245760 52.485 28.0444 1198.22 824.979 2103.9 2104.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 6.4e-05 2048 0.2 2760 251904 52.8129 28.4083 1531.89 838.382 2451.66 2451.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 6.4e-05 2048 0.2 2760 251904 52.8849 28.318 982.096 838.496 1901.96 1902.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 6.4e-05 2048 0.2 2760 252160 52.9938 28.3809 1735.3 838.651 2655.49 2655.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 6.4e-05 2048 0.2 2760 252160 52.8146 28.3341 1109.73 837.932 2028.98 2029.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 6.4e-05 2048 0.2 2760 249600 53.0614 28.3365 901.104 834.724 1817.4 1817.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 6.4e-05 2048 0.2 2760 251136 52.8991 28.3921 1599.71 836.452 2517.63 2517.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 6.4e-05 2048 0.2 2760 250368 52.924 28.4031 1046.68 836.712 1964.88 1965.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 6.4e-05 2048 0.2 2760 248832 53.0514 28.416 854.43 835.37 1771.43 1771.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 6.4e-05 2048 0.2 2760 250880 53.1061 28.4405 2297.65 836.587 3215.96 3216.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 6.4e-05 2048 0.2 2760 250880 52.9697 28.336 1445.88 837.351 2364.7 2364.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 6.4e-05 2048 0.2 2760 249984 53.2584 28.3607 1170.58 837.592 2089.97 2090.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 6.4e-05 2048 0.2 2760 251904 52.8615 28.5053 2141.48 837.991 3061.01 3061.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 6.4e-05 2048 0.2 2760 249856 52.9028 28.3134 1342.72 835.998 2260.1 2260.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 6.4e-05 2048 0.2 2760 248832 52.8071 28.1782 1092.64 832.867 2006.66 2006.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 6.4e-05 2048 0.2 2760 251136 53.0644 28.4024 2196.99 837.673 3116.3 3116.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 6.4e-05 2048 0.2 2760 248832 53.0291 28.4708 1415.32 835.371 2332.36 2332.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 6.4e-05 2048 0.2 2760 248832 53.2006 28.3377 1248.82 835.354 2165.88 2166.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 6.4e-05 2048 0.2 2760 244224 53.1404 28.0173 1091.99 829.68 2003 2003.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 6.4e-05 2048 0.2 2760 252160 52.8199 28.3546 2068.02 837.953 2987.32 2987.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 6.4e-05 2048 0.2 2760 250880 52.9358 28.3382 1398.13 838.118 2317.7 2317.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 6.4e-05 2048 0.2 2760 249600 52.9711 28.391 1168.42 835.708 2085.65 2085.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 6.4e-05 2048 0.2 2760 245760 52.4757 28.0288 1139.02 825.536 2045.24 2045.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 6.4e-05 2048 0.2 2760 250368 52.9105 28.3078 1936.86 837.407 2855.65 2855.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 6.4e-05 2048 0.2 2760 248832 52.843 28.246 1371.16 833.351 2285.78 2285.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 6.4e-05 2048 0.2 2760 244224 53.1244 28.0207 1110.79 829.564 2021.67 2021.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 6.4e-05 2048 0.2 2760 245760 52.4862 27.9798 1050.75 825.702 1957.09 1957.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 6.4e-05 2048 0.2 2760 251200 53.1338 28.3762 2013.66 837.263 2932.6 2932.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 6.4e-05 2048 0.2 2760 249600 52.8978 28.2461 1363.59 833.055 2277.96 2278.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 6.4e-05 2048 0.2 2760 249600 53.3689 28.4177 1180.74 838.263 2100.95 2101.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 6.4e-05 2048 0.2 2760 243200 52.9237 27.9388 1058.71 825.072 1964.81 1964.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 6.4e-05 2048 0.2 2784 250880 52.9154 28.3108 1677.57 838.404 2597.37 2597.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 6.4e-05 2048 0.2 2784 250880 52.9908 28.3008 1076.04 838.486 1995.98 1996.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 6.4e-05 2048 0.2 2784 250368 52.9101 28.373 890.3 836.566 1808.31 1808.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 6.4e-05 2048 0.2 2784 250880 53.1583 28.502 1616.17 837.629 2535.63 2535.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 6.4e-05 2048 0.2 2784 250880 52.972 28.3402 1062.22 838.708 1982.42 1982.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 6.4e-05 2048 0.2 2784 249600 53.0946 28.3472 862.814 834.557 1778.99 1779.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 6.4e-05 2048 0.2 2784 250368 52.9749 28.3804 2260.41 836.479 3178.41 3178.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 6.4e-05 2048 0.2 2784 250368 52.9163 28.3718 1421.2 837.3 2339.96 2340.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 6.4e-05 2048 0.2 2784 248832 53.0492 28.3156 1142.74 834.649 2058.92 2059.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 6.4e-05 2048 0.2 2784 248832 52.8137 28.2122 964.584 833.417 1879.19 1879.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 6.4e-05 2048 0.2 2784 249984 53.2125 28.3732 2087.45 837.275 3006.48 3006.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 6.4e-05 2048 0.2 2784 249088 53.2005 28.3111 1314.06 836.765 2232.5 2232.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 6.4e-05 2048 0.2 2784 249984 53.2288 28.3916 1084.51 836.789 2003.08 2003.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 6.4e-05 2048 0.2 2784 247296 53.55 28.3046 965.145 837.068 1884.24 1884.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 6.4e-05 2048 0.2 2784 250880 52.968 28.4122 2015.94 837.912 2935.4 2935.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 6.4e-05 2048 0.2 2784 249856 52.9057 28.3279 1292.6 836.096 2210.11 2210.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 6.4e-05 2048 0.2 2784 248832 52.8067 28.1681 1074.04 833.511 1988.69 1988.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 6.4e-05 2048 0.2 2784 249856 52.9573 28.3026 952.544 835.664 1869.63 1869.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 6.4e-05 2048 0.2 2784 249984 53.2192 28.375 1982.54 837.703 2902 2902.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 6.4e-05 2048 0.2 2784 248832 53.0338 28.3601 1370.96 835.27 2287.79 2287.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 6.4e-05 2048 0.2 2784 248832 53.2017 28.3566 1163.74 835.553 2081.02 2081.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 6.4e-05 2048 0.2 2784 244224 53.1485 28.0879 1147.11 829.661 2058.18 2058.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 6.4e-05 2048 0.2 2784 250880 52.9964 28.3962 1969.21 838.016 2888.79 2888.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 6.4e-05 2048 0.2 2784 250880 52.9355 28.3546 1410.02 839.012 2330.5 2330.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 6.4e-05 2048 0.2 2784 249600 52.9892 28.3934 1156.91 834.931 2073.39 2073.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 6.4e-05 2048 0.2 2784 245760 52.4755 27.9822 1066.16 825.707 1972.5 1972.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 6.4e-05 2048 0.2 2800 250880 52.9257 28.3197 1759.66 837.817 2678.89 2679.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 6.4e-05 2048 0.2 2800 250880 52.9556 28.3134 1115.33 837.88 2034.65 2034.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 6.4e-05 2048 0.2 2800 250368 52.8816 28.2942 914.652 837.223 1833.22 1833.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 6.4e-05 2048 0.2 2800 250880 53.1219 28.4087 1630.79 837.96 2550.45 2550.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 6.4e-05 2048 0.2 2800 250880 53.0124 28.3955 1050.4 838.723 1970.69 1970.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 6.4e-05 2048 0.2 2800 249600 53.0824 28.3983 871.968 834.737 1788.35 1788.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 6.4e-05 2048 0.2 2800 250880 52.9165 28.4221 753.656 838.842 1674.01 1674.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 6.4e-05 2048 0.2 2800 250368 52.9717 28.3444 2229.33 836.496 3147.32 3147.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 6.4e-05 2048 0.2 2800 250368 52.9106 28.3014 1387.77 837.313 2306.47 2306.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 6.4e-05 2048 0.2 2800 248832 53.0488 28.3022 1126.09 834.8 2042.41 2042.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 6.4e-05 2048 0.2 2800 248832 52.8142 28.2236 957.998 832.735 1871.94 1872.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 6.4e-05 2048 0.2 2800 249984 53.1952 28.3749 2046.33 836.288 2964.35 2964.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 6.4e-05 2048 0.2 2800 249088 53.2095 28.5429 1293.34 836.523 2211.78 2211.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 6.4e-05 2048 0.2 2800 249984 53.2526 28.3545 1064.22 837.389 1983.38 1983.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 6.4e-05 2048 0.2 2800 247296 53.5175 28.3187 950.51 836.934 1869.45 1869.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 6.4e-05 2048 0.2 2800 250880 52.9485 28.3147 2021.63 838.486 2941.56 2941.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 6.4e-05 2048 0.2 2800 249856 52.9047 28.5348 1306.89 835.431 2223.94 2224.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 6.4e-05 2048 0.2 2800 248832 52.8237 28.1789 1091.53 832.869 2005.58 2005.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 6.4e-05 2048 0.2 2800 249856 52.9467 28.307 969.632 836.377 1887.43 1887.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 6.4e-05 2048 0.2 2800 249984 53.2241 28.3689 2073.91 838.349 2994.02 2994.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 6.4e-05 2048 0.2 2800 248832 53.0451 28.2862 1469.92 835.364 2386.78 2386.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 6.4e-05 2048 0.2 2800 248832 53.2019 28.4388 1213.59 834.794 2130.2 2130.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 6.4e-05 2048 0.2 2800 244224 53.1363 28.0211 1129.18 828.875 2039.38 2039.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 6.4e-05 2048 0.2 2800 247680 53.445 28.457 1050.28 835.044 1967.39 1967.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 6.4e-05 2048 0.2 2800 250880 52.9925 28.4312 2015.12 837.91 2934.63 2934.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 6.4e-05 2048 0.2 2800 250880 52.9419 28.311 1390.96 838.927 2311.3 2311.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 6.4e-05 2048 0.2 2800 249600 52.9645 28.3261 1174.57 835.058 2091.08 2091.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 6.4e-05 2048 0.2 2800 245760 52.4646 27.9349 1069.12 824.858 1974.54 1974.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 6.4e-05 2048 0.2 2800 243200 52.9355 28.0143 1014.95 825.602 1921.67 1921.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 6.4e-05 2048 0.2 2760 251904 52.78 28.3086 1599.74 837.705 2518.71 2518.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 6.4e-05 2048 0.2 2760 251904 52.8556 28.5778 1051.7 838.685 1971.98 1972.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 6.4e-05 2048 0.2 2760 250368 52.9094 28.4098 845.252 836.589 1763.33 1763.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 6.4e-05 2048 0.2 2760 249856 52.8968 28.4283 731.886 836.087 1649.47 1649.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 6.4e-05 2048 0.2 2760 252160 52.9421 28.4284 2218.81 838.414 3138.77 3138.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 6.4e-05 2048 0.2 2760 252160 52.8218 28.3398 1381.52 838.717 2301.56 2301.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 6.4e-05 2048 0.2 2760 249600 53.0857 28.3713 1115.58 835.389 2032.59 2032.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 6.4e-05 2048 0.2 2760 250880 52.9341 28.3098 950.279 838.269 1869.96 1870.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 6.4e-05 2048 0.2 2760 251136 52.8372 28.4324 2031.87 836.593 2949.92 2950.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 6.4e-05 2048 0.2 2760 250368 52.9004 28.33 1271.91 837.288 2190.61 2190.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 6.4e-05 2048 0.2 2760 248832 53.0513 28.4701 1036.29 835.461 1953.43 1953.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 6.4e-05 2048 0.2 2760 248832 52.8115 28.2239 936.532 832.833 1850.57 1850.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 6.4e-05 2048 0.2 2760 249600 52.9608 28.4071 813.573 834.945 1730.06 1730.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 6.4e-05 2048 0.2 2760 251776 52.9398 28.3832 1941.56 837.076 2860.13 2860.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 6.4e-05 2048 0.2 2760 250880 52.9672 28.3248 1231.06 844.684 2157.2 2157.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 6.4e-05 2048 0.2 2760 249984 53.2318 28.3486 1027.23 836.768 1945.74 1945.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 6.4e-05 2048 0.2 2760 250880 52.8813 28.3034 907.284 837.729 1826.37 1826.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 6.4e-05 2048 0.2 2760 246400 53.1022 28.1891 787.244 830.014 1698.71 1698.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 6.4e-05 2048 0.2 2760 251904 52.8575 28.2911 1832.31 838.505 2752.13 2752.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 6.4e-05 2048 0.2 2760 249856 52.8872 28.2757 1228.97 835.924 2146.23 2146.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 6.4e-05 2048 0.2 2760 248832 52.8338 28.1723 1016.26 833.504 1930.93 1931.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 6.4e-05 2048 0.2 2760 249856 52.9277 28.2916 934.798 836.45 1852.64 1852.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 6.4e-05 2048 0.2 2760 245760 52.4643 27.9613 841.491 825.627 1747.71 1747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 6.4e-05 2048 0.2 2816 251392 52.8495 28.3274 1598.97 837.922 2518.24 2518.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 6.4e-05 2048 0.2 2816 250880 52.9432 28.3369 1026.46 837.878 1945.78 1945.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 6.4e-05 2048 0.2 2816 250368 52.9133 28.2804 845.601 836.604 1763.57 1763.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 6.4e-05 2048 0.2 2816 249856 52.9084 28.3874 729.609 835.437 1646.5 1646.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 6.4e-05 2048 0.2 2816 251520 53.045 28.389 2163.96 838.606 3084.17 3084.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 6.4e-05 2048 0.2 2816 250880 52.9872 28.3427 1318.64 838.032 2238.17 2238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 6.4e-05 2048 0.2 2816 249600 53.0851 28.369 1083.82 834.372 1999.81 1999.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 6.4e-05 2048 0.2 2816 250880 52.9491 28.3423 935.865 838.165 1855.48 1855.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 6.4e-05 2048 0.2 2816 249600 52.8956 28.375 850.609 833.784 1765.83 1765.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 6.4e-05 2048 0.2 2816 250368 53.0138 28.3366 1989 837.06 2907.58 2907.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 6.4e-05 2048 0.2 2816 250368 52.9063 28.4279 1244.21 836.736 2162.45 2162.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 6.4e-05 2048 0.2 2816 248832 53.0301 28.376 1015.64 834.688 1931.9 1932.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 6.4e-05 2048 0.2 2816 248832 52.8327 28.197 901.898 832.736 1815.83 1815.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 6.4e-05 2048 0.2 2816 249600 52.9802 28.3034 795.78 835.615 1712.85 1712.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 6.4e-05 2048 0.2 2816 250880 53.0817 28.4777 1872.98 836.349 2791.05 2791.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 6.4e-05 2048 0.2 2816 250880 52.9848 28.3428 1186.42 836.46 2104.38 2104.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 6.4e-05 2048 0.2 2816 249984 53.2337 28.3605 999.344 836.789 1917.9 1918.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 6.4e-05 2048 0.2 2816 250880 52.887 28.4026 883.372 837.725 1802.55 1802.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 6.4e-05 2048 0.2 2816 246400 53.0657 28.1772 769.029 830.455 1680.9 1681.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 6.4e-05 2048 0.2 2816 250880 52.9665 28.33 1835.41 838.587 2755.46 2755.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 6.4e-05 2048 0.2 2816 249856 52.8932 28.2823 1219.83 835.422 2136.61 2136.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 6.4e-05 2048 0.2 2816 248832 52.8569 28.3134 1005.1 833.335 1919.78 1919.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 6.4e-05 2048 0.2 2816 249856 52.9389 28.389 921.021 835.657 1838.18 1838.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 6.4e-05 2048 0.2 2816 245760 52.4639 27.9473 839.222 825.53 1745.33 1745.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 6.4e-05 2048 0.2 2816 245760 52.4724 27.9202 789.267 825.006 1694.84 1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 6.4e-05 2048 0.2 2816 249600 53.2124 28.487 1598.34 838.447 2518.66 2518.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 6.4e-05 2048 0.2 2816 249344 53.1957 28.3568 1797.34 837.78 2716.85 2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 6.4e-05 2048 0.2 2816 248832 53.3753 28.3381 1161.39 837.665 2080.94 2081.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 6.4e-05 2048 0.2 2816 248832 53.1685 28.4829 945.403 836.733 1863.95 1864.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 6.4e-05 2048 0.2 2816 247808 53.2437 28.2954 841.059 836.093 1758.85 1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 6.4e-05 2048 0.2 2816 248320 53.4085 28.3265 773.727 838.836 1694.46 1694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 6.4e-05 2048 0.2 2816 245760 53.3735 28.1784 707.726 832.751 1622.2 1622.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 6.4e-05 2048 0.2 2816 247296 53.5441 28.2945 671.223 837.714 1590.94 1591.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 6.4e-05 2048 0.2 2816 245760 53.639 28.3339 634.604 835.512 1552.26 1552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 6.4e-05 2048 0.2 2760 250880 52.8791 28.2933 612.638 837.505 1531.48 1531.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 6.4e-05 2048 0.2 2816 250880 52.8992 28.408 608.257 836.923 1526.65 1526.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 6.4e-05 2048 0.2 2800 246400 53.0964 28.1019 612.176 830.669 1524.21 1524.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 6.4e-05 2048 0.2 2784 246400 53.1055 28.1001 608.939 829.887 1520.2 1520.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 6.4e-05 2048 0.2 2784 251904 52.5704 28.3709 703.597 836.011 1620.72 1620.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 6.4e-05 2048 0.2 2784 245760 52.4363 27.9043 1050.17 825.269 1955.95 1956.09
