// Seed: 2014105123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_2, id_3, id_3
  );
endmodule
module module_2 (
    input tri1 id_0
    , id_25,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    output supply1 id_10,
    output tri id_11,
    input wor id_12,
    input tri id_13,
    output tri1 id_14,
    input tri1 id_15,
    input tri id_16,
    output supply0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    output wand id_20,
    input tri id_21,
    inout tri1 id_22,
    output uwire id_23
);
  id_26(
      .id_0(1), .id_1(id_11), .id_2(id_2), .id_3(id_8)
  ); module_0(
      id_25, id_25, id_25, id_25, id_25
  );
endmodule
