<div id="pfd2" class="pf w0 h0" data-page-no="d2"><div class="pc pcd2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgd2.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">12.2.12<span class="_ _b"> </span>System Clock Divider Register 1 (SIM_CLKDIV1)</div><div class="t m0 x10e h8 y128f ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y282 ff3 fs5 fc0 sc0 ls0 ws0">The CLKDIV1 register cannot be written to when the device is</div><div class="t m0 x3e hf y283 ff3 fs5 fc0 sc0 ls0 ws0">in VLPR mode.</div><div class="t m0 x10e h8 y1290 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">Reset value loaded during System Reset from</div><div class="t m0 x3e hf ya1a ff3 fs5 fc0 sc0 ls0">FTF_FOPT[LPBOOT].</div><div class="t m0 x9 h7 y1291 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4004_7000h base + 1044h offset = 4004_8044h</div><div class="t m0 x2c h1d y1292 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1293 ff2 fsd fc0 sc0 ls1bc">R<span class="fs4 ls0 ws278 v17">OUTDIV1 <span class="ls1bd v3">0</span><span class="ws279">OUTDIV4 <span class="v3">0</span></span></span></div><div class="t m0 x89 h1d y1294 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y1295 ff2 fsd fc0 sc0 ls0 ws26b">Reset <span class="fs4 ws25e v10">*<span class="_ _8"> </span>*<span class="_ _7"> </span>*<span class="_ _8"> </span>*<span class="_ _189"> </span>0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x9 h7 y1296 ff2 fs4 fc0 sc0 ls0 ws0">* Notes:</div><div class="t m0 x88 h7 y1297 ff2 fs4 fc0 sc0 ls0 ws0">OUTDIV1 field:<span class="_ _18a"> </span>The reset value depends on the FTF_FOPT[LPBOOT]. it is loaded with 0000 (divide by one), 0001 (divide</div><div class="t m0 xad h7 y1298 ff2 fs4 fc0 sc0 ls0 ws0">by two), 0011 (divide by four), or 0111 (divide by eight).</div><div class="t m0 x9 h7 y1297 ff2 fs4 fc0 sc0 ls0">•</div><div class="t m0 xf2 h9 y1299 ff1 fs2 fc0 sc0 ls0 ws0">SIM_CLKDIV1 field descriptions</div><div class="t m0 x12c h10 y129a ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y129b ff2 fs4 fc0 sc0 ls0">31–28</div><div class="t m0 x91 h7 y129c ff2 fs4 fc0 sc0 ls0">OUTDIV1</div><div class="t m0 x83 h7 y129b ff2 fs4 fc0 sc0 ls0 ws0">Clock 1 output divider value</div><div class="t m0 x83 h7 y129d ff2 fs4 fc0 sc0 ls0 ws0">This field sets the divide value for the core/system clock, as well as the bus/flash clocks. At the end of</div><div class="t m0 x83 h7 y129e ff2 fs4 fc0 sc0 ls0 ws0">reset, it is loaded with 0000 (divide by one), 0001 (divide by two), 0011 (divide by four), or 0111 (divide by</div><div class="t m0 x83 h7 y129f ff2 fs4 fc0 sc0 ls0 ws0">eight) depending on the setting of the two FTF_FOPT[LPBOOT] configuration bits.</div><div class="t m0 x83 h7 y12a0 ff2 fs4 fc0 sc0 ls0 ws26d">0000 Divide-by-1.</div><div class="t m0 x83 h7 y12a1 ff2 fs4 fc0 sc0 ls0 ws26d">0001 Divide-by-2.</div><div class="t m0 x83 h7 y12a2 ff2 fs4 fc0 sc0 ls0 ws26d">0010 Divide-by-3.</div><div class="t m0 x83 h7 y12a3 ff2 fs4 fc0 sc0 ls0 ws26d">0011 Divide-by-4.</div><div class="t m0 x83 h7 y12a4 ff2 fs4 fc0 sc0 ls0 ws26d">0100 Divide-by-5.</div><div class="t m0 x83 h7 y12a5 ff2 fs4 fc0 sc0 ls0 ws26d">0101 Divide-by-6.</div><div class="t m0 x83 h7 y12a6 ff2 fs4 fc0 sc0 ls0 ws26d">0110 Divide-by-7.</div><div class="t m0 x83 h7 y12a7 ff2 fs4 fc0 sc0 ls0 ws26d">0111 Divide-by-8.</div><div class="t m0 x83 h7 y12a8 ff2 fs4 fc0 sc0 ls0 ws26d">1000 Divide-by-9.</div><div class="t m0 x83 h7 y12a9 ff2 fs4 fc0 sc0 ls0 ws26d">1001 Divide-by-10.</div><div class="t m0 x83 h7 y12aa ff2 fs4 fc0 sc0 ls0 ws26d">1010 Divide-by-11.</div><div class="t m0 x83 h7 y12ab ff2 fs4 fc0 sc0 ls0 ws26d">1011 Divide-by-12.</div><div class="t m0 x83 h7 y12ac ff2 fs4 fc0 sc0 ls0 ws26d">1100 Divide-by-13.</div><div class="t m0 x83 h7 y12ad ff2 fs4 fc0 sc0 ls0 ws26d">1101 Divide-by-14.</div><div class="t m0 x83 h7 y12ae ff2 fs4 fc0 sc0 ls0 ws26d">1110 Divide-by-15.</div><div class="t m0 x83 h7 y12af ff2 fs4 fc0 sc0 ls0 ws26d">1111 Divide-by-16.</div><div class="t m0 x95 h7 y12b0 ff2 fs4 fc0 sc0 ls0">27–19</div><div class="t m0 x91 h7 y12b1 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y12b0 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y12b1 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1b h7 y12b2 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">210<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,386.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:80.315100px;bottom:507.800000px;width:39.005900px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,111.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:196.589000px;bottom:512.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd3" data-dest-detail='[211,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:271.224000px;bottom:507.800000px;width:39.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd3" data-dest-detail='[211,"XYZ",null,525.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:433.316000px;bottom:512.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,467.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:75.158500px;bottom:487.800000px;width:3.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,467.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:90.431300px;bottom:487.800000px;width:3.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,467.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:105.704000px;bottom:487.800000px;width:3.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd2" data-dest-detail='[210,"XYZ",null,467.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:120.977000px;bottom:487.800000px;width:3.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
