Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Sat Feb 16 12:00:19 2019
Host:    compute-srv2.eda.atme.in (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (528140808KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 321 days old.
@genus:root: 1> source ../tcl/adder.tcl
Sourcing '../tcl/adder.tcl' (Sat Feb 16 12:00:49 IST 2019)...
#@ Begin verbose source tcl/adder.tcl
@file(adder.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
cpu MHz		: 1382.299
cpu MHz		: 1221.459
cpu MHz		: 1745.672
cpu MHz		: 1432.232
cpu MHz		: 1378.015
cpu MHz		: 1199.871
cpu MHz		: 2086.962
cpu MHz		: 1531.274
cpu MHz		: 1381.311
cpu MHz		: 1286.059
cpu MHz		: 1910.137
cpu MHz		: 1703.155
cpu MHz		: 1324.786
cpu MHz		: 1288.366
cpu MHz		: 1945.568
cpu MHz		: 1540.008
cpu MHz		: 1484.307
cpu MHz		: 1211.407
cpu MHz		: 1660.308
cpu MHz		: 1669.702
cpu MHz		: 1400.262
cpu MHz		: 1250.793
cpu MHz		: 1925.299
cpu MHz		: 1699.859
cpu MHz		: 1386.090
cpu MHz		: 1260.516
cpu MHz		: 1804.669
cpu MHz		: 1731.994
cpu MHz		: 1379.663
cpu MHz		: 1286.224
cpu MHz		: 1503.753
cpu MHz		: 1658.496
cpu MHz		: 1404.217
cpu MHz		: 1282.928
cpu MHz		: 1956.115
cpu MHz		: 1440.472
cpu MHz		: 1233.984
cpu MHz		: 1198.883
cpu MHz		: 1241.729
cpu MHz		: 1706.451
cpu MHz		: 1346.868
cpu MHz		: 1234.478
cpu MHz		: 1523.858
cpu MHz		: 1423.663
cpu MHz		: 1355.273
cpu MHz		: 1212.066
cpu MHz		: 1491.394
cpu MHz		: 1462.554
cpu MHz		: 1357.745
cpu MHz		: 1235.961
cpu MHz		: 1479.528
cpu MHz		: 1426.959
cpu MHz		: 1235.467
cpu MHz		: 1237.115
cpu MHz		: 1908.984
cpu MHz		: 1427.453
cpu MHz		: 1261.834
cpu MHz		: 1229.040
cpu MHz		: 1503.753
cpu MHz		: 1389.221
cpu MHz		: 1208.770
cpu MHz		: 1236.456
cpu MHz		: 1485.626
cpu MHz		: 1523.034
@file(adder.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv2.eda.atme.in
@file(adder.tcl) 15: set DESIGN DPA1
@file(adder.tcl) 16: set GEN_EFF medium
@file(adder.tcl) 17: set MAP_OPT_EFF high
@file(adder.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(adder.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(adder.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(adder.tcl) 21: set _LOG_PATH logs_${DATE}
@file(adder.tcl) 23: set_db / .init_lib_search_path {../library} 
  Setting attribute of root '/': 'init_lib_search_path' = ../library
@file(adder.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(adder.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(adder.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/vv2trainee2/Desktop/Deekshith/adderrr/work/../library/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/vv2trainee2/Desktop/Deekshith/adderrr/work/../library/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(adder.tcl) 47: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(adder.tcl) 54: read_hdl DPA2.v
            Reading Verilog file '../rtl/DPA2.v'
@file(adder.tcl) 55: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DPA1' from file '../rtl/DPA2.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'DPA1' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'negative_flag' [1] doesn't match the width of right hand side [32] in assignment in file '../rtl/DPA2.v' on line 68.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DPA1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             33                                      elaborate
@file(adder.tcl) 56: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(adder.tcl) 57: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:28 (Feb16) |  127.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:07(00:00:24) | 100.0(100.0) |   12:00:51 (Feb16) |  219.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(adder.tcl) 61: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'DPA1'

No empty modules in design 'DPA1'

  Done Checking the design.
@file(adder.tcl) 67: read_sdc adder.sdc
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'clk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
            Reading file '/home/vv2trainee2/Desktop/Deekshith/adderrr/work/adder.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@file(adder.tcl) 68: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(adder.tcl) 71: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Feb16-12:00:49
@file(adder.tcl) 76: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Feb16-12:00:49
@file(adder.tcl) 94: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(adder.tcl) 95: syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DPA1' to generic gates using 'medium' effort.
  Setting attribute of design 'DPA1': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'DPA1'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'DPA1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing add_unsigned_carry...
      Timing add_unsigned...
      Timing csa_tree...
      Timing equal_adder...
      Timing increment_unsigned_204...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'DPA1'.
      Removing temporary intermediate hierarchies under DPA1
              Optimizing muxes in design 'DPA1'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'DPA1'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) DPA1...
          Done structuring (delay-based) DPA1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) cb_part...
            Starting partial collapsing (xors only) cb_part
            Finished partial collapsing.
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) increment_unsigned_204...
            Starting partial collapsing (xors only) increment_unsigned_204
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_204
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_204
        Mapping component increment_unsigned_204...
          Structuring (delay-based) logic partition in DPA1...
            Starting partial collapsing  cb_part_334
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DPA1
        Mapping logic partition in DPA1...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   312 ps
Target path end-point (Port: DPA1/zero_flag)

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
(adder.sdc_line_2_127_1)      ext delay                                
b[0]                     (u)  in port                 3  3.0           
cb_parti/b[0] 
  g3254/in_1                                                           
  g3254/z                (u)  unmapped_complex2       1  1.1           
  g3255/in_1                                                           
  g3255/z                (u)  unmapped_nand2          3  3.0           
  g3235/in_0                                                           
  g3235/z                (u)  unmapped_nand2          1  1.1           
  g3234/in_1                                                           
  g3234/z                (u)  unmapped_nand2          3  3.0           
  g3230/in_1                                                           
  g3230/z                (u)  unmapped_nand2          1  1.1           
  g3229/in_1                                                           
  g3229/z                (u)  unmapped_nand2          3  3.0           
  g3228/in_1                                                           
  g3228/z                (u)  unmapped_nand2          1  1.1           
  g3224/in_1                                                           
  g3224/z                (u)  unmapped_nand2          3  3.0           
  g3223/in_1                                                           
  g3223/z                (u)  unmapped_nand2          1  1.1           
  g3219/in_1                                                           
  g3219/z                (u)  unmapped_nand2          3  3.0           
  g3218/in_1                                                           
  g3218/z                (u)  unmapped_nand2          1  1.1           
  g3214/in_1                                                           
  g3214/z                (u)  unmapped_nand2          3  3.0           
  g3210/in_1                                                           
  g3210/z                (u)  unmapped_nand2          1  1.1           
  g3209/in_1                                                           
  g3209/z                (u)  unmapped_nand2          3  3.0           
  g3208/in_1                                                           
  g3208/z                (u)  unmapped_nand2          1  1.1           
  g3204/in_1                                                           
  g3204/z                (u)  unmapped_nand2          3  3.0           
  g3200/in_1                                                           
  g3200/z                (u)  unmapped_nand2          1  1.1           
  g3199/in_1                                                           
  g3199/z                (u)  unmapped_nand2          3  3.0           
  g3198/in_1                                                           
  g3198/z                (u)  unmapped_nand2          1  1.1           
  g3194/in_1                                                           
  g3194/z                (u)  unmapped_nand2          3  3.0           
  g3190/in_1                                                           
  g3190/z                (u)  unmapped_nand2          1  1.1           
  g3189/in_1                                                           
  g3189/z                (u)  unmapped_nand2          3  3.0           
  g3188/in_1                                                           
  g3188/z                (u)  unmapped_nand2          1  1.1           
  g3184/in_1                                                           
  g3184/z                (u)  unmapped_nand2          3  3.0           
  g3180/in_1                                                           
  g3180/z                (u)  unmapped_nand2          1  1.1           
  g3179/in_1                                                           
  g3179/z                (u)  unmapped_nand2          3  3.0           
  g3178/in_1                                                           
  g3178/z                (u)  unmapped_nand2          1  1.1           
  g3174/in_1                                                           
  g3174/z                (u)  unmapped_nand2          3  3.0           
  g3170/in_1                                                           
  g3170/z                (u)  unmapped_nand2          1  1.1           
  g3169/in_1                                                           
  g3169/z                (u)  unmapped_nand2          3  3.0           
  g3168/in_1                                                           
  g3168/z                (u)  unmapped_nand2          1  1.1           
  g3164/in_1                                                           
  g3164/z                (u)  unmapped_nand2          3  3.0           
  g3160/in_1                                                           
  g3160/z                (u)  unmapped_nand2          1  1.1           
  g3159/in_1                                                           
  g3159/z                (u)  unmapped_nand2          3  3.0           
  g3158/in_1                                                           
  g3158/z                (u)  unmapped_nand2          1  1.1           
  g3154/in_1                                                           
  g3154/z                (u)  unmapped_nand2          3  3.0           
  g3153/in_1                                                           
  g3153/z                (u)  unmapped_nand2          1  1.1           
  g3149/in_1                                                           
  g3149/z                (u)  unmapped_nand2          3  3.0           
  g3145/in_1                                                           
  g3145/z                (u)  unmapped_nand2          1  1.1           
  g3144/in_1                                                           
  g3144/z                (u)  unmapped_nand2          3  3.0           
  g3140/in_1                                                           
  g3140/z                (u)  unmapped_nand2          1  1.1           
  g3139/in_1                                                           
  g3139/z                (u)  unmapped_nand2          3  3.0           
  g3138/in_1                                                           
  g3138/z                (u)  unmapped_nand2          1  1.1           
  g3134/in_1                                                           
  g3134/z                (u)  unmapped_nand2          3  3.0           
  g3133/in_1                                                           
  g3133/z                (u)  unmapped_nand2          1  1.1           
  g3129/in_1                                                           
  g3129/z                (u)  unmapped_nand2          3  3.0           
  g3128/in_1                                                           
  g3128/z                (u)  unmapped_nand2          1  1.1           
  g3124/in_1                                                           
  g3124/z                (u)  unmapped_nand2          3  3.0           
  g3120/in_1                                                           
  g3120/z                (u)  unmapped_nand2          1  1.1           
  g3119/in_1                                                           
  g3119/z                (u)  unmapped_nand2          3  3.0           
  g3118/in_1                                                           
  g3118/z                (u)  unmapped_nand2          1  1.1           
  g3114/in_1                                                           
  g3114/z                (u)  unmapped_nand2          3  3.0           
  g3110/in_1                                                           
  g3110/z                (u)  unmapped_nand2          1  1.1           
  g3109/in_1                                                           
  g3109/z                (u)  unmapped_nand2          3  3.0           
  g3105/in_1                                                           
  g3105/z                (u)  unmapped_nand2          1  1.1           
  g3104/in_1                                                           
  g3104/z                (u)  unmapped_nand2          3  3.0           
  g3100/in_1                                                           
  g3100/z                (u)  unmapped_nand2          1  1.1           
  g3099/in_1                                                           
  g3099/z                (u)  unmapped_nand2          3  3.0           
  g3098/in_1                                                           
  g3098/z                (u)  unmapped_nand2          1  1.1           
  g3094/in_1                                                           
  g3094/z                (u)  unmapped_nand2          3  3.0           
  g3090/in_1                                                           
  g3090/z                (u)  unmapped_nand2          1  1.1           
  g3089/in_1                                                           
  g3089/z                (u)  unmapped_nand2          3  3.0           
  g3085/in_1                                                           
  g3085/z                (u)  unmapped_nand2          1  1.1           
  g3084/in_1                                                           
  g3084/z                (u)  unmapped_nand2          3  3.0           
  g3080/in_1                                                           
  g3080/z                (u)  unmapped_nand2          1  1.1           
  g3079/in_1                                                           
  g3079/z                (u)  unmapped_nand2          3  3.0           
  g3075/in_1                                                           
  g3075/z                (u)  unmapped_nand2          1  1.1           
  g3074/in_1                                                           
  g3074/z                (u)  unmapped_nand2          3  3.0           
  g3073/in_1                                                           
  g3073/z                (u)  unmapped_nand2          1  1.1           
  g3069/in_1                                                           
  g3069/z                (u)  unmapped_nand2          3  3.0           
  g3068/in_1                                                           
  g3068/z                (u)  unmapped_nand2          1  1.1           
  g3064/in_1                                                           
  g3064/z                (u)  unmapped_nand2          3  3.0           
  g3063/in_1                                                           
  g3063/z                (u)  unmapped_nand2          1  1.1           
  g3059/in_1                                                           
  g3059/z                (u)  unmapped_nand2          3  3.0           
  g3055/in_1                                                           
  g3055/z                (u)  unmapped_nand2          1  1.1           
  g3054/in_1                                                           
  g3054/z                (u)  unmapped_nand2          3  3.0           
  g3050/in_1                                                           
  g3050/z                (u)  unmapped_nand2          1  1.1           
  g3049/in_1                                                           
  g3049/z                (u)  unmapped_nand2          3  3.0           
  g3045/in_1                                                           
  g3045/z                (u)  unmapped_nand2          1  1.1           
  g3044/in_1                                                           
  g3044/z                (u)  unmapped_nand2          3  3.0           
  g3043/in_1                                                           
  g3043/z                (u)  unmapped_nand2          1  1.1           
  g3039/in_1                                                           
  g3039/z                (u)  unmapped_nand2          3  3.0           
  g3035/in_1                                                           
  g3035/z                (u)  unmapped_nand2          1  1.1           
  g3034/in_1                                                           
  g3034/z                (u)  unmapped_nand2          3  3.0           
  g3033/in_1                                                           
  g3033/z                (u)  unmapped_nand2          1  1.1           
  g3029/in_1                                                           
  g3029/z                (u)  unmapped_nand2          3  3.0           
  g3028/in_1                                                           
  g3028/z                (u)  unmapped_nand2          1  1.1           
  g3024/in_1                                                           
  g3024/z                (u)  unmapped_nand2          3  3.0           
  g3020/in_1                                                           
  g3020/z                (u)  unmapped_nand2          1  1.1           
  g3019/in_1                                                           
  g3019/z                (u)  unmapped_nand2          3  3.0           
  g3015/in_1                                                           
  g3015/z                (u)  unmapped_nand2          1  1.1           
  g3014/in_1                                                           
  g3014/z                (u)  unmapped_nand2          3  3.0           
  g3013/in_1                                                           
  g3013/z                (u)  unmapped_nand2          1  1.1           
  g3009/in_1                                                           
  g3009/z                (u)  unmapped_nand2          3  3.0           
  g3008/in_1                                                           
  g3008/z                (u)  unmapped_nand2          1  1.1           
  g3004/in_1                                                           
  g3004/z                (u)  unmapped_nand2          3  3.0           
  g3003/in_1                                                           
  g3003/z                (u)  unmapped_nand2          1  1.1           
  g2999/in_1                                                           
  g2999/z                (u)  unmapped_nand2          3  3.0           
  g2998/in_1                                                           
  g2998/z                (u)  unmapped_nand2          1  1.1           
  g2994/in_1                                                           
  g2994/z                (u)  unmapped_nand2          3  3.0           
  g2990/in_1                                                           
  g2990/z                (u)  unmapped_nand2          1  1.1           
  g2989/in_1                                                           
  g2989/z                (u)  unmapped_nand2          3  3.0           
  g2985/in_1                                                           
  g2985/z                (u)  unmapped_nand2          1  1.1           
  g2984/in_1                                                           
  g2984/z                (u)  unmapped_nand2          3  3.0           
  g2983/in_1                                                           
  g2983/z                (u)  unmapped_nand2          1  1.1           
  g2979/in_1                                                           
  g2979/z                (u)  unmapped_nand2          3  3.0           
  g2978/in_1                                                           
  g2978/z                (u)  unmapped_nand2          1  1.1           
  g2974/in_1                                                           
  g2974/z                (u)  unmapped_nand2          3  3.0           
  g2973/in_1                                                           
  g2973/z                (u)  unmapped_nand2          1  1.1           
  g2969/in_1                                                           
  g2969/z                (u)  unmapped_nand2          3  3.0           
  g2965/in_1                                                           
  g2965/z                (u)  unmapped_nand2          1  1.1           
  g2964/in_1                                                           
  g2964/z                (u)  unmapped_nand2          3  3.0           
  g2963/in_1                                                           
  g2963/z                (u)  unmapped_nand2          1  1.1           
  g2959/in_1                                                           
  g2959/z                (u)  unmapped_nand2          3  3.0           
  g2958/in_1                                                           
  g2958/z                (u)  unmapped_nand2          1  1.1           
  g2954/in_1                                                           
  g2954/z                (u)  unmapped_nand2          3  3.0           
  g2950/in_1                                                           
  g2950/z                (u)  unmapped_nand2          1  1.1           
  g2949/in_1                                                           
  g2949/z                (u)  unmapped_nand2          3  3.0           
  g2948/in_1                                                           
  g2948/z                (u)  unmapped_nand2          1  1.1           
  g2944/in_0                                                           
  g2944/z                (u)  unmapped_nand2          3  3.0           
  g2940/in_1                                                           
  g2940/z                (u)  unmapped_nand2          1  1.1           
  g2939/in_0                                                           
  g2939/z                (u)  unmapped_nand2          3  3.0           
  g2938/in_1                                                           
  g2938/z                (u)  unmapped_nand2          1  1.1           
  g2934/in_1                                                           
  g2934/z                (u)  unmapped_nand2          3  3.0           
  g2930/in_1                                                           
  g2930/z                (u)  unmapped_nand2          1  1.1           
  g2929/in_1                                                           
  g2929/z                (u)  unmapped_nand2          3  3.0           
  g919/in_1                                                            
  g919/z                 (u)  unmapped_nand2          2  2.2           
  g2925/in_0                                                           
  g2925/z                (u)  unmapped_nand2          2  2.0           
  g2923/in_0                                                           
  g2923/z                (u)  unmapped_or2            1  1.0           
  g2924/in_1                                                           
  g2924/z                (u)  unmapped_nand2          4  4.4           
cb_parti/inc_add_60_34_A[63] 
cb_parti2350/cb_parti_inc_add_60_34_A[1] 
  g3990/in_1                                                           
  g3990/z                (u)  unmapped_complex2     129 13.2           
  g3905/in_0                                                           
  g3905/z                (u)  unmapped_complex2       1  1.1           
  g3800/in_1                                                           
  g3800/z                (u)  unmapped_nand2          2  1.0           
  g3785/in_1                                                           
  g3785/z                (u)  unmapped_or2            1  1.0           
  g3778/in_0                                                           
  g3778/z                (u)  unmapped_or2            1  1.0           
  g3773/in_0                                                           
  g3773/z                (u)  unmapped_or2            1  1.0           
  g3767/in_1                                                           
  g3767/z                (u)  unmapped_or2            1  1.0           
  g3764/in_0                                                           
  g3764/z                (u)  unmapped_or2            1  1.0           
  g3760/in_0                                                           
  g3760/z                (u)  unmapped_or2            1  1.0           
  g3758/in_0                                                           
  g3758/z                (u)  unmapped_or2            1  1.0           
  g3755/in_0                                                           
  g3755/z                (u)  unmapped_or2            1  1.0           
  g3753/in_0                                                           
  g3753/z                (u)  unmapped_or2            1  1.0           
  g3750/in_0                                                           
  g3750/z                (u)  unmapped_or2            1  1.0           
  g3745/in_0                                                           
  g3745/z                (u)  unmapped_or2            1  1.0           
  g3744/in_0                                                           
  g3744/z                (u)  unmapped_or2            1  1.0           
  g3741/in_1                                                           
  g3741/z                (u)  unmapped_or2            1  1.0           
  g3740/in_1                                                           
  g3740/z                (u)  unmapped_or2            1  1.0           
  g3739/in_0                                                           
  g3739/z                (u)  unmapped_or2            1  1.0           
  g3738/in_0                                                           
  g3738/z                (u)  unmapped_or2            1  1.0           
  g3737/in_0                                                           
  g3737/z                (u)  unmapped_or2            1  1.0           
  g3736/in_0                                                           
  g3736/z                (u)  unmapped_or2            1  1.0           
  g3735/in_0                                                           
  g3735/z                (u)  unmapped_or2            1  1.0           
  g3734/in_0                                                           
  g3734/z                (u)  unmapped_or2            1  1.0           
  g3733/in_0                                                           
  g3733/z                (u)  unmapped_or2            1  1.0           
  g3732/in_0                                                           
  g3732/z                (u)  unmapped_or2            1  1.0           
  g3731/in_0                                                           
  g3731/z                (u)  unmapped_or2            1  1.0           
  g3730/in_0                                                           
  g3730/z                (u)  unmapped_or2            1  1.0           
  g3729/in_0                                                           
  g3729/z                (u)  unmapped_or2            1  1.0           
  g3992/in_0                                                           
  g3992/z                (u)  unmapped_nor2           1  0.0           
cb_parti2350/zero_flag 
zero_flag                <<<  interconnect                             
                              out port                                 
(adder.sdc_line_3_196_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          26000 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : b[0]
End-point    : zero_flag

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8382ps.
 
          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 7, CPU_Time 6.4153459999999995
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) | 100.0(100.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) | 100.0(100.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       969      2587       219
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1150      2984       241
##>G:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DPA1' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              8                                      syn_generic
@file(adder.tcl) 96: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(adder.tcl) 97: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:28 (Feb16) |  127.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:07(00:00:24) |  52.2( 75.0) |   12:00:51 (Feb16) |  219.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:06(00:00:08) |  47.8( 25.0) |   12:00:59 (Feb16) |  241.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(adder.tcl) 98: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(adder.tcl) 99: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     7,486
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     7,486
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                      2,984
Total Cell Area:                2,984
Leaf Instances:                 1,150
Total Instances:                1,150
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14
Real Runtime (h:m:s):        00:00:32
CPU  Elapsed (h:m:s):        00:00:21
Real Elapsed (h:m:s):        00:00:34
Memory (MB):                   661.70
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:32
Total Memory (MB):     661.70
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DPA1'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:DPA1 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Feb16-12:00:49/generic_DPA1.db' for 'DPA1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = -1:53).
@file(adder.tcl) 100: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     7,486
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     7,486
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                      2,984
Total Cell Area:                2,984
Leaf Instances:                 1,150
Total Instances:                1,150
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14
Real Runtime (h:m:s):        00:00:32
CPU  Elapsed (h:m:s):        00:00:21
Real Elapsed (h:m:s):        00:00:34
Memory (MB):                   661.70
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:25
Total Memory (MB):     661.70
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(adder.tcl) 111: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(adder.tcl) 112: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'DPA1' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) | 100.0(700.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-600.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) | 100.0(700.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-600.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'DPA1'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) DPA1...
          Done structuring (delay-based) DPA1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) cb_part...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) increment_unsigned_204...
          Done structuring (delay-based) increment_unsigned_204
        Mapping component increment_unsigned_204...
          Structuring (delay-based) cb_part_335...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_335
        Mapping component cb_part_335...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   312 ps
Target path end-point (Port: DPA1/zero_flag)

          Pin                      Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)              <<<  launch                               0 R 
(adder.sdc_line_2_127_1)      ext delay                                
b[0]                     (u)  in port                 3  3.0           
cb_parti/b[0] 
  g4959/in_1                                                           
  g4959/z                (u)  unmapped_complex2       1  1.1           
  g4960/in_1                                                           
  g4960/z                (u)  unmapped_nand2          3  3.0           
  g4954/in_0                                                           
  g4954/z                (u)  unmapped_nand2          1  1.1           
  g4950/in_1                                                           
  g4950/z                (u)  unmapped_nand2          3  3.0           
  g4946/in_1                                                           
  g4946/z                (u)  unmapped_nand2          1  1.1           
  g4945/in_1                                                           
  g4945/z                (u)  unmapped_nand2          3  3.0           
  g4941/in_1                                                           
  g4941/z                (u)  unmapped_nand2          1  1.1           
  g4940/in_1                                                           
  g4940/z                (u)  unmapped_nand2          3  3.0           
  g4936/in_1                                                           
  g4936/z                (u)  unmapped_nand2          1  1.1           
  g4935/in_1                                                           
  g4935/z                (u)  unmapped_nand2          3  3.0           
  g4931/in_1                                                           
  g4931/z                (u)  unmapped_nand2          1  1.1           
  g4930/in_1                                                           
  g4930/z                (u)  unmapped_nand2          3  3.0           
  g4929/in_1                                                           
  g4929/z                (u)  unmapped_nand2          1  1.1           
  g4925/in_1                                                           
  g4925/z                (u)  unmapped_nand2          3  3.0           
  g4921/in_1                                                           
  g4921/z                (u)  unmapped_nand2          1  1.1           
  g4920/in_1                                                           
  g4920/z                (u)  unmapped_nand2          3  3.0           
  g4919/in_1                                                           
  g4919/z                (u)  unmapped_nand2          1  1.1           
  g4915/in_1                                                           
  g4915/z                (u)  unmapped_nand2          3  3.0           
  g4914/in_1                                                           
  g4914/z                (u)  unmapped_nand2          1  1.1           
  g4910/in_1                                                           
  g4910/z                (u)  unmapped_nand2          3  3.0           
  g4909/in_1                                                           
  g4909/z                (u)  unmapped_nand2          1  1.1           
  g4905/in_1                                                           
  g4905/z                (u)  unmapped_nand2          3  3.0           
  g4904/in_1                                                           
  g4904/z                (u)  unmapped_nand2          1  1.1           
  g4900/in_1                                                           
  g4900/z                (u)  unmapped_nand2          3  3.0           
  g4899/in_1                                                           
  g4899/z                (u)  unmapped_nand2          1  1.1           
  g4895/in_1                                                           
  g4895/z                (u)  unmapped_nand2          3  3.0           
  g4891/in_1                                                           
  g4891/z                (u)  unmapped_nand2          1  1.1           
  g4890/in_1                                                           
  g4890/z                (u)  unmapped_nand2          3  3.0           
  g4886/in_1                                                           
  g4886/z                (u)  unmapped_nand2          1  1.1           
  g4885/in_1                                                           
  g4885/z                (u)  unmapped_nand2          3  3.0           
  g4881/in_1                                                           
  g4881/z                (u)  unmapped_nand2          1  1.1           
  g4880/in_1                                                           
  g4880/z                (u)  unmapped_nand2          3  3.0           
  g4879/in_1                                                           
  g4879/z                (u)  unmapped_nand2          1  1.1           
  g4875/in_1                                                           
  g4875/z                (u)  unmapped_nand2          3  3.0           
  g4871/in_1                                                           
  g4871/z                (u)  unmapped_nand2          1  1.1           
  g4870/in_1                                                           
  g4870/z                (u)  unmapped_nand2          3  3.0           
  g4866/in_1                                                           
  g4866/z                (u)  unmapped_nand2          1  1.1           
  g4865/in_1                                                           
  g4865/z                (u)  unmapped_nand2          3  3.0           
  g4861/in_1                                                           
  g4861/z                (u)  unmapped_nand2          1  1.1           
  g4860/in_1                                                           
  g4860/z                (u)  unmapped_nand2          3  3.0           
  g4859/in_1                                                           
  g4859/z                (u)  unmapped_nand2          1  1.1           
  g4855/in_1                                                           
  g4855/z                (u)  unmapped_nand2          3  3.0           
  g4854/in_1                                                           
  g4854/z                (u)  unmapped_nand2          1  1.1           
  g4850/in_1                                                           
  g4850/z                (u)  unmapped_nand2          3  3.0           
  g4846/in_1                                                           
  g4846/z                (u)  unmapped_nand2          1  1.1           
  g4845/in_1                                                           
  g4845/z                (u)  unmapped_nand2          3  3.0           
  g4841/in_1                                                           
  g4841/z                (u)  unmapped_nand2          1  1.1           
  g4840/in_1                                                           
  g4840/z                (u)  unmapped_nand2          3  3.0           
  g4836/in_1                                                           
  g4836/z                (u)  unmapped_nand2          1  1.1           
  g4835/in_1                                                           
  g4835/z                (u)  unmapped_nand2          3  3.0           
  g4834/in_1                                                           
  g4834/z                (u)  unmapped_nand2          1  1.1           
  g4830/in_1                                                           
  g4830/z                (u)  unmapped_nand2          3  3.0           
  g4829/in_1                                                           
  g4829/z                (u)  unmapped_nand2          1  1.1           
  g4825/in_1                                                           
  g4825/z                (u)  unmapped_nand2          3  3.0           
  g4821/in_1                                                           
  g4821/z                (u)  unmapped_nand2          1  1.1           
  g4820/in_1                                                           
  g4820/z                (u)  unmapped_nand2          3  3.0           
  g4816/in_1                                                           
  g4816/z                (u)  unmapped_nand2          1  1.1           
  g4815/in_1                                                           
  g4815/z                (u)  unmapped_nand2          3  3.0           
  g4814/in_1                                                           
  g4814/z                (u)  unmapped_nand2          1  1.1           
  g4810/in_1                                                           
  g4810/z                (u)  unmapped_nand2          3  3.0           
  g4809/in_1                                                           
  g4809/z                (u)  unmapped_nand2          1  1.1           
  g4805/in_1                                                           
  g4805/z                (u)  unmapped_nand2          3  3.0           
  g4801/in_1                                                           
  g4801/z                (u)  unmapped_nand2          1  1.1           
  g4800/in_1                                                           
  g4800/z                (u)  unmapped_nand2          3  3.0           
  g4796/in_1                                                           
  g4796/z                (u)  unmapped_nand2          1  1.1           
  g4795/in_1                                                           
  g4795/z                (u)  unmapped_nand2          3  3.0           
  g4791/in_1                                                           
  g4791/z                (u)  unmapped_nand2          1  1.1           
  g4790/in_1                                                           
  g4790/z                (u)  unmapped_nand2          3  3.0           
  g4786/in_1                                                           
  g4786/z                (u)  unmapped_nand2          1  1.1           
  g4785/in_1                                                           
  g4785/z                (u)  unmapped_nand2          3  3.0           
  g4781/in_1                                                           
  g4781/z                (u)  unmapped_nand2          1  1.1           
  g4780/in_1                                                           
  g4780/z                (u)  unmapped_nand2          3  3.0           
  g4776/in_1                                                           
  g4776/z                (u)  unmapped_nand2          1  1.1           
  g4775/in_1                                                           
  g4775/z                (u)  unmapped_nand2          3  3.0           
  g4771/in_1                                                           
  g4771/z                (u)  unmapped_nand2          1  1.1           
  g4770/in_1                                                           
  g4770/z                (u)  unmapped_nand2          3  3.0           
  g4766/in_1                                                           
  g4766/z                (u)  unmapped_nand2          1  1.1           
  g4765/in_1                                                           
  g4765/z                (u)  unmapped_nand2          3  3.0           
  g4764/in_1                                                           
  g4764/z                (u)  unmapped_nand2          1  1.1           
  g4760/in_1                                                           
  g4760/z                (u)  unmapped_nand2          3  3.0           
  g4756/in_1                                                           
  g4756/z                (u)  unmapped_nand2          1  1.1           
  g4755/in_1                                                           
  g4755/z                (u)  unmapped_nand2          3  3.0           
  g4754/in_1                                                           
  g4754/z                (u)  unmapped_nand2          1  1.1           
  g4750/in_1                                                           
  g4750/z                (u)  unmapped_nand2          3  3.0           
  g4749/in_1                                                           
  g4749/z                (u)  unmapped_nand2          1  1.1           
  g4745/in_1                                                           
  g4745/z                (u)  unmapped_nand2          3  3.0           
  g4741/in_1                                                           
  g4741/z                (u)  unmapped_nand2          1  1.1           
  g4740/in_1                                                           
  g4740/z                (u)  unmapped_nand2          3  3.0           
  g4739/in_1                                                           
  g4739/z                (u)  unmapped_nand2          1  1.1           
  g4735/in_1                                                           
  g4735/z                (u)  unmapped_nand2          3  3.0           
  g4731/in_1                                                           
  g4731/z                (u)  unmapped_nand2          1  1.1           
  g4730/in_1                                                           
  g4730/z                (u)  unmapped_nand2          3  3.0           
  g4726/in_1                                                           
  g4726/z                (u)  unmapped_nand2          1  1.1           
  g4725/in_1                                                           
  g4725/z                (u)  unmapped_nand2          3  3.0           
  g4724/in_1                                                           
  g4724/z                (u)  unmapped_nand2          1  1.1           
  g4720/in_1                                                           
  g4720/z                (u)  unmapped_nand2          3  3.0           
  g4719/in_1                                                           
  g4719/z                (u)  unmapped_nand2          1  1.1           
  g4715/in_1                                                           
  g4715/z                (u)  unmapped_nand2          3  3.0           
  g4714/in_1                                                           
  g4714/z                (u)  unmapped_nand2          1  1.1           
  g4710/in_1                                                           
  g4710/z                (u)  unmapped_nand2          3  3.0           
  g4709/in_1                                                           
  g4709/z                (u)  unmapped_nand2          1  1.1           
  g4705/in_1                                                           
  g4705/z                (u)  unmapped_nand2          3  3.0           
  g4701/in_1                                                           
  g4701/z                (u)  unmapped_nand2          1  1.1           
  g4700/in_1                                                           
  g4700/z                (u)  unmapped_nand2          3  3.0           
  g4699/in_1                                                           
  g4699/z                (u)  unmapped_nand2          1  1.1           
  g4695/in_1                                                           
  g4695/z                (u)  unmapped_nand2          3  3.0           
  g4694/in_1                                                           
  g4694/z                (u)  unmapped_nand2          1  1.1           
  g4690/in_1                                                           
  g4690/z                (u)  unmapped_nand2          3  3.0           
  g4689/in_1                                                           
  g4689/z                (u)  unmapped_nand2          1  1.1           
  g4685/in_1                                                           
  g4685/z                (u)  unmapped_nand2          3  3.0           
  g4684/in_1                                                           
  g4684/z                (u)  unmapped_nand2          1  1.1           
  g4680/in_1                                                           
  g4680/z                (u)  unmapped_nand2          3  3.0           
  g4679/in_1                                                           
  g4679/z                (u)  unmapped_nand2          1  1.1           
  g4675/in_1                                                           
  g4675/z                (u)  unmapped_nand2          3  3.0           
  g4674/in_1                                                           
  g4674/z                (u)  unmapped_nand2          1  1.1           
  g4670/in_1                                                           
  g4670/z                (u)  unmapped_nand2          3  3.0           
  g4669/in_1                                                           
  g4669/z                (u)  unmapped_nand2          1  1.1           
  g4665/in_1                                                           
  g4665/z                (u)  unmapped_nand2          3  3.0           
  g4664/in_1                                                           
  g4664/z                (u)  unmapped_nand2          1  1.1           
  g4660/in_1                                                           
  g4660/z                (u)  unmapped_nand2          3  3.0           
  g4659/in_1                                                           
  g4659/z                (u)  unmapped_nand2          1  1.1           
  g4655/in_1                                                           
  g4655/z                (u)  unmapped_nand2          3  3.0           
  g4654/in_1                                                           
  g4654/z                (u)  unmapped_nand2          1  1.1           
  g4650/in_1                                                           
  g4650/z                (u)  unmapped_nand2          3  3.0           
  g4649/in_1                                                           
  g4649/z                (u)  unmapped_nand2          1  1.1           
  g4645/in_1                                                           
  g4645/z                (u)  unmapped_nand2          3  3.0           
  g4641/in_1                                                           
  g4641/z                (u)  unmapped_nand2          1  1.1           
  g4640/in_1                                                           
  g4640/z                (u)  unmapped_nand2          2  2.0           
  g2922/in_0                                                           
  g2922/z                (u)  unmapped_nand2          2  2.2           
  g4639/in_0                                                           
  g4639/z                (u)  unmapped_nand2          4  4.0           
cb_parti/inc_add_60_34_A[63] 
cb_parti3995/cb_parti_inc_add_60_34_A 
  g3996/in_1                                                           
  g3996/z                (u)  unmapped_complex2     129 12.0           
  g6073/in_0                                                           
  g6073/z                (u)  unmapped_nand2          1  1.1           
  g6059/in_1                                                           
  g6059/z                (u)  unmapped_nand2          2  1.0           
  g5998/in_1                                                           
  g5998/z                (u)  unmapped_or2            1  1.0           
  g5994/in_0                                                           
  g5994/z                (u)  unmapped_or2            1  1.0           
  g5988/in_0                                                           
  g5988/z                (u)  unmapped_or2            1  1.0           
  g5987/in_0                                                           
  g5987/z                (u)  unmapped_or2            1  1.0           
  g5984/in_0                                                           
  g5984/z                (u)  unmapped_or2            1  1.0           
  g5979/in_0                                                           
  g5979/z                (u)  unmapped_or2            1  1.0           
  g5976/in_0                                                           
  g5976/z                (u)  unmapped_or2            1  1.0           
  g5974/in_0                                                           
  g5974/z                (u)  unmapped_or2            1  1.0           
  g5972/in_0                                                           
  g5972/z                (u)  unmapped_or2            1  1.0           
  g5969/in_0                                                           
  g5969/z                (u)  unmapped_or2            1  1.0           
  g5964/in_0                                                           
  g5964/z                (u)  unmapped_or2            1  1.0           
  g5962/in_0                                                           
  g5962/z                (u)  unmapped_or2            1  1.0           
  g5959/in_0                                                           
  g5959/z                (u)  unmapped_or2            1  1.0           
  g5958/in_0                                                           
  g5958/z                (u)  unmapped_or2            1  1.0           
  g5956/in_0                                                           
  g5956/z                (u)  unmapped_or2            1  1.0           
  g5954/in_1                                                           
  g5954/z                (u)  unmapped_or2            1  1.0           
  g5953/in_1                                                           
  g5953/z                (u)  unmapped_or2            1  1.0           
  g5952/in_0                                                           
  g5952/z                (u)  unmapped_or2            1  1.0           
  g5951/in_0                                                           
  g5951/z                (u)  unmapped_or2            1  1.0           
  g5950/in_0                                                           
  g5950/z                (u)  unmapped_or2            1  1.0           
  g5949/in_0                                                           
  g5949/z                (u)  unmapped_or2            1  1.0           
  g5948/in_0                                                           
  g5948/z                (u)  unmapped_or2            1  1.0           
  g5947/in_0                                                           
  g5947/z                (u)  unmapped_or2            1  1.0           
  g5946/in_0                                                           
  g5946/z                (u)  unmapped_or2            1  1.0           
  g5945/in_0                                                           
  g5945/z                (u)  unmapped_or2            1  1.0           
  g5944/in_0                                                           
  g5944/z                (u)  unmapped_or2            1  1.0           
  g5943/in_0                                                           
  g5943/z                (u)  unmapped_or2            1  1.0           
  g5942/in_0                                                           
  g5942/z                (u)  unmapped_or2            1  1.0           
  g5941/in_0                                                           
  g5941/z                (u)  unmapped_or2            1  1.0           
  g5940/in_0                                                           
  g5940/z                (u)  unmapped_or2            1  1.0           
  g5939/in_0                                                           
  g5939/z                (u)  unmapped_or2            1  1.0           
  g5938/in_0                                                           
  g5938/z                (u)  unmapped_or2            1  1.0           
  g5937/in_0                                                           
  g5937/z                (u)  unmapped_or2            1  1.0           
  g5936/in_0                                                           
  g5936/z                (u)  unmapped_or2            1  1.0           
  g5935/in_0                                                           
  g5935/z                (u)  unmapped_or2            1  1.0           
  g6195/in_0                                                           
  g6195/z                (u)  unmapped_nor2           1  0.0           
cb_parti3995/zero_flag 
zero_flag                <<<  interconnect                             
                              out port                                 
(adder.sdc_line_3_196_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                          26000 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : b[0]
End-point    : zero_flag

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8262ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
          Restructuring (delay-based) cb_part_335...
          Done restructuring (delay-based) cb_part_335
        Optimizing component cb_part_335...
          Restructuring (delay-based) increment_unsigned_204...
          Done restructuring (delay-based) increment_unsigned_204
        Optimizing component increment_unsigned_204...
        Early Area Reclamation for increment_unsigned_204 'very_fast' (slack=7921, area=236)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Pre-mapped Exploration for increment_unsigned_204 'slow' (slack=7917, area=216)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
(adder.sdc_line_2_127_1)      ext delay                      +7800    7800 F 
b[0]                          in port            2  0.7    0    +0    7800 F 
cb_parti/b[0] 
  g6589/A                                                       +0    7800   
  g6589/Y                     CLKXOR2X1          2  1.1   11   +42    7842 R 
  g6552/A1                                                      +0    7842   
  g6552/Y                     AOI22X1            2  0.9   31   +26    7868 F 
  g6550/A1                                                      +0    7868   
  g6550/Y                     OAI21X1            2  1.1   28   +28    7896 R 
  g6548/A1                                                      +0    7896   
  g6548/Y                     AOI22X1            2  0.9   34   +31    7927 F 
  g6546/A1                                                      +0    7927   
  g6546/Y                     OAI21X1            2  1.1   29   +29    7956 R 
  g6544/A1                                                      +0    7956   
  g6544/Y                     AOI22X1            2  0.9   34   +31    7988 F 
  g6542/A1                                                      +0    7988   
  g6542/Y                     OAI21X1            2  1.1   29   +29    8017 R 
  g6540/A1                                                      +0    8017   
  g6540/Y                     AOI22X1            2  0.9   34   +31    8048 F 
  g6538/A1                                                      +0    8048   
  g6538/Y                     OAI21X1            2  1.1   29   +29    8077 R 
  g6536/A1                                                      +0    8077   
  g6536/Y                     AOI22X1            2  0.9   34   +31    8108 F 
  g6534/A1                                                      +0    8108   
  g6534/Y                     OAI21X1            2  1.1   29   +29    8138 R 
  g6532/A1                                                      +0    8138   
  g6532/Y                     AOI22X1            2  0.9   34   +31    8169 F 
  g6530/A1                                                      +0    8169   
  g6530/Y                     OAI21X1            2  1.1   29   +29    8198 R 
  g6528/A1                                                      +0    8198   
  g6528/Y                     AOI22X1            2  0.9   34   +31    8229 F 
  g6526/A1                                                      +0    8229   
  g6526/Y                     OAI21X1            2  1.1   29   +29    8258 R 
  g6524/A1                                                      +0    8258   
  g6524/Y                     AOI22X1            2  0.9   34   +31    8290 F 
  g6522/A1                                                      +0    8290   
  g6522/Y                     OAI21X1            2  1.1   29   +29    8319 R 
  g6520/A1                                                      +0    8319   
  g6520/Y                     AOI22X1            2  0.9   34   +31    8350 F 
  g6518/A1                                                      +0    8350   
  g6518/Y                     OAI21X1            2  1.1   29   +29    8379 R 
  g6516/A1                                                      +0    8379   
  g6516/Y                     AOI22X1            2  0.9   34   +31    8410 F 
  g6514/A1                                                      +0    8410   
  g6514/Y                     OAI21X1            2  1.1   29   +29    8440 R 
  g6512/A1                                                      +0    8440   
  g6512/Y                     AOI22X1            2  0.9   34   +31    8471 F 
  g6510/A1                                                      +0    8471   
  g6510/Y                     OAI21X1            2  1.1   29   +29    8500 R 
  g6508/A1                                                      +0    8500   
  g6508/Y                     AOI22X1            2  0.9   34   +31    8531 F 
  g6506/A1                                                      +0    8531   
  g6506/Y                     OAI21X1            2  1.1   29   +29    8560 R 
  g6504/A1                                                      +0    8560   
  g6504/Y                     AOI22X1            2  0.9   34   +31    8592 F 
  g6502/A1                                                      +0    8592   
  g6502/Y                     OAI21X1            2  1.1   29   +29    8621 R 
  g6500/A1                                                      +0    8621   
  g6500/Y                     AOI22X1            2  0.9   34   +31    8652 F 
  g6498/A1                                                      +0    8652   
  g6498/Y                     OAI21X1            2  1.1   29   +29    8681 R 
  g6496/A1                                                      +0    8681   
  g6496/Y                     AOI22X1            2  0.9   34   +31    8712 F 
  g6494/A1                                                      +0    8712   
  g6494/Y                     OAI21X1            2  1.1   29   +29    8742 R 
  g6492/A1                                                      +0    8742   
  g6492/Y                     AOI22X1            2  0.9   34   +31    8773 F 
  g6490/A1                                                      +0    8773   
  g6490/Y                     OAI21X1            2  1.1   29   +29    8802 R 
  g6488/A1                                                      +0    8802   
  g6488/Y                     AOI22X1            2  0.9   34   +31    8833 F 
  g6486/A1                                                      +0    8833   
  g6486/Y                     OAI21X1            2  1.1   29   +29    8862 R 
  g6484/A1                                                      +0    8862   
  g6484/Y                     AOI22X1            2  0.9   34   +31    8894 F 
  g6482/A1                                                      +0    8894   
  g6482/Y                     OAI21X1            2  1.1   29   +29    8923 R 
  g6480/A1                                                      +0    8923   
  g6480/Y                     AOI22X1            2  0.9   34   +31    8954 F 
  g6478/A1                                                      +0    8954   
  g6478/Y                     OAI21X1            2  1.1   29   +29    8983 R 
  g6476/A1                                                      +0    8983   
  g6476/Y                     AOI22X1            2  0.9   34   +31    9014 F 
  g6474/A1                                                      +0    9014   
  g6474/Y                     OAI21X1            2  1.1   29   +29    9044 R 
  g6472/A1                                                      +0    9044   
  g6472/Y                     AOI22X1            2  0.9   34   +31    9075 F 
  g6470/A1                                                      +0    9075   
  g6470/Y                     OAI21X1            2  1.1   29   +29    9104 R 
  g6468/A1                                                      +0    9104   
  g6468/Y                     AOI22X1            2  0.9   34   +31    9135 F 
  g6466/A1                                                      +0    9135   
  g6466/Y                     OAI21X1            2  1.1   29   +29    9164 R 
  g6464/A1                                                      +0    9164   
  g6464/Y                     AOI22X1            2  0.9   34   +31    9196 F 
  g6462/A1                                                      +0    9196   
  g6462/Y                     OAI21X1            2  1.1   29   +29    9225 R 
  g6460/A1                                                      +0    9225   
  g6460/Y                     AOI22X1            2  0.9   34   +31    9256 F 
  g6458/A1                                                      +0    9256   
  g6458/Y                     OAI21X1            2  1.1   29   +29    9285 R 
  g6456/A1                                                      +0    9285   
  g6456/Y                     AOI22X1            2  0.9   34   +31    9316 F 
  g6454/A1                                                      +0    9316   
  g6454/Y                     OAI21X1            2  1.1   29   +29    9346 R 
  g6452/A1                                                      +0    9346   
  g6452/Y                     AOI22X1            2  0.9   34   +31    9377 F 
  g6450/A1                                                      +0    9377   
  g6450/Y                     OAI21X1            2  1.1   29   +29    9406 R 
  g6448/A1                                                      +0    9406   
  g6448/Y                     AOI22X1            2  0.9   34   +31    9437 F 
  g6446/A1                                                      +0    9437   
  g6446/Y                     OAI21X1            2  1.1   29   +29    9466 R 
  g6444/A1                                                      +0    9466   
  g6444/Y                     AOI22X1            2  0.9   34   +31    9498 F 
  g6442/A1                                                      +0    9498   
  g6442/Y                     OAI21X1            2  1.1   29   +29    9527 R 
  g6440/A1                                                      +0    9527   
  g6440/Y                     AOI22X1            2  0.9   34   +31    9558 F 
  g6438/A1                                                      +0    9558   
  g6438/Y                     OAI21X1            2  1.1   29   +29    9587 R 
  g6436/A1                                                      +0    9587   
  g6436/Y                     AOI22X1            2  0.9   34   +31    9618 F 
  g6434/A1                                                      +0    9618   
  g6434/Y                     OAI21X1            2  1.1   29   +29    9648 R 
  g6432/A1                                                      +0    9648   
  g6432/Y                     AOI22X1            2  0.9   34   +31    9679 F 
  g6430/A1                                                      +0    9679   
  g6430/Y                     OAI21X1            2  1.1   29   +29    9708 R 
  g6428/A1                                                      +0    9708   
  g6428/Y                     AOI22X1            2  0.5   29   +29    9737 F 
  g6426/A1N                                                     +0    9737   
  g6426/Y                     OAI2BB1X1          3  1.0   20   +29    9766 F 
cb_parti/inc_add_60_34_A[63] 
cb_parti3995/cb_parti_inc_add_60_34_A 
  g8804/A                                                       +0    9766   
  g8804/Y                     INVXL              1  0.3    8   +12    9777 R 
  g8802/A                                                       +0    9777   
  g8802/Y                     AND2X1            66 38.4  261  +165    9942 R 
  g8766/S0                                                      +0    9942   
  g8766/Y                     MX2XL              2  0.3    7   +61   10003 F 
  g8733/A                                                       +0   10003   
  g8733/Y                     OR4X1              1  0.2   11   +67   10070 F 
  g8732/D                                                       +0   10070   
  g8732/Y                     OR4X1              1  0.2   11   +51   10121 F 
  g8730/D                                                       +0   10121   
  g8730/Y                     OR4X1              1  0.2   11   +51   10172 F 
  g8728/D                                                       +0   10172   
  g8728/Y                     OR4X1              1  0.2   11   +51   10223 F 
  g8726/D                                                       +0   10223   
  g8726/Y                     OR4X1              1  0.2   11   +51   10274 F 
  g8725/D                                                       +0   10274   
  g8725/Y                     OR4X1              1  0.2   11   +51   10325 F 
  g8724/D                                                       +0   10325   
  g8724/Y                     OR4X1              1  0.2   11   +51   10376 F 
  g8723/D                                                       +0   10376   
  g8723/Y                     OR4X1              1  0.2   11   +51   10427 F 
  g8722/D                                                       +0   10427   
  g8722/Y                     OR4X1              1  0.2   12   +51   10478 F 
  g8721/D                                                       +0   10478   
  g8721/Y                     OR4X1              1  0.2   11   +51   10528 F 
  g8720/D                                                       +0   10528   
  g8720/Y                     OR4X1              1  0.2   11   +51   10579 F 
  g8719/D                                                       +0   10579   
  g8719/Y                     OR4X1              1  0.2   11   +51   10630 F 
  g8718/D                                                       +0   10630   
  g8718/Y                     OR4X1              1  0.2   11   +51   10681 F 
  g8717/D                                                       +0   10681   
  g8717/Y                     OR4X1              1  0.2   11   +51   10732 F 
  g8716/D                                                       +0   10732   
  g8716/Y                     OR4X1              1  0.2   11   +51   10783 F 
  g8715/D                                                       +0   10783   
  g8715/Y                     OR4X1              1  0.4   13   +52   10835 F 
  g8714/D                                                       +0   10835   
  g8714/Y                     NOR4X1             1  0.0   23   +16   10851 R 
cb_parti3995/zero_flag 
zero_flag                <<<  interconnect                23    +0   10851 R 
                              out port                          +0   10851 R 
(adder.sdc_line_3_196_1)      ext delay                      +7800   18651 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                26000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    7349ps 
Start-point  : b[0]
End-point    : zero_flag

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  964        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               312     7349             26000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   208 ps
Target path end-point (Port: DPA1/zero_flag)

          Pin                    Type       Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clk)              <<<  launch                          0 R 
(adder.sdc_line_2_127_1)      ext delay                           
b[0]                          in port            2  0.7           
cb_parti/b[0] 
  g6589/A                                                         
  g6589/Y                     CLKXOR2X1          2  1.1           
  g6552/A1                                                        
  g6552/Y                     AOI22X1            2  0.9           
  g6550/A1                                                        
  g6550/Y                     OAI21X1            2  1.1           
  g6548/A1                                                        
  g6548/Y                     AOI22X1            2  0.9           
  g6546/A1                                                        
  g6546/Y                     OAI21X1            2  1.1           
  g6544/A1                                                        
  g6544/Y                     AOI22X1            2  0.9           
  g6542/A1                                                        
  g6542/Y                     OAI21X1            2  1.1           
  g6540/A1                                                        
  g6540/Y                     AOI22X1            2  0.9           
  g6538/A1                                                        
  g6538/Y                     OAI21X1            2  1.1           
  g6536/A1                                                        
  g6536/Y                     AOI22X1            2  0.9           
  g6534/A1                                                        
  g6534/Y                     OAI21X1            2  1.1           
  g6532/A1                                                        
  g6532/Y                     AOI22X1            2  0.9           
  g6530/A1                                                        
  g6530/Y                     OAI21X1            2  1.1           
  g6528/A1                                                        
  g6528/Y                     AOI22X1            2  0.9           
  g6526/A1                                                        
  g6526/Y                     OAI21X1            2  1.1           
  g6524/A1                                                        
  g6524/Y                     AOI22X1            2  0.9           
  g6522/A1                                                        
  g6522/Y                     OAI21X1            2  1.1           
  g6520/A1                                                        
  g6520/Y                     AOI22X1            2  0.9           
  g6518/A1                                                        
  g6518/Y                     OAI21X1            2  1.1           
  g6516/A1                                                        
  g6516/Y                     AOI22X1            2  0.9           
  g6514/A1                                                        
  g6514/Y                     OAI21X1            2  1.1           
  g6512/A1                                                        
  g6512/Y                     AOI22X1            2  0.9           
  g6510/A1                                                        
  g6510/Y                     OAI21X1            2  1.1           
  g6508/A1                                                        
  g6508/Y                     AOI22X1            2  0.9           
  g6506/A1                                                        
  g6506/Y                     OAI21X1            2  1.1           
  g6504/A1                                                        
  g6504/Y                     AOI22X1            2  0.9           
  g6502/A1                                                        
  g6502/Y                     OAI21X1            2  1.1           
  g6500/A1                                                        
  g6500/Y                     AOI22X1            2  0.9           
  g6498/A1                                                        
  g6498/Y                     OAI21X1            2  1.1           
  g6496/A1                                                        
  g6496/Y                     AOI22X1            2  0.9           
  g6494/A1                                                        
  g6494/Y                     OAI21X1            2  1.1           
  g6492/A1                                                        
  g6492/Y                     AOI22X1            2  0.9           
  g6490/A1                                                        
  g6490/Y                     OAI21X1            2  1.1           
  g6488/A1                                                        
  g6488/Y                     AOI22X1            2  0.9           
  g6486/A1                                                        
  g6486/Y                     OAI21X1            2  1.1           
  g6484/A1                                                        
  g6484/Y                     AOI22X1            2  0.9           
  g6482/A1                                                        
  g6482/Y                     OAI21X1            2  1.1           
  g6480/A1                                                        
  g6480/Y                     AOI22X1            2  0.9           
  g6478/A1                                                        
  g6478/Y                     OAI21X1            2  1.1           
  g6476/A1                                                        
  g6476/Y                     AOI22X1            2  0.9           
  g6474/A1                                                        
  g6474/Y                     OAI21X1            2  1.1           
  g6472/A1                                                        
  g6472/Y                     AOI22X1            2  0.9           
  g6470/A1                                                        
  g6470/Y                     OAI21X1            2  1.1           
  g6468/A1                                                        
  g6468/Y                     AOI22X1            2  0.9           
  g6466/A1                                                        
  g6466/Y                     OAI21X1            2  1.1           
  g6464/A1                                                        
  g6464/Y                     AOI22X1            2  0.9           
  g6462/A1                                                        
  g6462/Y                     OAI21X1            2  1.1           
  g6460/A1                                                        
  g6460/Y                     AOI22X1            2  0.9           
  g6458/A1                                                        
  g6458/Y                     OAI21X1            2  1.1           
  g6456/A1                                                        
  g6456/Y                     AOI22X1            2  0.9           
  g6454/A1                                                        
  g6454/Y                     OAI21X1            2  1.1           
  g6452/A1                                                        
  g6452/Y                     AOI22X1            2  0.9           
  g6450/A1                                                        
  g6450/Y                     OAI21X1            2  1.1           
  g6448/A1                                                        
  g6448/Y                     AOI22X1            2  0.9           
  g6446/A1                                                        
  g6446/Y                     OAI21X1            2  1.1           
  g6444/A1                                                        
  g6444/Y                     AOI22X1            2  0.9           
  g6442/A1                                                        
  g6442/Y                     OAI21X1            2  1.1           
  g6440/A1                                                        
  g6440/Y                     AOI22X1            2  0.9           
  g6438/A1                                                        
  g6438/Y                     OAI21X1            2  1.1           
  g6436/A1                                                        
  g6436/Y                     AOI22X1            2  0.9           
  g6434/A1                                                        
  g6434/Y                     OAI21X1            2  1.1           
  g6432/A1                                                        
  g6432/Y                     AOI22X1            2  0.9           
  g6430/A1                                                        
  g6430/Y                     OAI21X1            2  1.1           
  g6428/A1                                                        
  g6428/Y                     AOI22X1            2  0.5           
  g6426/A1N                                                       
  g6426/Y                     OAI2BB1X1          3  1.0           
cb_parti/inc_add_60_34_A[63] 
cb_parti3995/cb_parti_inc_add_60_34_A 
  g8804/A                                                         
  g8804/Y                     INVXL              1  0.3           
  g8802/A                                                         
  g8802/Y                     AND2X1            66 38.4           
  g8766/S0                                                        
  g8766/Y                     MX2XL              2  0.3           
  g8733/A                                                         
  g8733/Y                     OR4X1              1  0.2           
  g8732/D                                                         
  g8732/Y                     OR4X1              1  0.2           
  g8730/D                                                         
  g8730/Y                     OR4X1              1  0.2           
  g8728/D                                                         
  g8728/Y                     OR4X1              1  0.2           
  g8726/D                                                         
  g8726/Y                     OR4X1              1  0.2           
  g8725/D                                                         
  g8725/Y                     OR4X1              1  0.2           
  g8724/D                                                         
  g8724/Y                     OR4X1              1  0.2           
  g8723/D                                                         
  g8723/Y                     OR4X1              1  0.2           
  g8722/D                                                         
  g8722/Y                     OR4X1              1  0.2           
  g8721/D                                                         
  g8721/Y                     OR4X1              1  0.2           
  g8720/D                                                         
  g8720/Y                     OR4X1              1  0.2           
  g8719/D                                                         
  g8719/Y                     OR4X1              1  0.2           
  g8718/D                                                         
  g8718/Y                     OR4X1              1  0.2           
  g8717/D                                                         
  g8717/Y                     OR4X1              1  0.2           
  g8716/D                                                         
  g8716/Y                     OR4X1              1  0.2           
  g8715/D                                                         
  g8715/Y                     OR4X1              1  0.4           
  g8714/D                                                         
  g8714/Y                     NOR4X1             1  0.0           
cb_parti3995/zero_flag 
zero_flag                <<<  interconnect                        
                              out port                            
(adder.sdc_line_3_196_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                     26000 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : b[0]
End-point    : zero_flag

The global mapper estimates a slack for this path of 7350ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
(adder.sdc_line_2_127_1)      ext delay                      +7800    7800 F 
b[0]                          in port            2  0.7    0    +0    7800 F 
cb_parti/b[0] 
  g6589/A                                                       +0    7800   
  g6589/Y                     CLKXOR2X1          2  1.1   11   +42    7842 R 
  g6552/A1                                                      +0    7842   
  g6552/Y                     AOI22X1            2  0.9   31   +26    7868 F 
  g6550/A1                                                      +0    7868   
  g6550/Y                     OAI21X1            2  1.1   28   +28    7896 R 
  g6548/A1                                                      +0    7896   
  g6548/Y                     AOI22X1            2  0.9   34   +31    7927 F 
  g6546/A1                                                      +0    7927   
  g6546/Y                     OAI21X1            2  1.1   29   +29    7956 R 
  g6544/A1                                                      +0    7956   
  g6544/Y                     AOI22X1            2  0.9   34   +31    7988 F 
  g6542/A1                                                      +0    7988   
  g6542/Y                     OAI21X1            2  1.1   29   +29    8017 R 
  g6540/A1                                                      +0    8017   
  g6540/Y                     AOI22X1            2  0.9   34   +31    8048 F 
  g6538/A1                                                      +0    8048   
  g6538/Y                     OAI21X1            2  1.1   29   +29    8077 R 
  g6536/A1                                                      +0    8077   
  g6536/Y                     AOI22X1            2  0.9   34   +31    8108 F 
  g6534/A1                                                      +0    8108   
  g6534/Y                     OAI21X1            2  1.1   29   +29    8138 R 
  g6532/A1                                                      +0    8138   
  g6532/Y                     AOI22X1            2  0.9   34   +31    8169 F 
  g6530/A1                                                      +0    8169   
  g6530/Y                     OAI21X1            2  1.1   29   +29    8198 R 
  g6528/A1                                                      +0    8198   
  g6528/Y                     AOI22X1            2  0.9   34   +31    8229 F 
  g6526/A1                                                      +0    8229   
  g6526/Y                     OAI21X1            2  1.1   29   +29    8258 R 
  g6524/A1                                                      +0    8258   
  g6524/Y                     AOI22X1            2  0.9   34   +31    8290 F 
  g6522/A1                                                      +0    8290   
  g6522/Y                     OAI21X1            2  1.1   29   +29    8319 R 
  g6520/A1                                                      +0    8319   
  g6520/Y                     AOI22X1            2  0.9   34   +31    8350 F 
  g6518/A1                                                      +0    8350   
  g6518/Y                     OAI21X1            2  1.1   29   +29    8379 R 
  g6516/A1                                                      +0    8379   
  g6516/Y                     AOI22X1            2  0.9   34   +31    8410 F 
  g6514/A1                                                      +0    8410   
  g6514/Y                     OAI21X1            2  1.1   29   +29    8440 R 
  g6512/A1                                                      +0    8440   
  g6512/Y                     AOI22X1            2  0.9   34   +31    8471 F 
  g6510/A1                                                      +0    8471   
  g6510/Y                     OAI21X1            2  1.1   29   +29    8500 R 
  g6508/A1                                                      +0    8500   
  g6508/Y                     AOI22X1            2  0.9   34   +31    8531 F 
  g6506/A1                                                      +0    8531   
  g6506/Y                     OAI21X1            2  1.1   29   +29    8560 R 
  g6504/A1                                                      +0    8560   
  g6504/Y                     AOI22X1            2  0.9   34   +31    8592 F 
  g6502/A1                                                      +0    8592   
  g6502/Y                     OAI21X1            2  1.1   29   +29    8621 R 
  g6500/A1                                                      +0    8621   
  g6500/Y                     AOI22X1            2  0.9   34   +31    8652 F 
  g6498/A1                                                      +0    8652   
  g6498/Y                     OAI21X1            2  1.1   29   +29    8681 R 
  g6496/A1                                                      +0    8681   
  g6496/Y                     AOI22X1            2  0.9   34   +31    8712 F 
  g6494/A1                                                      +0    8712   
  g6494/Y                     OAI21X1            2  1.1   29   +29    8742 R 
  g6492/A1                                                      +0    8742   
  g6492/Y                     AOI22X1            2  0.9   34   +31    8773 F 
  g6490/A1                                                      +0    8773   
  g6490/Y                     OAI21X1            2  1.1   29   +29    8802 R 
  g6488/A1                                                      +0    8802   
  g6488/Y                     AOI22X1            2  0.9   34   +31    8833 F 
  g6486/A1                                                      +0    8833   
  g6486/Y                     OAI21X1            2  1.1   29   +29    8862 R 
  g6484/A1                                                      +0    8862   
  g6484/Y                     AOI22X1            2  0.9   34   +31    8894 F 
  g6482/A1                                                      +0    8894   
  g6482/Y                     OAI21X1            2  1.1   29   +29    8923 R 
  g6480/A1                                                      +0    8923   
  g6480/Y                     AOI22X1            2  0.9   34   +31    8954 F 
  g6478/A1                                                      +0    8954   
  g6478/Y                     OAI21X1            2  1.1   29   +29    8983 R 
  g6476/A1                                                      +0    8983   
  g6476/Y                     AOI22X1            2  0.9   34   +31    9014 F 
  g6474/A1                                                      +0    9014   
  g6474/Y                     OAI21X1            2  1.1   29   +29    9044 R 
  g6472/A1                                                      +0    9044   
  g6472/Y                     AOI22X1            2  0.9   34   +31    9075 F 
  g6470/A1                                                      +0    9075   
  g6470/Y                     OAI21X1            2  1.1   29   +29    9104 R 
  g6468/A1                                                      +0    9104   
  g6468/Y                     AOI22X1            2  0.9   34   +31    9135 F 
  g6466/A1                                                      +0    9135   
  g6466/Y                     OAI21X1            2  1.1   29   +29    9164 R 
  g6464/A1                                                      +0    9164   
  g6464/Y                     AOI22X1            2  0.9   34   +31    9196 F 
  g6462/A1                                                      +0    9196   
  g6462/Y                     OAI21X1            2  1.1   29   +29    9225 R 
  g6460/A1                                                      +0    9225   
  g6460/Y                     AOI22X1            2  0.9   34   +31    9256 F 
  g6458/A1                                                      +0    9256   
  g6458/Y                     OAI21X1            2  1.1   29   +29    9285 R 
  g6456/A1                                                      +0    9285   
  g6456/Y                     AOI22X1            2  0.9   34   +31    9316 F 
  g6454/A1                                                      +0    9316   
  g6454/Y                     OAI21X1            2  1.1   29   +29    9346 R 
  g6452/A1                                                      +0    9346   
  g6452/Y                     AOI22X1            2  0.9   34   +31    9377 F 
  g6450/A1                                                      +0    9377   
  g6450/Y                     OAI21X1            2  1.1   29   +29    9406 R 
  g6448/A1                                                      +0    9406   
  g6448/Y                     AOI22X1            2  0.9   34   +31    9437 F 
  g6446/A1                                                      +0    9437   
  g6446/Y                     OAI21X1            2  1.1   29   +29    9466 R 
  g6444/A1                                                      +0    9466   
  g6444/Y                     AOI22X1            2  0.9   34   +31    9498 F 
  g6442/A1                                                      +0    9498   
  g6442/Y                     OAI21X1            2  1.1   29   +29    9527 R 
  g6440/A1                                                      +0    9527   
  g6440/Y                     AOI22X1            2  0.9   34   +31    9558 F 
  g6438/A1                                                      +0    9558   
  g6438/Y                     OAI21X1            2  1.1   29   +29    9587 R 
  g6436/A1                                                      +0    9587   
  g6436/Y                     AOI22X1            2  0.9   34   +31    9618 F 
  g6434/A1                                                      +0    9618   
  g6434/Y                     OAI21X1            2  1.1   29   +29    9648 R 
  g6432/A1                                                      +0    9648   
  g6432/Y                     AOI22X1            2  0.9   34   +31    9679 F 
  g6430/A1                                                      +0    9679   
  g6430/Y                     OAI21X1            2  1.1   29   +29    9708 R 
  g6428/A1                                                      +0    9708   
  g6428/Y                     AOI22X1            2  0.5   29   +29    9737 F 
  g6426/A1N                                                     +0    9737   
  g6426/Y                     OAI2BB1X1          3  1.0   20   +29    9766 F 
cb_parti/inc_add_60_34_A[63] 
cb_parti3995/cb_parti_inc_add_60_34_A 
  g8804/A                                                       +0    9766   
  g8804/Y                     INVXL              1  0.3    8   +12    9777 R 
  g8802/A                                                       +0    9777   
  g8802/Y                     AND2X1            66 38.4  261  +165    9942 R 
  g8766/S0                                                      +0    9942   
  g8766/Y                     MX2XL              2  0.3    7   +61   10003 F 
  g8733/A                                                       +0   10003   
  g8733/Y                     OR4X1              1  0.2   11   +67   10070 F 
  g8732/D                                                       +0   10070   
  g8732/Y                     OR4X1              1  0.2   11   +51   10121 F 
  g8730/D                                                       +0   10121   
  g8730/Y                     OR4X1              1  0.2   11   +51   10172 F 
  g8728/D                                                       +0   10172   
  g8728/Y                     OR4X1              1  0.2   11   +51   10223 F 
  g8726/D                                                       +0   10223   
  g8726/Y                     OR4X1              1  0.2   11   +51   10274 F 
  g8725/D                                                       +0   10274   
  g8725/Y                     OR4X1              1  0.2   11   +51   10325 F 
  g8724/D                                                       +0   10325   
  g8724/Y                     OR4X1              1  0.2   11   +51   10376 F 
  g8723/D                                                       +0   10376   
  g8723/Y                     OR4X1              1  0.2   11   +51   10427 F 
  g8722/D                                                       +0   10427   
  g8722/Y                     OR4X1              1  0.2   12   +51   10478 F 
  g8721/D                                                       +0   10478   
  g8721/Y                     OR4X1              1  0.2   11   +51   10528 F 
  g8720/D                                                       +0   10528   
  g8720/Y                     OR4X1              1  0.2   11   +51   10579 F 
  g8719/D                                                       +0   10579   
  g8719/Y                     OR4X1              1  0.2   11   +51   10630 F 
  g8718/D                                                       +0   10630   
  g8718/Y                     OR4X1              1  0.2   11   +51   10681 F 
  g8717/D                                                       +0   10681   
  g8717/Y                     OR4X1              1  0.2   11   +51   10732 F 
  g8716/D                                                       +0   10732   
  g8716/Y                     OR4X1              1  0.2   11   +51   10783 F 
  g8715/D                                                       +0   10783   
  g8715/Y                     OR4X1              1  0.4   13   +52   10835 F 
  g8714/D                                                       +0   10835   
  g8714/Y                     NOR4X1             1  0.0   23   +16   10851 R 
cb_parti3995/zero_flag 
zero_flag                <<<  interconnect                23    +0   10851 R 
                              out port                          +0   10851 R 
(adder.sdc_line_3_196_1)      ext delay                      +7800   18651 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                26000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    7349ps 
Start-point  : b[0]
End-point    : zero_flag

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 952        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               208     7349             26000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'inc_add_60_34' in module 'DPA1' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
          There are 1 hierarchical instances automatically ungrouped.
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 8.145510000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 87.5) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-75.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 87.5) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/DPA1/fv_map.fv.json' for netlist 'fv/DPA1/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/DPA1/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/DPA1/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 77.8) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-66.7) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 77.8) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:01) |   0.0( 11.1) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 77.8) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-66.7) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 77.8) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:01) |   0.0( 11.1) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:DPA1 ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:DPA1
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:DPA1'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 77.8) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-66.7) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 77.8) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:01) |   0.0( 11.1) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                   951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                    951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 77.8) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-66.7) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 77.8) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:01) |   0.0( 11.1) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:51 (Feb16) |  219.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:06(00:00:07) |  44.1( 77.8) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:58 (Feb16) |  241.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) | 00:00:00(-01:59:54) |   0.0(-66.7) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:52 (Feb16) |  241.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:32) |  00:00:08(00:00:07) |  55.9( 77.8) |   12:00:59 (Feb16) |  241.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:01) |   0.0( 11.1) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:01:00 (Feb16) |  241.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1150      2984       241
##>M:Pre Cleanup                        0         -         -      1150      2984       241
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       500       952       241
##>M:Const Prop                         0      7354         0       500       952       241
##>M:Cleanup                            0      7354         0       500       950       241
##>M:MBCI                               0         -         -       500       950       241
##>M:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DPA1'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11              2                                      syn_map
@file(adder.tcl) 113: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(adder.tcl) 114: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:28 (Feb16) |  127.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:07(00:00:24) |  31.0( 70.6) |   12:00:51 (Feb16) |  219.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:06(00:00:08) |  28.4( 23.5) |   12:00:59 (Feb16) |  241.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:34) |  00:00:09(00:00:02) |  40.5(  5.9) |   12:01:01 (Feb16) |  241.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(adder.tcl) 115: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     7,486           7,355
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     7,486           7,355
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                      2,984             951
Total Cell Area:                2,984             951
Leaf Instances:                 1,150             500
Total Instances:                1,150             500
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11
Real Runtime (h:m:s):        00:00:32        00:00:02
CPU  Elapsed (h:m:s):        00:00:21        00:00:32
Real Elapsed (h:m:s):        00:00:34        00:00:36
Memory (MB):                   661.70          663.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:34
Total Memory (MB):     663.52
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DPA1'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Feb16-12:00:49/map_DPA1.db' for 'DPA1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:06).
@file(adder.tcl) 116: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     7,486           7,355
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     7,486           7,355
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                      2,984             951
Total Cell Area:                2,984             951
Leaf Instances:                 1,150             500
Total Instances:                1,150             500
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11
Real Runtime (h:m:s):        00:00:32        00:00:02
CPU  Elapsed (h:m:s):        00:00:21        00:00:32
Real Elapsed (h:m:s):        00:00:34        00:00:36
Memory (MB):                   661.70          663.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:41
Total Memory (MB):     663.52
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(adder.tcl) 117: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(adder.tcl) 121: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb16-12:00:49/rtl2intermediate.lec.do'.
@file(adder.tcl) 133: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(adder.tcl) 134: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DPA1' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:DPA1
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:DPA1'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   951        0         0         0        0
 const_prop                  951        0         0         0        0
 hi_fo_buf                   951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   951        0         0         0        0
 rem_inv                     950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        31  (        0 /        0 )  0.10
       gcomp_mog       130  (        0 /        0 )  0.57
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        31  (        0 /        0 )  0.14
       gcomp_mog       130  (        0 /        0 )  0.52
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DPA1'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              9                                      syn_opt
@file(adder.tcl) 135: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     7,486           7,355           7,355
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     7,486           7,355           7,355
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                      2,984             951             950
Total Cell Area:                2,984             951             950
Leaf Instances:                 1,150             500             499
Total Instances:                1,150             500             499
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11        00:00:02
Real Runtime (h:m:s):        00:00:32        00:00:02        00:00:09
CPU  Elapsed (h:m:s):        00:00:21        00:00:32        00:00:34
Real Elapsed (h:m:s):        00:00:34        00:00:36        00:00:45
Memory (MB):                   661.70          663.52          660.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:43
Total Memory (MB):     660.52
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DPA1'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Feb16-12:00:49/syn_opt_DPA1.db' for 'DPA1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:07).
@file(adder.tcl) 136: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     7,486           7,355           7,355
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     7,486           7,355           7,355
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                      2,984             951             950
Total Cell Area:                2,984             951             950
Leaf Instances:                 1,150             500             499
Total Instances:                1,150             500             499
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11        00:00:02
Real Runtime (h:m:s):        00:00:32        00:00:02        00:00:09
CPU  Elapsed (h:m:s):        00:00:21        00:00:32        00:00:34
Real Elapsed (h:m:s):        00:00:34        00:00:36        00:00:45
Memory (MB):                   661.70          663.52          660.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:50
Total Memory (MB):     660.52
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(adder.tcl) 138: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(adder.tcl) 139: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:28 (Feb16) |  127.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:07(00:00:24) |  28.5( 48.0) |   12:00:51 (Feb16) |  219.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:06(00:00:08) |  26.1( 16.0) |   12:00:59 (Feb16) |  241.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:34) |  00:00:09(00:00:02) |  37.2(  4.0) |   12:01:01 (Feb16) |  241.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:50) |  00:00:02(00:00:16) |   8.1( 32.0) |   12:01:18 (Feb16) |  238.1 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(adder.tcl) 144: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     7,486           7,355           7,355           7,355
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                     7,486           7,355           7,355           7,355
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                      2,984             951             950             950
Total Cell Area:                2,984             951             950             950
Leaf Instances:                 1,150             500             499             499
Total Instances:                1,150             500             499             499
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:32        00:00:02        00:00:09        00:00:08
CPU  Elapsed (h:m:s):        00:00:21        00:00:32        00:00:34        00:00:34
Real Elapsed (h:m:s):        00:00:34        00:00:36        00:00:45        00:00:53
Memory (MB):                   661.70          663.52          660.52          660.52
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:51
Total Memory (MB):     660.52
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DPA1'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Feb16-12:00:49/final_DPA1.db' for 'DPA1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:06).
@file(adder.tcl) 145: report_summary -directory $_REPORTS_PATH


Working Directory = /home/vv2trainee2/Desktop/Deekshith/adderrr/work
QoS Summary for DPA1
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     7,486           7,355           7,355           7,355
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                     7,486           7,355           7,355           7,355
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                      2,984             951             950             950
Total Cell Area:                2,984             951             950             950
Leaf Instances:                 1,150             500             499             499
Total Instances:                1,150             500             499             499
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:14        00:00:11        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:32        00:00:02        00:00:09        00:00:08
CPU  Elapsed (h:m:s):        00:00:21        00:00:32        00:00:34        00:00:34
Real Elapsed (h:m:s):        00:00:34        00:00:36        00:00:45        00:00:53
Memory (MB):                   661.70          663.52          660.52          660.52
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:57
Total Memory (MB):     660.52
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(adder.tcl) 146: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(adder.tcl) 148: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(adder.tcl) 156: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/DPA1/DPA1_mv.fv.json' for netlist 'outputs_Feb16-12:00:49/DPA1_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb16-12:00:49/intermediate2final.lec.do'.
@file(adder.tcl) 160: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(adder.tcl) 161: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:00:28 (Feb16) |  127.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:24) |  00:00:07(00:00:24) |  27.4( 41.4) |   12:00:51 (Feb16) |  219.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:32) |  00:00:06(00:00:08) |  25.1( 13.8) |   12:00:59 (Feb16) |  241.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:34) |  00:00:09(00:00:02) |  35.8(  3.4) |   12:01:01 (Feb16) |  241.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:50) |  00:00:02(00:00:16) |   7.8( 27.6) |   12:01:18 (Feb16) |  238.1 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:58) |  00:00:01(00:00:08) |   3.9( 13.8) |   12:01:25 (Feb16) |  238.9 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(adder.tcl) 162: puts "============================"
============================
@file(adder.tcl) 163: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(adder.tcl) 164: puts "============================"
============================
@file(adder.tcl) 166: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/adder.tcl
error copying "genus.log5" to "logs_Feb16-12:00:49/.": no such file or directory

Another Ctrl-C within 1 second will terminate the tool.

Another Ctrl-C within 1 second will terminate the tool.
