/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z | 1'h0);
  assign celloutsig_1_10z = ~((in_data[174] | celloutsig_1_8z) & in_data[191]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[0] | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[6]) & (celloutsig_1_0z | in_data[145]));
  assign celloutsig_1_5z = celloutsig_1_1z[3] | celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_5z ^ celloutsig_1_7z;
  assign celloutsig_1_18z = ~(celloutsig_1_15z[1] ^ celloutsig_1_8z);
  assign celloutsig_0_21z = ~(celloutsig_0_2z ^ celloutsig_0_5z);
  assign celloutsig_1_0z = ! in_data[170:167];
  assign celloutsig_0_2z = in_data[37:34] < in_data[30:27];
  assign celloutsig_1_6z = celloutsig_1_1z[6:1] < { celloutsig_1_1z[5:1], celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_1z[2:1], celloutsig_1_1z[1], celloutsig_1_5z, celloutsig_1_10z } % { 1'h1, celloutsig_1_9z[12:11], 1'h0, in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_11z[13:5], celloutsig_1_15z } % { 1'h1, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_1z[6:1], celloutsig_1_1z[1], celloutsig_1_12z };
  assign celloutsig_0_20z = ~ in_data[58:48];
  assign celloutsig_1_3z = ~^ { in_data[106:99], celloutsig_1_1z[6:1], celloutsig_1_1z[1] };
  assign celloutsig_1_13z = ^ { celloutsig_1_1z[4:1], celloutsig_1_1z[1], celloutsig_1_2z, 1'h0 };
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 18'h00000;
    else if (clkin_data[0]) celloutsig_1_11z = { in_data[139:124], celloutsig_1_6z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_1z = { in_data[56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_9z = { in_data[185], celloutsig_1_7z, celloutsig_1_1z[6:1], celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_1z[6:1], celloutsig_1_1z[1] };
  assign celloutsig_0_0z = ~((in_data[31] & in_data[77]) | (in_data[49] & in_data[2]));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[6:2] } = ~ { celloutsig_1_0z, in_data[180:176] };
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[109:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
