ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 06, 2022 at 16:11:15 CST
ncverilog
	Lab2_Majority.v
	Majority_t.v
	+access+r
file: Lab2_Majority.v
	module worklib.my_And:v
		errors: 0, warnings: 0
	module worklib.my_Or:v
		errors: 0, warnings: 0
	module worklib.Majority:v
		errors: 0, warnings: 0
file: Majority_t.v
	module worklib.Majority_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Majority_t:v <0x7a78c0b9>
			streams:   5, words:  2543
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       4
		Primitives:             12       1
		Registers:               3       3
		Scalar wires:            3       -
		Initial blocks:          5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Majority_t:v
Loading snapshot worklib.Majority_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 9 NS + 0
./Majority_t.v:25         #1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 06, 2022 at 16:11:17 CST  (total: 00:00:02)
