// Seed: 3381641993
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output id_7,
    input logic id_8
);
  logic id_9;
  always @(posedge 1'b0) begin
    id_7 <= id_3;
    if (1) assume (1);
  end
  type_14 id_10 (
      .id_0(1 * id_4 + 1'b0),
      .id_1(id_1)
  );
endmodule
