
---------- Begin Simulation Statistics ----------
final_tick                               2542163017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.73                       # Real time elapsed on the host
host_tick_rate                              648852421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196159                       # Number of instructions simulated
sim_ops                                       4196159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12153172500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.412789                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371755                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2659                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111313                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            941945                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30777                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208432                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177655                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1143722                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70267                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29481                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196159                       # Number of instructions committed
system.cpu.committedOps                       4196159                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.789234                       # CPI: cycles per instruction
system.cpu.discardedOps                        302000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616441                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1475828                       # DTB hits
system.cpu.dtb.data_misses                       8308                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414918                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872133                       # DTB read hits
system.cpu.dtb.read_misses                       7443                       # DTB read misses
system.cpu.dtb.write_accesses                  201523                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603695                       # DTB write hits
system.cpu.dtb.write_misses                       865                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18250                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3660644                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1148826                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682362                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17095665                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172734                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  982269                       # ITB accesses
system.cpu.itb.fetch_acv                          392                       # ITB acv
system.cpu.itb.fetch_hits                      976339                       # ITB hits
system.cpu.itb.fetch_misses                      5930                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11194630500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8879000      0.07%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19534000      0.16%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934429500      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157473000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8200158500     67.45%     67.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3957314500     32.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24292545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541599     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839347     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592551     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196159                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7196880                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22753455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22753455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22753455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22753455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116684.384615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116684.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116684.384615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116684.384615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12992480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12992480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12992480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12992480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66628.102564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66628.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66628.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66628.102564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22403958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22403958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116687.281250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116687.281250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12792983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12792983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66630.119792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66630.119792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.304420                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539651990000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.304420                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206526                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206526                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130940                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34889                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88953                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34544                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41291                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11419456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11419456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18150585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       4480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160242                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002721                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052091                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159806     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160242                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837302528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378061750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474877500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5726464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5726464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5726464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471190876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370092007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841282883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471190876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471190876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183729475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183729475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183729475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471190876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370092007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025012358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123622                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1927                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040905750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841105750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13665.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32415.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.455055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.204299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.528942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35334     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24572     29.54%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10177     12.23%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4807      5.78%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2473      2.97%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1477      1.78%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      1.10%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          622      0.75%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.942708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.347101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.700253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1345     17.96%     17.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5657     75.55%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           307      4.10%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6676     89.16%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              464      6.20%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              194      2.59%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.75%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9558016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7786560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12153167500                       # Total gap between requests
system.mem_ctrls.avgGap                      42887.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5092480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7786560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419024744.362017393112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367437885.046065151691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640701841.432761669159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123622                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587422500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253683250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298539520250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28917.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32068.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414938.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319143720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169598550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568358280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314901720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5307160560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197630400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7835631630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.739604                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    462005750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11285566750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274925700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146107500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497957880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320189580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5245091550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249899040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7693009650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.004234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    595795500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11151777000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145972500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1698384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1698384                       # number of overall hits
system.cpu.icache.overall_hits::total         1698384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89544                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89544                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89544                       # number of overall misses
system.cpu.icache.overall_misses::total         89544                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5516906000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5516906000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5516906000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5516906000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1787928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1787928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1787928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1787928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61611.118556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61611.118556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61611.118556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61611.118556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88953                       # number of writebacks
system.cpu.icache.writebacks::total             88953                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89544                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89544                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89544                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89544                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5427363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5427363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5427363000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5427363000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60611.129724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60611.129724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60611.129724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60611.129724                       # average overall mshr miss latency
system.cpu.icache.replacements                  88953                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1698384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89544                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89544                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5516906000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5516906000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1787928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1787928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61611.118556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61611.118556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5427363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5427363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60611.129724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60611.129724                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.849902                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1752719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.686615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.849902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3665399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3665399                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333064                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106056                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106056                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106056                       # number of overall misses
system.cpu.dcache.overall_misses::total        106056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792097500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792097500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792097500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792097500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439120                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073695                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073695                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073695                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073695                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64042.557705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64042.557705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64042.557705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64042.557705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34713                       # number of writebacks
system.cpu.dcache.writebacks::total             34713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36646                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36646                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4415609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4415609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4415609000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4415609000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048231                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63616.323296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63616.323296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63616.323296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63616.323296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69254                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66627.910962                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66627.910962                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2687810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2687810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66523.364023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66523.364023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3487553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3487553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61771.427053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61771.427053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727799000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727799000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049387                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59566.951665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59566.951665                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62567500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62567500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70617.945824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70617.945824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69617.945824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69617.945824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542163017500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.426686                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.139920                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.426686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993130                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993130                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741895711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   304558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.56                       # Real time elapsed on the host
host_tick_rate                              672540738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406995                       # Number of instructions simulated
sim_ops                                      89406995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197433                       # Number of seconds simulated
sim_ticks                                197433050000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.929123                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6222053                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8772212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3602                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            399244                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9256028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             330733                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1660784                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1330051                       # Number of indirect misses.
system.cpu.branchPred.lookups                10453729                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  476690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        71341                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471700                       # Number of instructions committed
system.cpu.committedOps                      84471700                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.668100                       # CPI: cycles per instruction
system.cpu.discardedOps                       1200302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17052869                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32157693                       # DTB hits
system.cpu.dtb.data_misses                      36714                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3635987                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8735968                       # DTB read hits
system.cpu.dtb.read_misses                      10409                       # DTB read misses
system.cpu.dtb.write_accesses                13416882                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23421725                       # DTB write hits
system.cpu.dtb.write_misses                     26305                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4314                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49229895                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9590393                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24020874                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288615893                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214220                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12107726                       # ITB accesses
system.cpu.itb.fetch_acv                           74                       # ITB acv
system.cpu.itb.fetch_hits                    12106163                       # ITB hits
system.cpu.itb.fetch_misses                      1563                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54488     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63833                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88787                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29535     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32996     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62858                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28242     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28242     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56811                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180812641000     91.58%     91.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               231993000      0.12%     91.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               235100000      0.12%     91.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16156163500      8.18%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197435897500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956221                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855922                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903799                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6507                      
system.cpu.kern.mode_good::user                  6507                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6507                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796256                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886573                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118687857000     60.11%     60.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78748040500     39.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394322353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026413      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677413     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61195      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709065     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428776     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564186      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471700                       # Class of committed instruction
system.cpu.quiesceCycles                       543747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105706460                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          812                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2891052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5781466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20994371554                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20994371554                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20994371554                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20994371554                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118091.863843                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118091.863843                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118091.863843                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118091.863843                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1775                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   50                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12095365354                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12095365354                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12095365354                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12095365354                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68035.579672                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68035.579672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68035.579672                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68035.579672                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44094880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44094880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118534.623656                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118534.623656                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25494880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25494880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68534.623656                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68534.623656                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20950276674                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20950276674                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118090.935437                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118090.935437                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12069870474                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12069870474                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68034.533245                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68034.533245                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1031950                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893892                       # Transaction distribution
system.membus.trans_dist::WritebackClean       425517                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570998                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682565                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682565                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         425518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604920                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1276553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1276553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6861343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6869135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8501256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54466240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54466240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256228992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256237673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322058537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2894333                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016706                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2893525     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     808      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2894333                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7306000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15571270416                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1985880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12087418250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2242735249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27233152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146374016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173607680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27233152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27233152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121209088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121209088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          425518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2712620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137936136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741385579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879324308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137936136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137936136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      613925014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            613925014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      613925014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137936136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741385579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1493249322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2316257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    340042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159881250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7282343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2179543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2712620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2319231                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2712620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2319231                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92497                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           147514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151213                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25770628000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13100615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74897934250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9835.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28585.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       619                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2283140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2712620                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2319231                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2567879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 144260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       644542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    490.156818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.310043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.798626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158450     24.58%     24.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117290     18.20%     42.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60052      9.32%     52.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38772      6.02%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22746      3.53%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18137      2.81%     64.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15323      2.38%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12571      1.95%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201201     31.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       644542                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.278788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.345746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.008141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129708     90.49%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11148      7.78%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1253      0.87%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          640      0.45%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          519      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136231     95.04%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6075      4.24%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           933      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            55      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167687872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5919808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148239936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173607680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148430784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197433050000                       # Total gap between requests
system.mem_ctrls.avgGap                      39236.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21762688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145924672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148239936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110228191.278005376458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739109647.548877954483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2593.284153792893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750836478.492329478264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       425518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2319231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11644705750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63252123000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1105500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4904661322750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27365.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27656.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    138187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114779.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2323984320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1235196600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9336592440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5953263840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15584811840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77694469020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10387855200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122516173260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.545412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25830920500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6592560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165010832250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2278188360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1210859265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9371214300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6137639460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15584811840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78495667860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9712813920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122791195005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.938399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23990613000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6592560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166850235250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1162000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926309554                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5447500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797766.759777                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285655.263106                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       119000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199447093500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25030666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25030666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25030666                       # number of overall hits
system.cpu.icache.overall_hits::total        25030666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       425518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         425518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       425518                       # number of overall misses
system.cpu.icache.overall_misses::total        425518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25217996500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25217996500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25217996500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25217996500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25456184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25456184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25456184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25456184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016716                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016716                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016716                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016716                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59264.229715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59264.229715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59264.229715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59264.229715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       425517                       # number of writebacks
system.cpu.icache.writebacks::total            425517                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       425518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       425518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       425518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       425518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24792478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24792478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24792478500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24792478500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016716                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58264.229715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58264.229715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58264.229715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58264.229715                       # average overall mshr miss latency
system.cpu.icache.replacements                 425517                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25030666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25030666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       425518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        425518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25217996500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25217996500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25456184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25456184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59264.229715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59264.229715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       425518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       425518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24792478500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24792478500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58264.229715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58264.229715                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25280280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            425517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.410740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51337886                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51337886                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27675060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27675060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27675060                       # number of overall hits
system.cpu.dcache.overall_hits::total        27675060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147758                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254853443000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254853443000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254853443000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254853443000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31822818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31822818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31822818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31822818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130339                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61443.662576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61443.662576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61443.662576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61443.662576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716484                       # number of writebacks
system.cpu.dcache.writebacks::total           1716484                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134897884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134897884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134897884500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134897884500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254746500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254746500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071709                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071709                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59114.713484                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59114.713484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59114.713484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59114.713484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65437.066530                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65437.066530                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287110                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7740075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7740075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48823659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48823659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8541318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8541318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60934.896779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60934.896779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201852                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201852                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35809119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35809119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254746500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254746500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59742.504475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59742.504475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168149.504950                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168149.504950                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206029783500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206029783500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.474382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.474382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99088765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99088765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58891.073039                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58891.073039                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103320                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103320                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5186                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5186                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394665500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394665500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76102.101813                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76102.101813                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5174                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5174                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388903000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047684                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047684                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75164.862775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75164.862775                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108411                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108411                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108411                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108411                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199732694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29782337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.021821                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66366580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66366580                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3146787242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 500468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   500468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1482.24                       # Real time elapsed on the host
host_tick_rate                              273161762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   741813612                       # Number of instructions simulated
sim_ops                                     741813612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404892                       # Number of seconds simulated
sim_ticks                                404891531000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.456384                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30424172                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             35190197                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              22437                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12578534                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39349996                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141479                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1139039                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           997560                       # Number of indirect misses.
system.cpu.branchPred.lookups                48609768                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6267580                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        87260                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   652406617                       # Number of instructions committed
system.cpu.committedOps                     652406617                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.241224                       # CPI: cycles per instruction
system.cpu.discardedOps                      15058679                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                118888056                       # DTB accesses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_hits                    121730408                       # DTB hits
system.cpu.dtb.data_misses                      46382                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93309127                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     94311821                       # DTB read hits
system.cpu.dtb.read_misses                      38346                       # DTB read misses
system.cpu.dtb.write_accesses                25578929                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    27418587                       # DTB write hits
system.cpu.dtb.write_misses                      8036                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              184157                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          557498046                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         103590855                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32166768                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       205717992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.805656                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               138635603                       # ITB accesses
system.cpu.itb.fetch_acv                         4310                       # ITB acv
system.cpu.itb.fetch_hits                   138614828                       # ITB hits
system.cpu.itb.fetch_misses                     20775                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1079      2.30%      2.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      2.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17292     36.91%     39.22% # number of callpals executed
system.cpu.kern.callpal::rdps                    1546      3.30%     42.52% # number of callpals executed
system.cpu.kern.callpal::rti                     2919      6.23%     48.75% # number of callpals executed
system.cpu.kern.callpal::callsys                 1276      2.72%     51.48% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     51.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               22727     48.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  46851                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88758                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7983     38.70%     38.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     415      2.01%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12228     59.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20626                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7983     48.73%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      415      2.53%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7983     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16381                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             394830213500     97.58%     97.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               647807500      0.16%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9127822500      2.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404605843500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.652846                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.794192                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2892                      
system.cpu.kern.mode_good::user                  2892                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3998                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2892                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.723362                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.839478                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32433317000      8.02%      8.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         372172526500     91.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1079                       # number of times the context was actually changed
system.cpu.numCycles                        809783062                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24235643      3.71%      3.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               508742693     77.98%     81.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88165      0.01%     81.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 82862      0.01%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 20289      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6763      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               91623867     14.04%     95.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27026973      4.14%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32334      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            31993      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               515035      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                652406617                       # Class of committed instruction
system.cpu.tickCycles                       604065070                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1823983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3647967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1360898                       # Transaction distribution
system.membus.trans_dist::WriteReq                415                       # Transaction distribution
system.membus.trans_dist::WriteResp               415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       739284                       # Transaction distribution
system.membus.trans_dist::WritebackClean       636570                       # Transaction distribution
system.membus.trans_dist::CleanEvict           448129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            463085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           463085                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         636570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        724329                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1909710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1909710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3562239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3563071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5472781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     81480960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     81480960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    123308608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    123311928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204792888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1824399                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004253                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1824366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1824399                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1037500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9525680000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6324813500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3373746249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       40740480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       75994432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          116734912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     40740480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40740480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47314176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47314176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          636570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1187413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1823983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       739284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             739284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         100620726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         187690841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288311568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    100620726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100620726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116856423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116856423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116856423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        100620726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        187690841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            405167991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1362409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    576494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1156867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585351750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4852581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1281438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1823983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1375842                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1823983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1375842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13433                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            177284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             69175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            179102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            84981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            83650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            79998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            111770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            147655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             96356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            105654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            67789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            86282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21624372000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8666805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54124890750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12475.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31225.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1299081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1036299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1823983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1375842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1633048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  83379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  83103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       760416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.556916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.113675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.794892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       271207     35.67%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       214220     28.17%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96489     12.69%     76.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49959      6.57%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38979      5.13%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19708      2.59%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18982      2.50%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9714      1.28%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41158      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       760416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        82054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.124650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.624812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.082530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9227     11.25%     11.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         65469     79.79%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4716      5.75%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1500      1.83%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           598      0.73%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           268      0.33%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          134      0.16%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           69      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           48      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.603956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.576982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58008     70.69%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              957      1.17%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21173     25.80%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1475      1.80%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              384      0.47%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110935104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5799808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                87194944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               116734912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             88053888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       273.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404891421000                       # Total gap between requests
system.mem_ctrls.avgGap                     126535.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     36895616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74039488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     87194944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 91124691.862226173282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 182862525.716794997454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215353835.099109530449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       636570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1187413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1375842                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  18344286750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  35780604000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9682872230750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28817.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30133.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7037779.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2589935040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1376609685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5582766000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2930930820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31961894640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     135026043720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41772205440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       221240385345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.418901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107364672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13520260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 284006599000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2839335240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1509169035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6793431540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4180906800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31961894640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     138877140420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38529176640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       224691054315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.941354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98891357500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13520260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 292479913500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 415                       # Transaction distribution
system.iobus.trans_dist::WriteResp                415                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1037500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              415000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    404891531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139909118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139909118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139909118                       # number of overall hits
system.cpu.icache.overall_hits::total       139909118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       636569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         636569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       636569                       # number of overall misses
system.cpu.icache.overall_misses::total        636569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  39332302000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39332302000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  39332302000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39332302000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    140545687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    140545687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    140545687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    140545687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004529                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61787.963284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61787.963284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61787.963284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61787.963284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       636570                       # number of writebacks
system.cpu.icache.writebacks::total            636570                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       636569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       636569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       636569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       636569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  38695732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  38695732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  38695732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  38695732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60787.961713                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60787.961713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60787.961713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60787.961713                       # average overall mshr miss latency
system.cpu.icache.replacements                 636570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139909118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139909118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       636569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        636569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  39332302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39332302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    140545687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    140545687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61787.963284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61787.963284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       636569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       636569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  38695732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  38695732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60787.961713                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60787.961713                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           140776964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            637082                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.971498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         281727944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        281727944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118486973                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118486973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118486973                       # number of overall hits
system.cpu.dcache.overall_hits::total       118486973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1725096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1725096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1725096                       # number of overall misses
system.cpu.dcache.overall_misses::total       1725096                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107168259500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107168259500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107168259500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107168259500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    120212069                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120212069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    120212069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120212069                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014350                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62123.069962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62123.069962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62123.069962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62123.069962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       739284                       # number of writebacks
system.cpu.dcache.writebacks::total            739284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       542916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       542916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       542916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       542916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1182180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1182180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1182180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1182180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          415                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          415                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72692386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72692386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72692386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72692386000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009834                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61490.116564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61490.116564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61490.116564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61490.116564                       # average overall mshr miss latency
system.cpu.dcache.replacements                1187413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     92425626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92425626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       816289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        816289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  52520886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52520886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93241915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93241915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64341.043429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64341.043429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        97190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       719099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       719099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  45748313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45748313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63618.936336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63618.936336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26061347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26061347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       908807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       908807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54647373500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54647373500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26970154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26970154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60130.889727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60130.889727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       445726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       445726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       463081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       463081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26944072500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26944072500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58184.361915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58184.361915                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        71433                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        71433                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    377162500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    377162500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        76667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        76667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068269                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068269                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72060.087887                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72060.087887                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    371928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    371928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068269                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068269                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71060.087887                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71060.087887                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        76554                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        76554                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        76554                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        76554                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404891531000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120245391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1188437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.179441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          911                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         241917993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        241917993                       # Number of data accesses

---------- End Simulation Statistics   ----------
