Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\ComputerOrganization\CPU\WB_Ext.v" into library work
Parsing module <WB_Ext>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\TranspondMux.v" into library work
Parsing module <MFRSD>.
Parsing module <MFRTD>.
Parsing module <MFRSE>.
Parsing module <MFRTE>.
Parsing module <MFRTM>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\pipline_reg.v" into library work
Parsing module <IF_ID>.
Parsing module <ID_EX>.
Parsing module <EX_MEM>.
Parsing module <MEM_WB>.
Parsing module <ExcReg>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\mux.v" into library work
Parsing module <RegDstmux>.
Parsing module <ALUSrcmux>.
Parsing module <MemtoRegmux>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\MultModule.v" into library work
Parsing module <MultModule>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\InstrCoder.v" into library work
Parsing module <InstrCoder>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\IM.v" into library work
Parsing module <IM>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\DM.v" into library work
Parsing module <DM>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Control.v" into library work
Parsing module <Decode_Controller>.
Parsing module <Execution_Controller>.
Parsing module <Memory_Controller>.
Parsing module <WriteBack_Controller>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\WB.v" into library work
Parsing module <WriteBack>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Memory.v" into library work
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Memory.v" Line 29: Macro <MFC0> is redefined.
Parsing module <Memory>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Hazard.v" into library work
Parsing module <Hazard>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Fetch.v" into library work
Parsing module <Fetch>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Execution.v" into library work
Parsing module <Execution>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Exception_Detector.v" into library work
Parsing module <Exception>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Decode.v" into library work
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Decode.v" Line 57: Macro <BLTZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Decode.v" Line 58: Macro <BGEZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Decode.v" Line 72: Macro <MFC0> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Decode.v" Line 73: Macro <MTC0> is redefined.
Parsing module <Decode>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Coprocessor0.v" into library work
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 21: Macro <BEQ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 22: Macro <BNE> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 23: Macro <BLEZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 24: Macro <BGTZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 25: Macro <BLTZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 26: Macro <BGEZ> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 27: Macro <J> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 28: Macro <JAL> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 30: Macro <JALR> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 31: Macro <JR> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 32: Macro <MULT> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 33: Macro <MULTU> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 34: Macro <DIV> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 35: Macro <DIVU> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 36: Macro <MFHI> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 37: Macro <MFLO> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 38: Macro <MTHI> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 39: Macro <MTLO> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 40: Macro <MTC0> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 41: Macro <ERET> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 43: Macro <Int> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 44: Macro <AdEL> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 45: Macro <AdES> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 46: Macro <RI> is redefined.
WARNING:HDLCompiler:572 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 47: Macro <Ov> is redefined.
Parsing module <Coprocessor0>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Timer_Counter.v" into library work
Parsing module <Timer_Counter>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\cpu.v" into library work
Parsing module <cpu>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\Bridge.v" into library work
Parsing module <Bridge>.
Analyzing Verilog file "G:\ComputerOrganization\CPU\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <cpu>.

Elaborating module <Fetch>.

Elaborating module <IM>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "G:\ComputerOrganization\CPU\IM.v" Line 35: Signal <rom> in initial block is partially initialized.
Reading initialization file \"code_handler.txt\".
WARNING:HDLCompiler:1670 - "G:\ComputerOrganization\CPU\IM.v" Line 36: Signal <rom> in initial block is partially initialized.

Elaborating module <IF_ID>.

Elaborating module <Decode>.

Elaborating module <Decode_Controller>.

Elaborating module <GRF>.
"G:\ComputerOrganization\CPU\GRF.v" Line 58. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <EXT>.

Elaborating module <MFRSD>.

Elaborating module <MFRTD>.

Elaborating module <ID_EX>.

Elaborating module <Execution>.

Elaborating module <Execution_Controller>.

Elaborating module <ALU>.

Elaborating module <MultModule>.
ERROR:HDLCompiler:1401 - "G:\ComputerOrganization\CPU\MultModule.v" Line 68: Signal Busy in unit MultModule is connected to following multiple drivers:
Driver 0: output signal Busy of instance Flip-Flop (Busy).
Driver 1: output signal Busy of instance Flip-Flop (_i000089).
Driver 0: output signal HI[31] of instance Flip-flop (HI).
Driver 1: output signal HI[31] of instance Flip-flop (_i000092).
Driver 0: output signal HI[30] of instance Flip-flop (HI).
Driver 1: output signal HI[30] of instance Flip-flop (_i000092).
Driver 0: output signal HI[29] of instance Flip-flop (HI).
Driver 1: output signal HI[29] of instance Flip-flop (_i000092).
Driver 0: output signal HI[28] of instance Flip-flop (HI).
Driver 1: output signal HI[28] of instance Flip-flop (_i000092).
Driver 0: output signal HI[27] of instance Flip-flop (HI).
Driver 1: output signal HI[27] of instance Flip-flop (_i000092).
Driver 0: output signal HI[26] of instance Flip-flop (HI).
Driver 1: output signal HI[26] of instance Flip-flop (_i000092).
Driver 0: output signal HI[25] of instance Flip-flop (HI).
Driver 1: output signal HI[25] of instance Flip-flop (_i000092).
Driver 0: output signal HI[24] of instance Flip-flop (HI).
Driver 1: output signal HI[24] of instance Flip-flop (_i000092).
Driver 0: output signal HI[23] of instance Flip-flop (HI).
Driver 1: output signal HI[23] of instance Flip-flop (_i000092).
Driver 0: output signal HI[22] of instance Flip-flop (HI).
Driver 1: output signal HI[22] of instance Flip-flop (_i000092).
Driver 0: output signal HI[21] of instance Flip-flop (HI).
Driver 1: output signal HI[21] of instance Flip-flop (_i000092).
Driver 0: output signal HI[20] of instance Flip-flop (HI).
Driver 1: output signal HI[20] of instance Flip-flop (_i000092).
Driver 0: output signal HI[19] of instance Flip-flop (HI).
Driver 1: output signal HI[19] of instance Flip-flop (_i000092).
Driver 0: output signal HI[18] of instance Flip-flop (HI).
Driver 1: output signal HI[18] of instance Flip-flop (_i000092).
Driver 0: output signal HI[17] of instance Flip-flop (HI).
Driver 1: output signal HI[17] of instance Flip-flop (_i000092).
Driver 0: output signal HI[16] of instance Flip-flop (HI).
Driver 1: output signal HI[16] of instance Flip-flop (_i000092).
Driver 0: output signal HI[15] of instance Flip-flop (HI).
Driver 1: output signal HI[15] of instance Flip-flop (_i000092).
Driver 0: output signal HI[14] of instance Flip-flop (HI).
Driver 1: output signal HI[14] of instance Flip-flop (_i000092).
Driver 0: output signal HI[13] of instance Flip-flop (HI).
Driver 1: output signal HI[13] of instance Flip-flop (_i000092).
Driver 0: output signal HI[12] of instance Flip-flop (HI).
Driver 1: output signal HI[12] of instance Flip-flop (_i000092).
Driver 0: output signal HI[11] of instance Flip-flop (HI).
Driver 1: output signal HI[11] of instance Flip-flop (_i000092).
Driver 0: output signal HI[10] of instance Flip-flop (HI).
Driver 1: output signal HI[10] of instance Flip-flop (_i000092).
Driver 0: output signal HI[9] of instance Flip-flop (HI).
Driver 1: output signal HI[9] of instance Flip-flop (_i000092).
Driver 0: output signal HI[8] of instance Flip-flop (HI).
Driver 1: output signal HI[8] of instance Flip-flop (_i000092).
Driver 0: output signal HI[7] of instance Flip-flop (HI).
Driver 1: output signal HI[7] of instance Flip-flop (_i000092).
Driver 0: output signal HI[6] of instance Flip-flop (HI).
Driver 1: output signal HI[6] of instance Flip-flop (_i000092).
Driver 0: output signal HI[5] of instance Flip-flop (HI).
Driver 1: output signal HI[5] of instance Flip-flop (_i000092).
Driver 0: output signal HI[4] of instance Flip-flop (HI).
Driver 1: output signal HI[4] of instance Flip-flop (_i000092).
Driver 0: output signal HI[3] of instance Flip-flop (HI).
Driver 1: output signal HI[3] of instance Flip-flop (_i000092).
Driver 0: output signal HI[2] of instance Flip-flop (HI).
Driver 1: output signal HI[2] of instance Flip-flop (_i000092).
Driver 0: output signal HI[1] of instance Flip-flop (HI).
Driver 1: output signal HI[1] of instance Flip-flop (_i000092).
Driver 0: output signal HI[0] of instance Flip-flop (HI).
Driver 1: output signal HI[0] of instance Flip-flop (_i000092).
Driver 0: output signal LO[31] of instance Flip-flop (LO).
Driver 1: output signal LO[31] of instance Flip-flop (_i000094).
Driver 0: output signal LO[30] of instance Flip-flop (LO).
Driver 1: output signal LO[30] of instance Flip-flop (_i000094).
Driver 0: output signal LO[29] of instance Flip-flop (LO).
Driver 1: output signal LO[29] of instance Flip-flop (_i000094).
Driver 0: output signal LO[28] of instance Flip-flop (LO).
Driver 1: output signal LO[28] of instance Flip-flop (_i000094).
Driver 0: output signal LO[27] of instance Flip-flop (LO).
Driver 1: output signal LO[27] of instance Flip-flop (_i000094).
Driver 0: output signal LO[26] of instance Flip-flop (LO).
Driver 1: output signal LO[26] of instance Flip-flop (_i000094).
Driver 0: output signal LO[25] of instance Flip-flop (LO).
Driver 1: output signal LO[25] of instance Flip-flop (_i000094).
Driver 0: output signal LO[24] of instance Flip-flop (LO).
Driver 1: output signal LO[24] of instance Flip-flop (_i000094).
Driver 0: output signal LO[23] of instance Flip-flop (LO).
Driver 1: output signal LO[23] of instance Flip-flop (_i000094).
Driver 0: output signal LO[22] of instance Flip-flop (LO).
Driver 1: output signal LO[22] of instance Flip-flop (_i000094).
Driver 0: output signal LO[21] of instance Flip-flop (LO).
Driver 1: output signal LO[21] of instance Flip-flop (_i000094).
Driver 0: output signal LO[20] of instance Flip-flop (LO).
Driver 1: output signal LO[20] of instance Flip-flop (_i000094).
Driver 0: output signal LO[19] of instance Flip-flop (LO).
Driver 1: output signal LO[19] of instance Flip-flop (_i000094).
Driver 0: output signal LO[18] of instance Flip-flop (LO).
Driver 1: output signal LO[18] of instance Flip-flop (_i000094).
Driver 0: output signal LO[17] of instance Flip-flop (LO).
Driver 1: output signal LO[17] of instance Flip-flop (_i000094).
Driver 0: output signal LO[16] of instance Flip-flop (LO).
Driver 1: output signal LO[16] of instance Flip-flop (_i000094).
Driver 0: output signal LO[15] of instance Flip-flop (LO).
Driver 1: output signal LO[15] of instance Flip-flop (_i000094).
Driver 0: output signal LO[14] of instance Flip-flop (LO).
Driver 1: output signal LO[14] of instance Flip-flop (_i000094).
Driver 0: output signal LO[13] of instance Flip-flop (LO).
Driver 1: output signal LO[13] of instance Flip-flop (_i000094).
Driver 0: output signal LO[12] of instance Flip-flop (LO).
Driver 1: output signal LO[12] of instance Flip-flop (_i000094).
Driver 0: output signal LO[11] of instance Flip-flop (LO).
Driver 1: output signal LO[11] of instance Flip-flop (_i000094).
Driver 0: output signal LO[10] of instance Flip-flop (LO).
Driver 1: output signal LO[10] of instance Flip-flop (_i000094).
Driver 0: output signal LO[9] of instance Flip-flop (LO).
Driver 1: output signal LO[9] of instance Flip-flop (_i000094).
Driver 0: output signal LO[8] of instance Flip-flop (LO).
Driver 1: output signal LO[8] of instance Flip-flop (_i000094).
Driver 0: output signal LO[7] of instance Flip-flop (LO).
Driver 1: output signal LO[7] of instance Flip-flop (_i000094).
Driver 0: output signal LO[6] of instance Flip-flop (LO).
Driver 1: output signal LO[6] of instance Flip-flop (_i000094).
Driver 0: output signal LO[5] of instance Flip-flop (LO).
Driver 1: output signal LO[5] of instance Flip-flop (_i000094).
Driver 0: output signal LO[4] of instance Flip-flop (LO).
Driver 1: output signal LO[4] of instance Flip-flop (_i000094).
Driver 0: output signal LO[3] of instance Flip-flop (LO).
Driver 1: output signal LO[3] of instance Flip-flop (_i000094).
Driver 0: output signal LO[2] of instance Flip-flop (LO).
Driver 1: output signal LO[2] of instance Flip-flop (_i000094).
Driver 0: output signal LO[1] of instance Flip-flop (LO).
Driver 1: output signal LO[1] of instance Flip-flop (_i000094).
Driver 0: output signal LO[0] of instance Flip-flop (LO).
Driver 1: output signal LO[0] of instance Flip-flop (_i000094).
Driver 0: output signal _time of instance Flip-Flop (_time).
Driver 1: output signal _time of instance Flip-Flop (_i000090).
Module MultModule remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "G:\ComputerOrganization\CPU\MultModule.v" Line 29: Empty module <MultModule> remains a black box.

Elaborating module <ALUSrcmux>.

Elaborating module <RegDstmux>.

Elaborating module <MFRSE>.

Elaborating module <MFRTE>.

Elaborating module <EX_MEM>.

Elaborating module <Memory>.

Elaborating module <Memory_Controller>.

Elaborating module <DM>.
"G:\ComputerOrganization\CPU\DM.v" Line 72. $display  32'b................................ 32'b000000000000000000............00 32'b................................

Elaborating module <MFRTM>.

Elaborating module <MEM_WB>.
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\cpu.v" Line 168: Assignment to MemRead ignored, since the identifier is never used

Elaborating module <WriteBack>.

Elaborating module <WriteBack_Controller>.

Elaborating module <WB_Ext>.

Elaborating module <MemtoRegmux>.
WARNING:HDLCompiler:1016 - "G:\ComputerOrganization\CPU\Hazard.v" Line 54: Port eret is not connected to this instance
WARNING:HDLCompiler:1016 - "G:\ComputerOrganization\CPU\Hazard.v" Line 55: Port eret is not connected to this instance

Elaborating module <Hazard>.

Elaborating module <InstrCoder>.
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Hazard.v" Line 52: Assignment to link_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Hazard.v" Line 53: Assignment to cal_r_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Hazard.v" Line 54: Assignment to cal_r_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Hazard.v" Line 55: Assignment to cal_r_W ignored, since the identifier is never used

Elaborating module <Exception>.

Elaborating module <ExcReg>.

Elaborating module <Coprocessor0>.
WARNING:HDLCompiler:872 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 95: Using initial value of PrID since it is never assigned
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 152: Assignment to branch ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\ComputerOrganization\CPU\Coprocessor0.v" Line 153: Assignment to jump ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\ComputerOrganization\CPU\cpu.v" Line 227: Net <EXLSet> does not have a driver.
WARNING:HDLCompiler:634 - "G:\ComputerOrganization\CPU\cpu.v" Line 228: Net <EXLClr> does not have a driver.

Elaborating module <Bridge>.

Elaborating module <Timer_Counter>.
--> 

Total memory usage is 1039684 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    0 (   0 filtered)

