From 3dc56660d70b3909c489c58cd25f650dce99de9f Mon Sep 17 00:00:00 2001
From: FrancescoFerraro <francesco.f@variscite.com>
Date: Sat, 13 Feb 2021 11:50:51 +0100
Subject: [PATCH 2/2] MIMX8QX6_cm4: changes to build disable_cache_m4 firmware

Signed-off-by: FrancescoFerraro <francesco.f@variscite.com>
---
 devices/MIMX8QX6/system_MIMX8QX6_cm4.c | 13 +++++++------
 1 file changed, 7 insertions(+), 6 deletions(-)

diff --git a/devices/MIMX8QX6/system_MIMX8QX6_cm4.c b/devices/MIMX8QX6/system_MIMX8QX6_cm4.c
index da2ff658..6556677a 100644
--- a/devices/MIMX8QX6/system_MIMX8QX6_cm4.c
+++ b/devices/MIMX8QX6/system_MIMX8QX6_cm4.c
@@ -102,25 +102,26 @@ void SystemInit (void) {
 #endif /* (DISABLE_WDOG) */
 
   /* Initialize Cache */
-  /* Enable Code Bus Cache */
+  /* Disable Code Bus Cache */
   /* set command to invalidate all ways, and write GO bit to initiate command */
   LMEM->PCCCR |= LMEM_PCCCR_INVW1_MASK | LMEM_PCCCR_INVW0_MASK;
   LMEM->PCCCR |= LMEM_PCCCR_GO_MASK;
   /* Wait until the command completes */
   while ((LMEM->PCCCR & LMEM_PCCCR_GO_MASK) != 0) {
   }
-  /* Enable cache, enable write buffer */
-  LMEM->PCCCR |= (LMEM_PCCCR_ENWRBUF_MASK | LMEM_PCCCR_ENCACHE_MASK);
+  /* Disable cache, enable write buffer */
+  LMEM->PCCCR &= ~LMEM_PCCCR_ENCACHE_MASK;
 
-  /* Enable System Bus Cache */
+  /* Disable System Bus Cache */
   /* set command to invalidate all ways, and write GO bit to initiate command */
   LMEM->PSCCR |= LMEM_PSCCR_INVW1_MASK | LMEM_PSCCR_INVW0_MASK;
   LMEM->PSCCR |= LMEM_PSCCR_GO_MASK;
   /* Wait until the command completes */
   while ((LMEM->PSCCR & LMEM_PSCCR_GO_MASK) != 0) {
   }
-  /* Enable cache, enable write buffer */
-  LMEM->PSCCR |= (LMEM_PSCCR_ENWRBUF_MASK | LMEM_PSCCR_ENCACHE_MASK);
+  /* Disable cache, enable write buffer */
+  LMEM->PSCCR &= ~LMEM_PSCCR_ENCACHE_MASK;
+  do{}while(1);
 /* i.MX8QX systemInit */
 }
 
-- 
2.25.1

