// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _emtfptnn_HH_
#define _emtfptnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.h"
#include "tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.h"
#include "dense_latency_ap_fixed_ap_fixed_config11_0_0_0.h"
#include "normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.h"

namespace ap_rtl {

struct emtfptnn : public sc_module {
    // Port declarations 43
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<13> > input1_0_V;
    sc_in< sc_lv<13> > input1_1_V;
    sc_in< sc_lv<13> > input1_2_V;
    sc_in< sc_lv<13> > input1_3_V;
    sc_in< sc_lv<13> > input1_4_V;
    sc_in< sc_lv<13> > input1_5_V;
    sc_in< sc_lv<13> > input1_6_V;
    sc_in< sc_lv<13> > input1_7_V;
    sc_in< sc_lv<13> > input1_8_V;
    sc_in< sc_lv<13> > input1_9_V;
    sc_in< sc_lv<13> > input1_10_V;
    sc_in< sc_lv<13> > input1_11_V;
    sc_in< sc_lv<13> > input1_12_V;
    sc_in< sc_lv<13> > input1_13_V;
    sc_in< sc_lv<13> > input1_14_V;
    sc_in< sc_lv<13> > input1_15_V;
    sc_in< sc_lv<13> > input1_16_V;
    sc_in< sc_lv<13> > input1_17_V;
    sc_in< sc_lv<13> > input1_18_V;
    sc_in< sc_lv<13> > input1_19_V;
    sc_in< sc_lv<13> > input1_20_V;
    sc_in< sc_lv<13> > input1_21_V;
    sc_in< sc_lv<13> > input1_22_V;
    sc_in< sc_lv<13> > input1_23_V;
    sc_in< sc_lv<13> > input1_24_V;
    sc_in< sc_lv<13> > input1_25_V;
    sc_in< sc_lv<13> > input1_26_V;
    sc_in< sc_lv<13> > input1_27_V;
    sc_in< sc_lv<13> > input1_28_V;
    sc_out< sc_lv<8> > layer12_out_0_V;
    sc_out< sc_logic > layer12_out_0_V_ap_vld;
    sc_out< sc_lv<8> > layer12_out_1_V;
    sc_out< sc_logic > layer12_out_1_V_ap_vld;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_out_1_ap_vld;


    // Module declarations
    emtfptnn(sc_module_name name);
    SC_HAS_PROCESS(emtfptnn);

    ~emtfptnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357;
    tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s* grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381;
    tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s* grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407;
    dense_latency_ap_fixed_ap_fixed_config11_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429;
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449;
    relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s* call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_511;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<24> > layer2_out_0_V_reg_957;
    sc_signal< sc_lv<24> > layer2_out_1_V_reg_962;
    sc_signal< sc_lv<24> > layer2_out_2_V_reg_967;
    sc_signal< sc_lv<24> > layer2_out_3_V_reg_972;
    sc_signal< sc_lv<24> > layer2_out_4_V_reg_977;
    sc_signal< sc_lv<24> > layer2_out_5_V_reg_982;
    sc_signal< sc_lv<24> > layer2_out_6_V_reg_987;
    sc_signal< sc_lv<24> > layer2_out_7_V_reg_992;
    sc_signal< sc_lv<24> > layer2_out_8_V_reg_997;
    sc_signal< sc_lv<24> > layer2_out_9_V_reg_1002;
    sc_signal< sc_lv<24> > layer2_out_10_V_reg_1007;
    sc_signal< sc_lv<24> > layer2_out_11_V_reg_1012;
    sc_signal< sc_lv<24> > layer2_out_12_V_reg_1017;
    sc_signal< sc_lv<24> > layer2_out_13_V_reg_1022;
    sc_signal< sc_lv<24> > layer2_out_14_V_reg_1027;
    sc_signal< sc_lv<24> > layer2_out_15_V_reg_1032;
    sc_signal< sc_lv<24> > layer2_out_16_V_reg_1037;
    sc_signal< sc_lv<24> > layer2_out_17_V_reg_1042;
    sc_signal< sc_lv<24> > layer2_out_18_V_reg_1047;
    sc_signal< sc_lv<24> > layer2_out_19_V_reg_1052;
    sc_signal< sc_lv<24> > layer2_out_20_V_reg_1057;
    sc_signal< sc_lv<24> > layer2_out_21_V_reg_1062;
    sc_signal< sc_lv<24> > layer2_out_22_V_reg_1067;
    sc_signal< sc_lv<24> > layer2_out_23_V_reg_1072;
    sc_signal< sc_lv<24> > layer2_out_24_V_reg_1077;
    sc_signal< sc_lv<24> > layer2_out_25_V_reg_1082;
    sc_signal< sc_lv<24> > layer2_out_26_V_reg_1087;
    sc_signal< sc_lv<24> > layer2_out_27_V_reg_1092;
    sc_signal< sc_lv<24> > layer2_out_28_V_reg_1097;
    sc_signal< sc_lv<24> > layer3_out_0_V_reg_1102;
    sc_signal< sc_lv<24> > layer3_out_1_V_reg_1107;
    sc_signal< sc_lv<24> > layer3_out_2_V_reg_1112;
    sc_signal< sc_lv<24> > layer3_out_3_V_reg_1117;
    sc_signal< sc_lv<24> > layer3_out_4_V_reg_1122;
    sc_signal< sc_lv<24> > layer3_out_5_V_reg_1127;
    sc_signal< sc_lv<24> > layer3_out_6_V_reg_1132;
    sc_signal< sc_lv<24> > layer3_out_7_V_reg_1137;
    sc_signal< sc_lv<24> > layer3_out_8_V_reg_1142;
    sc_signal< sc_lv<24> > layer3_out_9_V_reg_1147;
    sc_signal< sc_lv<24> > layer3_out_10_V_reg_1152;
    sc_signal< sc_lv<24> > layer3_out_11_V_reg_1157;
    sc_signal< sc_lv<24> > layer3_out_12_V_reg_1162;
    sc_signal< sc_lv<24> > layer3_out_13_V_reg_1167;
    sc_signal< sc_lv<24> > layer3_out_14_V_reg_1172;
    sc_signal< sc_lv<24> > layer3_out_15_V_reg_1177;
    sc_signal< sc_lv<24> > layer3_out_16_V_reg_1182;
    sc_signal< sc_lv<24> > layer3_out_17_V_reg_1187;
    sc_signal< sc_lv<24> > layer3_out_18_V_reg_1192;
    sc_signal< sc_lv<24> > layer3_out_19_V_reg_1197;
    sc_signal< sc_lv<24> > layer6_out_0_V_reg_1202;
    sc_signal< sc_lv<24> > layer6_out_1_V_reg_1207;
    sc_signal< sc_lv<24> > layer6_out_2_V_reg_1212;
    sc_signal< sc_lv<24> > layer6_out_3_V_reg_1217;
    sc_signal< sc_lv<24> > layer6_out_4_V_reg_1222;
    sc_signal< sc_lv<24> > layer6_out_5_V_reg_1227;
    sc_signal< sc_lv<24> > layer6_out_6_V_reg_1232;
    sc_signal< sc_lv<24> > layer6_out_7_V_reg_1237;
    sc_signal< sc_lv<24> > layer6_out_8_V_reg_1242;
    sc_signal< sc_lv<24> > layer6_out_9_V_reg_1247;
    sc_signal< sc_lv<24> > layer6_out_10_V_reg_1252;
    sc_signal< sc_lv<24> > layer6_out_11_V_reg_1257;
    sc_signal< sc_lv<24> > layer6_out_12_V_reg_1262;
    sc_signal< sc_lv<24> > layer6_out_13_V_reg_1267;
    sc_signal< sc_lv<24> > layer6_out_14_V_reg_1272;
    sc_signal< sc_lv<24> > layer6_out_15_V_reg_1277;
    sc_signal< sc_lv<24> > layer6_out_16_V_reg_1282;
    sc_signal< sc_lv<24> > layer6_out_17_V_reg_1287;
    sc_signal< sc_lv<24> > layer6_out_18_V_reg_1292;
    sc_signal< sc_lv<24> > layer6_out_19_V_reg_1297;
    sc_signal< sc_lv<24> > layer7_out_0_V_reg_1302;
    sc_signal< sc_lv<24> > layer7_out_1_V_reg_1307;
    sc_signal< sc_lv<24> > layer7_out_2_V_reg_1312;
    sc_signal< sc_lv<24> > layer7_out_3_V_reg_1317;
    sc_signal< sc_lv<24> > layer7_out_4_V_reg_1322;
    sc_signal< sc_lv<24> > layer7_out_5_V_reg_1327;
    sc_signal< sc_lv<24> > layer7_out_6_V_reg_1332;
    sc_signal< sc_lv<24> > layer7_out_7_V_reg_1337;
    sc_signal< sc_lv<24> > layer7_out_8_V_reg_1342;
    sc_signal< sc_lv<24> > layer7_out_9_V_reg_1347;
    sc_signal< sc_lv<24> > layer7_out_10_V_reg_1352;
    sc_signal< sc_lv<24> > layer7_out_11_V_reg_1357;
    sc_signal< sc_lv<24> > layer7_out_12_V_reg_1362;
    sc_signal< sc_lv<24> > layer7_out_13_V_reg_1367;
    sc_signal< sc_lv<24> > layer7_out_14_V_reg_1372;
    sc_signal< sc_lv<24> > layer7_out_15_V_reg_1377;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_0;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_1;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_2;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_3;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_4;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_5;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_6;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_7;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_8;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_9;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_10;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_11;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_12;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_13;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_14;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_15;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_16;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_17;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_18;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_return_19;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call99;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call99;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call99;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call99;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call99;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call99;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call99;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call99;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call99;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call99;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call99;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call99;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call99;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call99;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp74;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_0;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_1;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_2;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_3;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_4;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_5;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_6;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_7;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_8;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_9;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_10;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_11;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_12;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_13;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_14;
    sc_signal< sc_lv<24> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_return_15;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call141;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call141;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call141;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call141;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call141;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call141;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call141;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call141;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call141;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call141;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call141;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call141;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call141;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call141;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp121;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_ready;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_0;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_1;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_2;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_3;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_4;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_5;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_6;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_7;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_8;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_9;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_10;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_11;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_12;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_13;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_14;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_15;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_16;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_17;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_18;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_return_19;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_start;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_done;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_idle;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_ready;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_0;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_1;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_2;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_3;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_4;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_5;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_6;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_7;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_8;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_9;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_10;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_11;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_12;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_13;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_14;
    sc_signal< sc_lv<24> > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_return_15;
    sc_signal< sc_lv<24> > grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429_ap_return_0;
    sc_signal< sc_lv<24> > grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429_ap_return_1;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call175;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call175;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call175;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call175;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call175;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call175;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call175;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call175;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call175;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call175;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call175;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call175;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call175;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call175;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp158;
    sc_signal< sc_logic > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_ready;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_0;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_1;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_2;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_3;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_4;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_5;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_6;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_7;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_8;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_9;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_10;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_11;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_12;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_13;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_14;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_15;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_16;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_17;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_18;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_19;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_20;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_21;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_22;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_23;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_24;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_25;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_26;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_27;
    sc_signal< sc_lv<24> > call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449_ap_return_28;
    sc_signal< sc_logic > call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_511_ap_ready;
    sc_signal< sc_lv<8> > call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_511_ap_return_0;
    sc_signal< sc_lv<8> > call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_511_ap_return_1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_start_reg;
    sc_signal< sc_logic > grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to12;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_1D;
    static const sc_lv<16> ap_const_lv16_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp121();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp158();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp74();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call141();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call175();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call99();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call141();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call175();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call99();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call141();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call175();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call99();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call141();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call175();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call99();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call141();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call175();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call99();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call141();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call175();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call99();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call141();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call175();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call99();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call141();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call175();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call99();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call141();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call175();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call99();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call141();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call175();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call99();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call141();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call175();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call99();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call141();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call175();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call99();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call141();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call175();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call99();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call141();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call175();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call99();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to12();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429_ap_ce();
    void thread_grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407_ap_start();
    void thread_grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381_ap_start();
    void thread_layer12_out_0_V();
    void thread_layer12_out_0_V_ap_vld();
    void thread_layer12_out_1_V();
    void thread_layer12_out_1_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
