{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554903003839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554903003839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:30:03 2019 " "Processing started: Wed Apr 10 21:30:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554903003839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554903003839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cv4 -c cv4 " "Command: quartus_sta cv4 -c cv4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554903003840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554903003928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554903004076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554903004077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554903004126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554903004126 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004353 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554903004353 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1554903004353 ""}
{ "Info" "ISTA_SDC_FOUND" "cv4.sdc " "Reading SDC File: 'cv4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1554903004358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cv4.sdc 48 inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at cv4.sdc(48): inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1554903004359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cv4.sdc 48 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at cv4.sdc(48): inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1554903004359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cv4.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at cv4.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{ext_clk_25m\} \[get_pins \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{ext_clk_25m\} \[get_pins \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004360 ""}  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cv4.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at cv4.sdc(48): Argument -source is an empty collection" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cv4.sdc 61 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at cv4.sdc(61): inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 61 Argument -rise_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(61): Argument -rise_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 61 Argument -rise_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(61): Argument -rise_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 62 Argument -rise_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(62): Argument -rise_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 62 Argument -fall_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(62): Argument -fall_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 63 Argument -fall_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(63): Argument -fall_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 63 Argument -rise_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(63): Argument -rise_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 64 Argument -fall_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(64): Argument -fall_from with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  0.020  " {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cv4.sdc 64 Argument -fall_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at cv4.sdc(64): Argument -fall_to with value \[get_clocks \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] contains zero elements" {  } { { "F:/CY4/bishe/xie/uart/cv4.sdc" "" { Text "F:/CY4/bishe/xie/uart/cv4.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1554903004362 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LED_run:inst6\|cnt\[3\] " "Node: LED_run:inst6\|cnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554903004366 "|cv4|LED_run:inst6|cnt[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004446 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004446 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004447 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004447 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ext_clk_25m (Rise) ext_clk_25m (Rise) setup and hold " "From ext_clk_25m (Rise) to ext_clk_25m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004447 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554903004447 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554903004449 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1554903004457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.890 " "Worst-case setup slack is 33.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.890               0.000 ext_clk_25m  " "   33.890               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.518               0.000 altera_reserved_tck  " "   42.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ext_clk_25m  " "    0.454               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.253 " "Worst-case recovery slack is 48.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.253               0.000 altera_reserved_tck  " "   48.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.669 " "Worst-case removal slack is 1.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 altera_reserved_tck  " "    1.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.784 " "Worst-case minimum pulse width slack is 19.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.784               0.000 ext_clk_25m  " "   19.784               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004493 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554903004578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554903004602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554903004865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LED_run:inst6\|cnt\[3\] " "Node: LED_run:inst6\|cnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554903004951 "|cv4|LED_run:inst6|cnt[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004953 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004953 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ext_clk_25m (Rise) ext_clk_25m (Rise) setup and hold " "From ext_clk_25m (Rise) to ext_clk_25m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903004953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554903004953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 34.200 " "Worst-case setup slack is 34.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.200               0.000 ext_clk_25m  " "   34.200               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.007               0.000 altera_reserved_tck  " "   43.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ext_clk_25m  " "    0.401               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.522 " "Worst-case recovery slack is 48.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.522               0.000 altera_reserved_tck  " "   48.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.496 " "Worst-case removal slack is 1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 altera_reserved_tck  " "    1.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.773 " "Worst-case minimum pulse width slack is 19.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.773               0.000 ext_clk_25m  " "   19.773               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304               0.000 altera_reserved_tck  " "   49.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903004989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903004989 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1554903005081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LED_run:inst6\|cnt\[3\] " "Node: LED_run:inst6\|cnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1554903005282 "|cv4|LED_run:inst6|cnt[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005284 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005284 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903005284 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903005284 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ext_clk_25m (Rise) ext_clk_25m (Rise) setup and hold " "From ext_clk_25m (Rise) to ext_clk_25m (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1554903005284 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1554903005284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.384 " "Worst-case setup slack is 37.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.384               0.000 ext_clk_25m  " "   37.384               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.907               0.000 altera_reserved_tck  " "   46.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903005293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ext_clk_25m  " "    0.187               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903005303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.418 " "Worst-case recovery slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418               0.000 altera_reserved_tck  " "   49.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903005309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.698 " "Worst-case removal slack is 0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 altera_reserved_tck  " "    0.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903005316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.393 " "Worst-case minimum pulse width slack is 19.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.393               0.000 ext_clk_25m  " "   19.393               0.000 ext_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554903005322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554903005322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554903005713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554903005713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554903005805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:30:05 2019 " "Processing ended: Wed Apr 10 21:30:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554903005805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554903005805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554903005805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554903005805 ""}
