# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
# do test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:40 on Dec 01,2017
# vcom -reportprogress 300 -93 -work work C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package basic
# -- Compiling entity mux_2to1
# -- Compiling architecture behave of mux_2to1
# -- Compiling entity mux_2to1_nbits
# -- Compiling architecture behave of mux_2to1_nbits
# -- Compiling entity mux_4to1
# -- Compiling architecture behave of mux_4to1
# -- Compiling entity mux_4to1_nbits
# -- Compiling architecture behave of mux_4to1_nbits
# -- Compiling entity sign_extend
# -- Compiling architecture extend of sign_extend
# -- Compiling entity nor_box
# -- Compiling architecture norer of nor_box
# -- Compiling entity unsigned_comparator
# -- Compiling architecture behave of unsigned_comparator
# -- Compiling entity left7_shifter
# -- Compiling architecture shift of left7_shifter
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# -- Compiling entity dregister
# -- Compiling architecture behave of dregister
# -- Compiling entity dflipflop
# -- Compiling architecture behave of dflipflop
# -- Compiling entity PriorityEncoder
# -- Compiling architecture behave of PriorityEncoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter
# -- Compiling architecture behave of counter
# End time: 19:07:40 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Github/Microprocessor-EE337/Project-2/VHDL Files/comp2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:40 on Dec 01,2017
# vcom -reportprogress 300 -93 -work work C:/Github/Microprocessor-EE337/Project-2/VHDL Files/comp2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package basic
# -- Compiling entity comp2
# -- Compiling architecture behave of comp2
# End time: 19:07:40 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.comp2
# vsim work.comp2 
# Start time: 19:09:27 on Dec 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.basic
# Loading work.comp2(behave)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 1 bookmark
add wave -position insertpoint  \
sim:/comp2/d1_in \
sim:/comp2/d2_in \
sim:/comp2/comp2
force -freeze sim:/comp2/d1_in x\"1234\" 0
force -freeze sim:/comp2/d2_in x\"1235\" 0
run
noforce sim:/comp2/d2_in
force -freeze sim:/comp2/d2_in x\"1234\" 0
run
# End time: 19:10:50 on Dec 01,2017, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
