// Seed: 2345704492
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3
    , id_25,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 sample,
    input wand id_8,
    input supply1 id_9,
    output uwire sample,
    output wor id_11,
    input wire id_12,
    input uwire id_13,
    input supply0 id_14,
    output wire id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output wand module_0,
    input tri0 id_20,
    output tri0 id_21,
    output supply0 id_22,
    output wor id_23
);
  tri0 id_26 = 1, id_27 = -1 != 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    inout uwire id_5,
    input wor id_6,
    output uwire id_7,
    input uwire id_8
);
  parameter id_10 = 1'b0;
  id_11 :
  assert property (@(posedge id_3) id_5)
  else $signed(35);
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_8,
      id_6,
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_7,
      id_5,
      id_2,
      id_3,
      id_5,
      id_0,
      id_6,
      id_0,
      id_5,
      id_2,
      id_7,
      id_5,
      id_7
  );
  assign modCall_1.id_3 = 0;
  wire [-1 'h0 : 1] id_12;
  logic id_13;
  initial $signed(18);
  ;
endmodule
