{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79935,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000650769,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000594826,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000131679,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000594826,
	"finish__design__instance__count__class:antenna_cell": 14,
	"finish__design__instance__area__class:antenna_cell": 35.0336,
	"finish__design__instance__count__class:buffer": 609,
	"finish__design__instance__area__class:buffer": 4500.57,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 425.408,
	"finish__design__instance__count__class:timing_repair_buffer": 174,
	"finish__design__instance__area__class:timing_repair_buffer": 917.13,
	"finish__design__instance__count__class:inverter": 28,
	"finish__design__instance__area__class:inverter": 105.101,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 213.955,
	"finish__design__instance__count__class:sequential_cell": 173,
	"finish__design__instance__area__class:sequential_cell": 4399.22,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1751,
	"finish__design__instance__area__class:multi_input_combinational_cell": 10547.6,
	"finish__design__instance__count": 2781,
	"finish__design__instance__area": 21144,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.3639,
	"finish__clock__skew__setup": 0.0263028,
	"finish__clock__skew__hold": 0.0263028,
	"finish__timing__drv__max_slew_limit": 0.338325,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.793676,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 173,
	"finish__power__internal__total": 0.00298875,
	"finish__power__switching__total": 0.00211572,
	"finish__power__leakage__total": 1.13105e-08,
	"finish__power__total": 0.00510448,
	"finish__design__io": 1107,
	"finish__design__die__area": 169995,
	"finish__design__core__area": 167223,
	"finish__design__instance__count": 4985,
	"finish__design__instance__area": 23901.7,
	"finish__design__instance__count__stdcell": 4985,
	"finish__design__instance__area__stdcell": 23901.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.142933,
	"finish__design__instance__utilization__stdcell": 0.142933,
	"finish__design__rows": 150,
	"finish__design__rows:unithd": 150,
	"finish__design__sites": 133650,
	"finish__design__sites:unithd": 133650,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}