// Seed: 2252843411
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2
);
  wor  id_4;
  wire id_5;
  wire id_6;
  final begin : LABEL_0
    id_7(id_5, id_1);
  end
  assign id_4 = 1;
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1
    , id_12,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10
);
  assign id_0 = id_8;
  wand id_13 = 1 - id_12[1'b0];
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_0
  );
endmodule
