<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:23:56.258+0000"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:23:08.158+0000"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'prev' is power-on initialization." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:22:32.117+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:22:32.115+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'curr' is power-on initialization." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:22:32.110+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="saveSrcDestV2" solutionName="solution1" date="2024-04-17T13:22:32.105+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
