xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
x_bram_4.v,verilog,xil_defaultlib,../../../../mini_prj.gen/sources_1/ip/x_bram_4/sim/x_bram_4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
