D:/rfaur/Documents/CPU/CPU/RegisterFile.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfaur/Documents/CPU/CPU/RegisterFile.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegFile
-- Compiling architecture RegFile_base of RegFile

} {} {}} D:/rfaur/Documents/CPU/CPU/testcomponent.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/rfaur/Documents/CPU/CPU/testcomponent.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Test
-- Compiling architecture Test_base of Test

} {} {}}
