Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 21 09:29:37 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.274        0.000                      0                  476        0.134        0.000                      0                  476        4.500        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.274        0.000                      0                  476        0.134        0.000                      0                  476        4.500        0.000                       0                   186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.138ns (27.549%)  route 2.993ns (72.451%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.742     9.422    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.574    14.996    u_db_rst/CLK
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[0]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.696    u_db_rst/R_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.138ns (27.549%)  route 2.993ns (72.451%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.742     9.422    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.574    14.996    u_db_rst/CLK
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[1]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.696    u_db_rst/R_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.138ns (27.549%)  route 2.993ns (72.451%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.742     9.422    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.574    14.996    u_db_rst/CLK
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.696    u_db_rst/R_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.138ns (27.549%)  route 2.993ns (72.451%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.742     9.422    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.574    14.996    u_db_rst/CLK
    SLICE_X2Y123         FDRE                                         r  u_db_rst/R_counter_reg[3]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.696    u_db_rst/R_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.138ns (27.880%)  route 2.944ns (72.120%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.693     9.373    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.572    14.994    u_db_rst/CLK
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[4]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.694    u_db_rst/R_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.138ns (27.880%)  route 2.944ns (72.120%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.693     9.373    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.572    14.994    u_db_rst/CLK
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.694    u_db_rst/R_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.138ns (27.880%)  route 2.944ns (72.120%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.693     9.373    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.572    14.994    u_db_rst/CLK
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[6]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.694    u_db_rst/R_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.138ns (27.880%)  route 2.944ns (72.120%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.693     9.373    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.572    14.994    u_db_rst/CLK
    SLICE_X2Y124         FDRE                                         r  u_db_rst/R_counter_reg[7]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.694    u_db_rst/R_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.138ns (28.103%)  route 2.911ns (71.897%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.661     9.341    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  u_db_rst/R_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.575    14.997    u_db_rst/CLK
    SLICE_X2Y127         FDRE                                         r  u_db_rst/R_counter_reg[16]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y127         FDRE (Setup_fdre_C_R)       -0.524    14.713    u_db_rst/R_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.138ns (28.103%)  route 2.911ns (71.897%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.689     5.291    u_db_rst/CLK
    SLICE_X2Y125         FDRE                                         r  u_db_rst/R_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 r  u_db_rst/R_counter_reg[10]/Q
                         net (fo=3, routed)           0.850     6.659    u_db_rst/R_counter_reg[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.402     7.185    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X3Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.309 r  u_db_rst/R_counter[0]_i_7/O
                         net (fo=1, routed)           0.432     7.742    u_db_rst/R_counter[0]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.866 r  u_db_rst/R_counter[0]_i_5/O
                         net (fo=1, routed)           0.406     8.272    u_db_rst/R_counter[0]_i_5_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.160     8.556    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.680 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.661     9.341    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  u_db_rst/R_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         1.575    14.997    u_db_rst/CLK
    SLICE_X2Y127         FDRE                                         r  u_db_rst/R_counter_reg[17]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y127         FDRE (Setup_fdre_C_R)       -0.524    14.713    u_db_rst/R_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.590     1.509    u_spi/CLK
    SLICE_X0Y130         FDRE                                         r  u_spi/r_mosi_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_spi/r_mosi_buf_reg[5]/Q
                         net (fo=1, routed)           0.053     1.703    u_spi/p_2_in[6]
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  u_spi/r_mosi_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_spi/r_mosi_buf[6]_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_spi/r_mosi_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.860     2.026    u_spi/CLK
    SLICE_X1Y130         FDRE                                         r  u_spi/r_mosi_buf_reg[6]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.092     1.614    u_spi/r_mosi_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.588     1.507    u_spi/CLK
    SLICE_X4Y129         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/FSM_sequential_r_next_state_reg[1]/Q
                         net (fo=2, routed)           0.076     1.725    u_spi/r_next_state__0[1]
    SLICE_X4Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.856     2.022    u_spi/CLK
    SLICE_X4Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.075     1.582    u_spi/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.591     1.510    u_spi/CLK
    SLICE_X3Y131         FDRE                                         r  u_spi/r_miso_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_spi/r_miso_buf_reg[0]/Q
                         net (fo=2, routed)           0.124     1.776    u_spi/p_0_in[1]
    SLICE_X3Y132         FDRE                                         r  u_spi/o_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.863     2.028    u_spi/CLK
    SLICE_X3Y132         FDRE                                         r  u_spi/o_din_reg[1]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.070     1.595    u_spi/o_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_axis_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.593     1.512    top_i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  r_axis_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  r_axis_data_reg[0]/Q
                         net (fo=3, routed)           0.124     1.778    r_axis_data_reg_n_0_[0]
    SLICE_X3Y134         FDRE                                         r  r_data_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.865     2.030    top_i_clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  r_data_x_reg[0]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.070     1.597    r_data_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_axis_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_x_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.590     1.509    top_i_clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  r_axis_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  r_axis_data_reg[11]/Q
                         net (fo=4, routed)           0.122     1.773    r_axis_data_reg_n_0_[11]
    SLICE_X5Y130         FDRE                                         r  r_data_x_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  r_data_x_reg[11]_lopt_replica/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.070     1.592    r_data_x_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_spi/o_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_axis_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.592     1.511    u_spi/CLK
    SLICE_X3Y132         FDRE                                         r  u_spi/o_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_spi/o_din_reg[2]/Q
                         net (fo=2, routed)           0.122     1.774    w_din[2]
    SLICE_X3Y133         FDRE                                         r  r_axis_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.864     2.029    top_i_clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  r_axis_data_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.066     1.592    r_axis_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.591     1.510    u_spi/CLK
    SLICE_X3Y131         FDRE                                         r  u_spi/r_miso_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_spi/r_miso_buf_reg[1]/Q
                         net (fo=2, routed)           0.124     1.776    u_spi/p_0_in[2]
    SLICE_X3Y132         FDRE                                         r  u_spi/o_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.863     2.028    u_spi/CLK
    SLICE_X3Y132         FDRE                                         r  u_spi/o_din_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.066     1.591    u_spi/o_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 r_axis_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.263%)  route 0.134ns (48.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.592     1.511    top_i_clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  r_axis_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r_axis_data_reg[6]/Q
                         net (fo=3, routed)           0.134     1.786    r_axis_data_reg_n_0_[6]
    SLICE_X4Y135         FDRE                                         r  r_data_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.862     2.028    top_i_clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  r_data_x_reg[6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y135         FDRE (Hold_fdre_C_D)         0.070     1.597    r_data_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_spi/o_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_sclk_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.587     1.506    u_spi/CLK
    SLICE_X4Y128         FDRE                                         r  u_spi/o_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_spi/o_sclk_reg/Q
                         net (fo=14, routed)          0.164     1.812    u_spi/top_o_sclk_OBUF
    SLICE_X3Y129         FDRE                                         r  u_spi/r_sclk_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.860     2.025    u_spi/CLK
    SLICE_X3Y129         FDRE                                         r  u_spi/r_sclk_d_reg/C
                         clock pessimism             -0.479     1.545    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.075     1.620    u_spi/r_sclk_d_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 r_axis_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.591     1.510    top_i_clk_IBUF_BUFG
    SLICE_X7Y132         FDRE                                         r  r_axis_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r_axis_data_reg[5]/Q
                         net (fo=3, routed)           0.128     1.780    r_axis_data_reg_n_0_[5]
    SLICE_X6Y132         FDRE                                         r  r_data_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=185, routed)         0.859     2.025    top_i_clk_IBUF_BUFG
    SLICE_X6Y132         FDRE                                         r  r_data_y_reg[5]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.063     1.586    r_data_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    FSM_sequential_r_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    FSM_sequential_r_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    FSM_sequential_r_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    FSM_sequential_r_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y128    hold_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y128    hold_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y126    hold_cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y127    hold_cnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y128    hold_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    r_data_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    r_data_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y136    r_data_z_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y136    r_data_z_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y136    r_data_z_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    scan_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    scan_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_data_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    r_data_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    r_data_x_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    hold_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    hold_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    hold_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    hold_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    u_db_rst/R_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    u_db_rst/R_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    u_spi/o_sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    hold_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    hold_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    hold_cnt_reg[6]/C



