abys documentation
==================

abys is a logic synthesis tool aimed at generating mapped Verilog ready for PnR
from SystemVerilog inputs.

.. toctree::
   :maxdepth: 2
   :caption: Contents

   cli/index
   api/index
   architecture
   development
