// Seed: 719824590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0(1), .id_1(1), .id_2(id_3), .id_3(id_2), .id_4(1), .id_5((1 <= 1))
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output wor id_6
);
  `define pp_8 0
  assign `pp_8 = id_2 - 1 && id_2;
  assign `pp_8 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  id_11(
      .id_0(id_0), .id_1(id_3), .id_2(1)
  );
endmodule
