#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 12 16:49:17 2024
# Process ID: 21716
# Current directory: C:/Users/86138/Desktop/FPGA/verilog/adder_BCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20304 C:\Users\86138\Desktop\FPGA\verilog\adder_BCD\adder_BCD.xpr
# Log file: C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/vivado.log
# Journal file: C:/Users/86138/Desktop/FPGA/verilog/adder_BCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/adder_BCD.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source add_BCD_tb.tcl
run all
close_sim
launch_simulation
source add_BCD_tb.tcl
run all
relaunch_sim
close_sim
launch_simulation
source add_BCD_tb.tcl
run all
relaunch_sim
run all
close_sim
launch_simulation
source add_BCD_tb.tcl
relaunch_sim
run all
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
file mkdir C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1
file mkdir C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new
close [ open C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/add_BCD.xdc w ]
add_files -fileset constrs_1 C:/Users/86138/Desktop/FPGA/verilog/adder_BCD/adder_BCD.srcs/constrs_1/new/add_BCD.xdc
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
