{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641636375818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636375818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:06:15 2022 " "Processing started: Sat Jan  8 18:06:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636375818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636375818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636375818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641636376094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641636376094 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(58) " "Verilog HDL Declaration warning at main.v(58): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 58 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636382331 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(529) " "Verilog HDL Declaration warning at main.v(529): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 529 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636382332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(537) " "Verilog HDL information at main.v(537): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 537 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641636382332 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(696) " "Verilog HDL Declaration warning at main.v(696): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 696 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1641636382332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hit Hit main.v(698) " "Verilog HDL Declaration information at main.v(698): object \"hit\" differs only in case from object \"Hit\" in the same scope" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 698 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641636382332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "score Score main.v(716) " "Verilog HDL Declaration information at main.v(716): object \"score\" differs only in case from object \"Score\" in the same scope" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 716 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641636382332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 11 11 " "Found 11 design units, including 11 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1Hz " "Found entity 1: clk1Hz" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "2 level " "Found entity 2: level" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "3 countDown " "Found entity 3: countDown" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "5 addScore " "Found entity 5: addScore" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "6 image " "Found entity 6: image" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "7 matrix " "Found entity 7: matrix" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "8 checkkeypad " "Found entity 8: checkkeypad" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "9 clk_div_matrix " "Found entity 9: clk_div_matrix" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "10 hit " "Found entity 10: hit" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""} { "Info" "ISGN_ENTITY_NAME" "11 main " "Found entity 11: main" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641636382361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Hz clk1Hz:Clk1Hz " "Elaborating entity \"clk1Hz\" for hierarchy \"clk1Hz:Clk1Hz\"" {  } { { "main.v" "Clk1Hz" { Text "D:/Homework/110/verilog/verilog/main.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level level:Level " "Elaborating entity \"level\" for hierarchy \"level:Level\"" {  } { { "main.v" "Level" { Text "D:/Homework/110/verilog/verilog/main.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown countDown:CountDown " "Elaborating entity \"countDown\" for hierarchy \"countDown:CountDown\"" {  } { { "main.v" "CountDown" { Text "D:/Homework/110/verilog/verilog/main.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(98) " "Verilog HDL assignment warning at main.v(98): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382414 "|main|countDown:CountDown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(102) " "Verilog HDL assignment warning at main.v(102): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382414 "|main|countDown:CountDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:LevelDisplay " "Elaborating entity \"display\" for hierarchy \"display:LevelDisplay\"" {  } { { "main.v" "LevelDisplay" { Text "D:/Homework/110/verilog/verilog/main.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(145) " "Verilog HDL assignment warning at main.v(145): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382430 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(146) " "Verilog HDL assignment warning at main.v(146): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first main.v(150) " "Verilog HDL Always Construct warning at main.v(150): variable \"first\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(150) " "Verilog HDL Case Statement warning at main.v(150): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second main.v(162) " "Verilog HDL Always Construct warning at main.v(162): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(162) " "Verilog HDL Case Statement warning at main.v(162): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 main.v(148) " "Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 main.v(148) " "Verilog HDL Always Construct warning at main.v(148): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641636382431 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] main.v(148) " "Inferred latch for \"out2\[0\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] main.v(148) " "Inferred latch for \"out2\[1\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] main.v(148) " "Inferred latch for \"out2\[2\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] main.v(148) " "Inferred latch for \"out2\[3\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] main.v(148) " "Inferred latch for \"out2\[4\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] main.v(148) " "Inferred latch for \"out2\[5\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] main.v(148) " "Inferred latch for \"out2\[6\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] main.v(148) " "Inferred latch for \"out1\[0\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] main.v(148) " "Inferred latch for \"out1\[1\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] main.v(148) " "Inferred latch for \"out1\[2\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382432 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] main.v(148) " "Inferred latch for \"out1\[3\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382433 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] main.v(148) " "Inferred latch for \"out1\[4\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382433 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] main.v(148) " "Inferred latch for \"out1\[5\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382433 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] main.v(148) " "Inferred latch for \"out1\[6\]\" at main.v(148)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382433 "|main|display:LevelDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_matrix clk_div_matrix:u_mHz " "Elaborating entity \"clk_div_matrix\" for hierarchy \"clk_div_matrix:u_mHz\"" {  } { { "main.v" "u_mHz" { Text "D:/Homework/110/verilog/verilog/main.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:u_matrix " "Elaborating entity \"matrix\" for hierarchy \"matrix:u_matrix\"" {  } { { "main.v" "u_matrix" { Text "D:/Homework/110/verilog/verilog/main.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 main.v(297) " "Verilog HDL assignment warning at main.v(297): truncated value with size 32 to match size of target (3)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382467 "|main|matrix:u_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkkeypad checkkeypad:u_pad " "Elaborating entity \"checkkeypad\" for hierarchy \"checkkeypad:u_pad\"" {  } { { "main.v" "u_pad" { Text "D:/Homework/110/verilog/verilog/main.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypadBuf main.v(533) " "Verilog HDL or VHDL warning at main.v(533): object \"keypadBuf\" assigned a value but never read" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641636382484 "|main|checkkeypad:u_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit hit:Hit " "Elaborating entity \"hit\" for hierarchy \"hit:Hit\"" {  } { { "main.v" "Hit" { Text "D:/Homework/110/verilog/verilog/main.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addScore addScore:Score " "Elaborating entity \"addScore\" for hierarchy \"addScore:Score\"" {  } { { "main.v" "Score" { Text "D:/Homework/110/verilog/verilog/main.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(192) " "Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641636382520 "|main|addScore:Score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image image:u_image " "Elaborating entity \"image\" for hierarchy \"image:u_image\"" {  } { { "main.v" "u_image" { Text "D:/Homework/110/verilog/verilog/main.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382531 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ScoreDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ScoreDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ScoreDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ScoreDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641636382868 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641636382868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Mod0\"" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636382951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636382951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636382951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636382951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636382951 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641636382951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636382989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636382989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636383008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636383008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636383029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636383029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Div0\"" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636383071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Div0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636383071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636383071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636383071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641636383071 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641636383071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "D:/Homework/110/verilog/verilog/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641636383109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636383109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[0\] " "LATCH primitive \"display:LevelDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[2\] " "LATCH primitive \"display:LevelDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[3\] " "LATCH primitive \"display:LevelDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[4\] " "LATCH primitive \"display:LevelDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[5\] " "LATCH primitive \"display:LevelDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out2\[6\] " "LATCH primitive \"display:LevelDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[0\] " "LATCH primitive \"display:CountDownDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[2\] " "LATCH primitive \"display:CountDownDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[3\] " "LATCH primitive \"display:CountDownDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[4\] " "LATCH primitive \"display:CountDownDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[5\] " "LATCH primitive \"display:CountDownDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out2\[6\] " "LATCH primitive \"display:CountDownDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[0\] " "LATCH primitive \"display:ScoreDisplay\|out2\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[2\] " "LATCH primitive \"display:ScoreDisplay\|out2\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[3\] " "LATCH primitive \"display:ScoreDisplay\|out2\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[4\] " "LATCH primitive \"display:ScoreDisplay\|out2\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[5\] " "LATCH primitive \"display:ScoreDisplay\|out2\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:ScoreDisplay\|out2\[6\] " "LATCH primitive \"display:ScoreDisplay\|out2\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641636383158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[0\] " "Latch display:LevelDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383237 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[1\] " "Latch display:LevelDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[2\] " "Latch display:LevelDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[3\] " "Latch display:LevelDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[4\] " "Latch display:LevelDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[5\] " "Latch display:LevelDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out1\[6\] " "Latch display:LevelDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 685 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[0\] " "Latch display:CountDownDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[1\] " "Latch display:CountDownDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[2\] " "Latch display:CountDownDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[3\] " "Latch display:CountDownDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[4\] " "Latch display:CountDownDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[5\] " "Latch display:CountDownDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out1\[6\] " "Latch display:CountDownDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[0\] " "Latch display:ScoreDisplay\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[1\] " "Latch display:ScoreDisplay\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[2\] " "Latch display:ScoreDisplay\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[3\] " "Latch display:ScoreDisplay\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383238 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[4\] " "Latch display:ScoreDisplay\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[2\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[2\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383239 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[5\] " "Latch display:ScoreDisplay\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383239 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:ScoreDisplay\|out1\[6\] " "Latch display:ScoreDisplay\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA addScore:Score\|score\[1\] " "Ports D and ENA on the latch are fed by the same signal addScore:Score\|score\[1\]" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641636383239 ""}  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641636383239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636383320 "|main|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[1\] GND " "Pin \"out4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636383320 "|main|out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6\[1\] GND " "Pin \"out6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Homework/110/verilog/verilog/main.v" 687 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641636383320 "|main|out6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641636383320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641636383377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Homework/110/verilog/verilog/output_files/main.map.smsg " "Generated suppressed messages file D:/Homework/110/verilog/verilog/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636383630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641636383781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641636383781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641636383872 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641636383872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641636383872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641636383872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636383917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:06:23 2022 " "Processing ended: Sat Jan  8 18:06:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636383917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636383917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636383917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641636383917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641636385071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636385071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:06:24 2022 " "Processing started: Sat Jan  8 18:06:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636385071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641636385071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641636385071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641636385133 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1641636385133 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1641636385134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641636385238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641636385238 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641636385246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641636385271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641636385271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641636385465 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641636385480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641636385558 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 89 " "No exact pin location assignment(s) for 32 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641636385724 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1641636388948 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 108 global CLKCTRL_G6 " "clk~inputCLKENA0 with 108 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1641636389082 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1641636389082 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636389082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641636389087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641636389087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641636389089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641636389090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641636389090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641636389090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641636389702 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641636389702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641636389702 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636389706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641636389706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641636389708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641636389709 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641636389710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641636389745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641636389746 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641636389746 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636389803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641636391402 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1641636391735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636404912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641636449149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641636451083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636451083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641636452152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "D:/Homework/110/verilog/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641636454246 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641636454246 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1641636462439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641636465469 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641636465469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636465472 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641636466852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641636466867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641636467325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641636467325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641636468321 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641636472228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Homework/110/verilog/verilog/output_files/main.fit.smsg " "Generated suppressed messages file D:/Homework/110/verilog/verilog/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641636472523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6958 " "Peak virtual memory: 6958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636473261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:07:53 2022 " "Processing ended: Sat Jan  8 18:07:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636473261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636473261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:11 " "Total CPU time (on all processors): 00:06:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636473261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641636473261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641636474313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636474313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:07:54 2022 " "Processing started: Sat Jan  8 18:07:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636474313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641636474313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641636474313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641636474885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641636477024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636477266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:07:57 2022 " "Processing ended: Sat Jan  8 18:07:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636477266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636477266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636477266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641636477266 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641636477931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641636478392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636478392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:07:58 2022 " "Processing started: Sat Jan  8 18:07:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636478392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641636478392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641636478393 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641636478474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641636478931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641636478931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636478958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636478958 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1641636479220 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1641636479262 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636479262 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1Hz:Clk1Hz\|div_clk clk1Hz:Clk1Hz\|div_clk " "create_clock -period 1.000 -name clk1Hz:Clk1Hz\|div_clk clk1Hz:Clk1Hz\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_matrix:u_mHz\|div_clk clk_div_matrix:u_mHz\|div_clk " "create_clock -period 1.000 -name clk_div_matrix:u_mHz\|div_clk clk_div_matrix:u_mHz\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s1 s1 " "create_clock -period 1.000 -name s1 s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countDown:CountDown\|timeNow\[0\] countDown:CountDown\|timeNow\[0\] " "create_clock -period 1.000 -name countDown:CountDown\|timeNow\[0\] countDown:CountDown\|timeNow\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addScore:Score\|score\[0\] addScore:Score\|score\[0\] " "create_clock -period 1.000 -name addScore:Score\|score\[0\] addScore:Score\|score\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641636479263 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641636479263 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636479266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641636479266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1641636479267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641636479275 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641636479276 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641636479291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641636479330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641636479330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.430 " "Worst-case setup slack is -13.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.430             -85.532 addScore:Score\|score\[0\]  " "  -13.430             -85.532 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.033             -74.941 s1  " "  -11.033             -74.941 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.738             -73.601 countDown:CountDown\|timeNow\[0\]  " "  -10.738             -73.601 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.277            -428.510 clk  " "   -6.277            -428.510 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.444             -78.404 clk_div_matrix:u_mHz\|div_clk  " "   -5.444             -78.404 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -46.983 clk1Hz:Clk1Hz\|div_clk  " "   -2.961             -46.983 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636479336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.659 " "Worst-case hold slack is -4.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.659             -27.962 s1  " "   -4.659             -27.962 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772              -6.214 addScore:Score\|score\[0\]  " "   -2.772              -6.214 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084              -1.084 clk  " "   -1.084              -1.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -2.489 countDown:CountDown\|timeNow\[0\]  " "   -0.482              -2.489 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.324               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.430               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636479347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636479354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636479362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.460 " "Worst-case minimum pulse width slack is -3.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.460            -325.029 s1  " "   -3.460            -325.029 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845             -20.277 countDown:CountDown\|timeNow\[0\]  " "   -0.845             -20.277 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795             -18.141 addScore:Score\|score\[0\]  " "   -0.795             -18.141 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -85.445 clk  " "   -0.538             -85.445 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -23.247 clk_div_matrix:u_mHz\|div_clk  " "   -0.538             -23.247 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.906 clk1Hz:Clk1Hz\|div_clk  " "   -0.538             -17.906 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636479368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636479368 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641636479383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641636479412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641636480766 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636480893 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641636480893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641636480903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641636480918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641636480918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.609 " "Worst-case setup slack is -13.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.609             -87.015 addScore:Score\|score\[0\]  " "  -13.609             -87.015 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.995             -74.587 s1  " "  -10.995             -74.587 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.897             -74.185 countDown:CountDown\|timeNow\[0\]  " "  -10.897             -74.185 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.471            -423.057 clk  " "   -6.471            -423.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.610             -80.111 clk_div_matrix:u_mHz\|div_clk  " "   -5.610             -80.111 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091             -46.423 clk1Hz:Clk1Hz\|div_clk  " "   -3.091             -46.423 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636480924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.909 " "Worst-case hold slack is -4.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.909             -29.657 s1  " "   -4.909             -29.657 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970              -7.457 addScore:Score\|score\[0\]  " "   -2.970              -7.457 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -1.310 clk  " "   -1.310              -1.310 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791              -4.146 countDown:CountDown\|timeNow\[0\]  " "   -0.791              -4.146 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.324               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.451               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636480935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636480944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636480952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.636 " "Worst-case minimum pulse width slack is -3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636            -348.372 s1  " "   -3.636            -348.372 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918             -21.369 addScore:Score\|score\[0\]  " "   -0.918             -21.369 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917             -24.734 countDown:CountDown\|timeNow\[0\]  " "   -0.917             -24.734 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -86.468 clk  " "   -0.538             -86.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.994 clk_div_matrix:u_mHz\|div_clk  " "   -0.538             -22.994 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.691 clk1Hz:Clk1Hz\|div_clk  " "   -0.538             -17.691 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636480960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636480960 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641636481001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641636481287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641636481990 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482051 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641636482051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641636482060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641636482064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641636482064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.760 " "Worst-case setup slack is -6.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.760             -42.436 addScore:Score\|score\[0\]  " "   -6.760             -42.436 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.360             -43.086 s1  " "   -6.360             -43.086 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.348             -36.393 countDown:CountDown\|timeNow\[0\]  " "   -5.348             -36.393 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206            -175.988 clk  " "   -3.206            -175.988 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -32.302 clk_div_matrix:u_mHz\|div_clk  " "   -2.577             -32.302 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345             -19.610 clk1Hz:Clk1Hz\|div_clk  " "   -1.345             -19.610 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.000 " "Worst-case hold slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -11.586 s1  " "   -2.000             -11.586 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -2.317 addScore:Score\|score\[0\]  " "   -1.213              -2.317 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -1.203 clk  " "   -0.935              -1.203 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.017               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.060               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.072               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636482097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636482104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.567 " "Worst-case minimum pulse width slack is -1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567            -108.269 s1  " "   -1.567            -108.269 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452             -11.386 clk  " "   -0.452             -11.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.054 addScore:Score\|score\[0\]  " "   -0.022              -0.054 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.014               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.027               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.058               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482110 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641636482125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: CountDownDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[15\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: LevelDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[21\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: ScoreDisplay\|Mod0\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641636482282 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641636482282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641636482292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641636482295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641636482295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.212 " "Worst-case setup slack is -6.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.212             -39.152 addScore:Score\|score\[0\]  " "   -6.212             -39.152 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.697             -38.545 s1  " "   -5.697             -38.545 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.852             -32.923 countDown:CountDown\|timeNow\[0\]  " "   -4.852             -32.923 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.901            -150.063 clk  " "   -2.901            -150.063 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404             -29.326 clk_div_matrix:u_mHz\|div_clk  " "   -2.404             -29.326 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311             -16.917 clk1Hz:Clk1Hz\|div_clk  " "   -1.311             -16.917 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.924 " "Worst-case hold slack is -1.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924             -11.251 s1  " "   -1.924             -11.251 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -2.262 addScore:Score\|score\[0\]  " "   -1.113              -2.262 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028              -7.363 clk  " "   -1.028              -7.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.130 countDown:CountDown\|timeNow\[0\]  " "   -0.084              -0.130 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.020               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.066               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636482319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641636482328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.506 " "Worst-case minimum pulse width slack is -1.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506            -100.066 s1  " "   -1.506            -100.066 s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427             -11.384 clk  " "   -0.427             -11.384 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 addScore:Score\|score\[0\]  " "    0.003               0.000 addScore:Score\|score\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 countDown:CountDown\|timeNow\[0\]  " "    0.037               0.000 countDown:CountDown\|timeNow\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 clk1Hz:Clk1Hz\|div_clk  " "    0.045               0.000 clk1Hz:Clk1Hz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clk_div_matrix:u_mHz\|div_clk  " "    0.081               0.000 clk_div_matrix:u_mHz\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641636482334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641636482334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641636484142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641636484143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636484254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:08:04 2022 " "Processing ended: Sat Jan  8 18:08:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636484254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636484254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636484254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641636484254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1641636485295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641636485295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  8 18:08:05 2022 " "Processing started: Sat Jan  8 18:08:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641636485295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641636485295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641636485295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641636485937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo D:/Homework/110/verilog/verilog/simulation/modelsim/ simulation " "Generated file main.vo in folder \"D:/Homework/110/verilog/verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641636486023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641636486086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  8 18:08:06 2022 " "Processing ended: Sat Jan  8 18:08:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641636486086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641636486086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641636486086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641636486086 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus Prime Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641636486743 ""}
