-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity imgds_linear_tiny_linear_attention_tiny_Pipeline_VITIS_LOOP_48_3_layers_0_attention_value_weigheOg is 
    generic(
             DataWidth     : integer := 11; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 36
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of imgds_linear_tiny_linear_attention_tiny_Pipeline_VITIS_LOOP_48_3_layers_0_attention_value_weigheOg is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00010001100", 1 => "11111110110", 2 => "10100111110", 3 => "11101010001", 
    4 => "00001101001", 5 => "11100101011", 6 => "10110000000", 7 => "01000010101", 
    8 => "00011100011", 9 => "10111010001", 10 => "10101111110", 11 => "00011011000", 
    12 => "11100011100", 13 => "00011111011", 14 => "00101100011", 15 => "00001000011", 
    16 => "00101110011", 17 => "00100000110", 18 => "11111001110", 19 => "00010110011", 
    20 => "11011000001", 21 => "11001110011", 22 => "10101110001", 23 => "00100100001", 
    24 => "01000100000", 25 => "11100001110", 26 => "00101101100", 27 => "01000111000", 
    28 => "00010001100", 29 => "00100110011", 30 => "11111111110", 31 => "00110000110", 
    32 => "00110100110", 33 => "01000011101", 34 => "01010001001", 35 => "11100010001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

