# compile vhdl design source files
vhdl xil_defaultlib  "../../../cpu.srcs/sources_1/new/microram_sim.vhd"
vhdl xil_defaultlib  "../../../cpu.srcs/sources_1/new/alu.vhd"
vhdl xil_defaultlib  "../../../cpu.srcs/sources_1/new/cpu.vhd"

# Do not sort compile order
nosort
