
*** Running vivado
    with args -log Ram1m2p.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ram1m2p.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Ram1m2p.tcl -notrace
Command: synth_design -top Ram1m2p -part xc7k325tffg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6266 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.738 ; gain = 85.000 ; free physical = 124 ; free virtual = 3529
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ram1m2p' [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/synth/Ram1m2p.vhd:76]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Ram1m2p.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 232 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     40.13306 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/synth/Ram1m2p.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'Ram1m2p' (11#1) [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/synth/Ram1m2p.vhd:76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2047]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2046]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2045]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2044]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2043]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2042]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2041]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2040]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2039]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2038]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2037]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2036]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2035]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2034]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2033]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2032]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2031]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2030]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2029]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2028]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2027]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2026]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2025]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2024]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2023]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2022]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2021]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2020]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2019]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2018]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2017]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2016]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2015]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2014]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2013]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2012]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2011]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2010]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2009]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2008]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2007]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2006]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2005]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2004]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2003]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2002]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2001]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2000]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1999]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1998]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1997]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1996]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1995]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1994]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1993]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1992]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1991]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1990]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1989]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1988]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1987]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1986]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1985]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1984]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1983]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1982]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1981]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1980]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1979]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1978]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1977]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1976]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1975]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1974]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1973]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1972]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:39 ; elapsed = 00:07:04 . Memory (MB): peak = 2318.215 ; gain = 1099.477 ; free physical = 664 ; free virtual = 3078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:40 ; elapsed = 00:07:05 . Memory (MB): peak = 2318.215 ; gain = 1099.477 ; free physical = 704 ; free virtual = 3119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:40 ; elapsed = 00:07:05 . Memory (MB): peak = 2318.215 ; gain = 1099.477 ; free physical = 704 ; free virtual = 3119
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/Ram1m2p_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.srcs/sources_1/ip/Ram1m2p/Ram1m2p_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.runs/Ram1m2p_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.runs/Ram1m2p_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2397.230 ; gain = 0.000 ; free physical = 427 ; free virtual = 2837
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:55 ; elapsed = 00:07:35 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 545 ; free virtual = 2955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:55 ; elapsed = 00:07:35 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 545 ; free virtual = 2955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.runs/Ram1m2p_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:55 ; elapsed = 00:07:35 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 545 ; free virtual = 2955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:00 ; elapsed = 00:07:41 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 537 ; free virtual = 2951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:03 ; elapsed = 00:07:45 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 513 ; free virtual = 2944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:10 ; elapsed = 00:07:54 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 399 ; free virtual = 2831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:10 ; elapsed = 00:07:55 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 389 ; free virtual = 2821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:11 ; elapsed = 00:07:56 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 384 ; free virtual = 2816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:12 ; elapsed = 00:07:57 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 384 ; free virtual = 2816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:12 ; elapsed = 00:07:57 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 384 ; free virtual = 2816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 381 ; free virtual = 2814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 381 ; free virtual = 2813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 381 ; free virtual = 2813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 381 ; free virtual = 2813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     8|
|2     |LUT5       |   128|
|3     |LUT6       |   928|
|4     |MUXF7      |   432|
|5     |MUXF8      |   216|
|6     |RAMB36E1   |   192|
|7     |RAMB36E1_1 |    20|
|8     |RAMB36E1_2 |    20|
|9     |FDRE       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |  1970|
|2     |  U0                                         |blk_mem_gen_v8_4_1                              |  1970|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                        |  1970|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                 |  1970|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                        |  1970|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                 |   801|
|7     |          \has_mux_b.B                       |blk_mem_gen_mux__parameterized0                 |   801|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                          |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                   |     1|
|10    |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99         |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|12    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100        |     1|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|14    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101        |     1|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|16    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102        |     1|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|18    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103        |     1|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|20    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104        |     1|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|22    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105        |     1|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|24    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106        |     1|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|26    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107        |     1|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|28    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108        |     1|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|30    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9          |     1|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|32    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109        |     1|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|34    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110        |     1|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|36    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111        |     1|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|38    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112        |     1|
|39    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|40    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113        |     1|
|41    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|42    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114        |     1|
|43    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|44    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115        |     1|
|45    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|46    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116        |     1|
|47    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|48    |          \ramloop[118].ram.r                |blk_mem_gen_prim_width__parameterized117        |     1|
|49    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|50    |          \ramloop[119].ram.r                |blk_mem_gen_prim_width__parameterized118        |     1|
|51    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|52    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10         |     1|
|53    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|54    |          \ramloop[120].ram.r                |blk_mem_gen_prim_width__parameterized119        |     1|
|55    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|56    |          \ramloop[121].ram.r                |blk_mem_gen_prim_width__parameterized120        |     1|
|57    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|58    |          \ramloop[122].ram.r                |blk_mem_gen_prim_width__parameterized121        |     1|
|59    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|60    |          \ramloop[123].ram.r                |blk_mem_gen_prim_width__parameterized122        |     1|
|61    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|62    |          \ramloop[124].ram.r                |blk_mem_gen_prim_width__parameterized123        |     1|
|63    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|64    |          \ramloop[125].ram.r                |blk_mem_gen_prim_width__parameterized124        |     1|
|65    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|66    |          \ramloop[126].ram.r                |blk_mem_gen_prim_width__parameterized125        |     1|
|67    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|68    |          \ramloop[127].ram.r                |blk_mem_gen_prim_width__parameterized126        |     1|
|69    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized126 |     1|
|70    |          \ramloop[128].ram.r                |blk_mem_gen_prim_width__parameterized127        |     3|
|71    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized127 |     3|
|72    |          \ramloop[129].ram.r                |blk_mem_gen_prim_width__parameterized128        |     3|
|73    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized128 |     3|
|74    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11         |     1|
|75    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|76    |          \ramloop[130].ram.r                |blk_mem_gen_prim_width__parameterized129        |     3|
|77    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized129 |     3|
|78    |          \ramloop[131].ram.r                |blk_mem_gen_prim_width__parameterized130        |     3|
|79    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized130 |     3|
|80    |          \ramloop[132].ram.r                |blk_mem_gen_prim_width__parameterized131        |     3|
|81    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized131 |     3|
|82    |          \ramloop[133].ram.r                |blk_mem_gen_prim_width__parameterized132        |     3|
|83    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized132 |     3|
|84    |          \ramloop[134].ram.r                |blk_mem_gen_prim_width__parameterized133        |     3|
|85    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized133 |     3|
|86    |          \ramloop[135].ram.r                |blk_mem_gen_prim_width__parameterized134        |     3|
|87    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized134 |     3|
|88    |          \ramloop[136].ram.r                |blk_mem_gen_prim_width__parameterized135        |     3|
|89    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized135 |     3|
|90    |          \ramloop[137].ram.r                |blk_mem_gen_prim_width__parameterized136        |     3|
|91    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized136 |     3|
|92    |          \ramloop[138].ram.r                |blk_mem_gen_prim_width__parameterized137        |     3|
|93    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized137 |     3|
|94    |          \ramloop[139].ram.r                |blk_mem_gen_prim_width__parameterized138        |     3|
|95    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized138 |     3|
|96    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12         |     1|
|97    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|98    |          \ramloop[140].ram.r                |blk_mem_gen_prim_width__parameterized139        |     3|
|99    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized139 |     3|
|100   |          \ramloop[141].ram.r                |blk_mem_gen_prim_width__parameterized140        |     3|
|101   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized140 |     3|
|102   |          \ramloop[142].ram.r                |blk_mem_gen_prim_width__parameterized141        |     3|
|103   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized141 |     3|
|104   |          \ramloop[143].ram.r                |blk_mem_gen_prim_width__parameterized142        |     3|
|105   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized142 |     3|
|106   |          \ramloop[144].ram.r                |blk_mem_gen_prim_width__parameterized143        |     3|
|107   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized143 |     3|
|108   |          \ramloop[145].ram.r                |blk_mem_gen_prim_width__parameterized144        |     3|
|109   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized144 |     3|
|110   |          \ramloop[146].ram.r                |blk_mem_gen_prim_width__parameterized145        |     3|
|111   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized145 |     3|
|112   |          \ramloop[147].ram.r                |blk_mem_gen_prim_width__parameterized146        |     3|
|113   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized146 |     3|
|114   |          \ramloop[148].ram.r                |blk_mem_gen_prim_width__parameterized147        |     3|
|115   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized147 |     3|
|116   |          \ramloop[149].ram.r                |blk_mem_gen_prim_width__parameterized148        |     3|
|117   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized148 |     3|
|118   |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13         |     1|
|119   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|120   |          \ramloop[150].ram.r                |blk_mem_gen_prim_width__parameterized149        |     3|
|121   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized149 |     3|
|122   |          \ramloop[151].ram.r                |blk_mem_gen_prim_width__parameterized150        |     3|
|123   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized150 |     3|
|124   |          \ramloop[152].ram.r                |blk_mem_gen_prim_width__parameterized151        |     3|
|125   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized151 |     3|
|126   |          \ramloop[153].ram.r                |blk_mem_gen_prim_width__parameterized152        |     3|
|127   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized152 |     3|
|128   |          \ramloop[154].ram.r                |blk_mem_gen_prim_width__parameterized153        |     3|
|129   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized153 |     3|
|130   |          \ramloop[155].ram.r                |blk_mem_gen_prim_width__parameterized154        |     3|
|131   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized154 |     3|
|132   |          \ramloop[156].ram.r                |blk_mem_gen_prim_width__parameterized155        |     3|
|133   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized155 |     3|
|134   |          \ramloop[157].ram.r                |blk_mem_gen_prim_width__parameterized156        |     3|
|135   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized156 |     3|
|136   |          \ramloop[158].ram.r                |blk_mem_gen_prim_width__parameterized157        |     3|
|137   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized157 |     3|
|138   |          \ramloop[159].ram.r                |blk_mem_gen_prim_width__parameterized158        |     3|
|139   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized158 |     3|
|140   |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14         |     1|
|141   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|142   |          \ramloop[160].ram.r                |blk_mem_gen_prim_width__parameterized159        |     3|
|143   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized159 |     3|
|144   |          \ramloop[161].ram.r                |blk_mem_gen_prim_width__parameterized160        |     3|
|145   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized160 |     3|
|146   |          \ramloop[162].ram.r                |blk_mem_gen_prim_width__parameterized161        |     3|
|147   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized161 |     3|
|148   |          \ramloop[163].ram.r                |blk_mem_gen_prim_width__parameterized162        |     3|
|149   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized162 |     3|
|150   |          \ramloop[164].ram.r                |blk_mem_gen_prim_width__parameterized163        |     3|
|151   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized163 |     3|
|152   |          \ramloop[165].ram.r                |blk_mem_gen_prim_width__parameterized164        |     3|
|153   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized164 |     3|
|154   |          \ramloop[166].ram.r                |blk_mem_gen_prim_width__parameterized165        |     3|
|155   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized165 |     3|
|156   |          \ramloop[167].ram.r                |blk_mem_gen_prim_width__parameterized166        |     3|
|157   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized166 |     3|
|158   |          \ramloop[168].ram.r                |blk_mem_gen_prim_width__parameterized167        |     3|
|159   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized167 |     3|
|160   |          \ramloop[169].ram.r                |blk_mem_gen_prim_width__parameterized168        |     3|
|161   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized168 |     3|
|162   |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15         |     1|
|163   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|164   |          \ramloop[170].ram.r                |blk_mem_gen_prim_width__parameterized169        |     3|
|165   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized169 |     3|
|166   |          \ramloop[171].ram.r                |blk_mem_gen_prim_width__parameterized170        |     3|
|167   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized170 |     3|
|168   |          \ramloop[172].ram.r                |blk_mem_gen_prim_width__parameterized171        |     3|
|169   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized171 |     3|
|170   |          \ramloop[173].ram.r                |blk_mem_gen_prim_width__parameterized172        |     3|
|171   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized172 |     3|
|172   |          \ramloop[174].ram.r                |blk_mem_gen_prim_width__parameterized173        |     3|
|173   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized173 |     3|
|174   |          \ramloop[175].ram.r                |blk_mem_gen_prim_width__parameterized174        |     3|
|175   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized174 |     3|
|176   |          \ramloop[176].ram.r                |blk_mem_gen_prim_width__parameterized175        |     3|
|177   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized175 |     3|
|178   |          \ramloop[177].ram.r                |blk_mem_gen_prim_width__parameterized176        |     3|
|179   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized176 |     3|
|180   |          \ramloop[178].ram.r                |blk_mem_gen_prim_width__parameterized177        |     3|
|181   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized177 |     3|
|182   |          \ramloop[179].ram.r                |blk_mem_gen_prim_width__parameterized178        |     3|
|183   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized178 |     3|
|184   |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16         |     1|
|185   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|186   |          \ramloop[180].ram.r                |blk_mem_gen_prim_width__parameterized179        |     3|
|187   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized179 |     3|
|188   |          \ramloop[181].ram.r                |blk_mem_gen_prim_width__parameterized180        |     3|
|189   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized180 |     3|
|190   |          \ramloop[182].ram.r                |blk_mem_gen_prim_width__parameterized181        |     3|
|191   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized181 |     3|
|192   |          \ramloop[183].ram.r                |blk_mem_gen_prim_width__parameterized182        |     3|
|193   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized182 |     3|
|194   |          \ramloop[184].ram.r                |blk_mem_gen_prim_width__parameterized183        |     3|
|195   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized183 |     3|
|196   |          \ramloop[185].ram.r                |blk_mem_gen_prim_width__parameterized184        |     3|
|197   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized184 |     3|
|198   |          \ramloop[186].ram.r                |blk_mem_gen_prim_width__parameterized185        |     3|
|199   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized185 |     3|
|200   |          \ramloop[187].ram.r                |blk_mem_gen_prim_width__parameterized186        |     3|
|201   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized186 |     3|
|202   |          \ramloop[188].ram.r                |blk_mem_gen_prim_width__parameterized187        |     3|
|203   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized187 |     3|
|204   |          \ramloop[189].ram.r                |blk_mem_gen_prim_width__parameterized188        |     3|
|205   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized188 |     3|
|206   |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17         |     1|
|207   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|208   |          \ramloop[190].ram.r                |blk_mem_gen_prim_width__parameterized189        |     3|
|209   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized189 |     3|
|210   |          \ramloop[191].ram.r                |blk_mem_gen_prim_width__parameterized190        |     3|
|211   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized190 |     3|
|212   |          \ramloop[192].ram.r                |blk_mem_gen_prim_width__parameterized191        |     2|
|213   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized191 |     2|
|214   |          \ramloop[193].ram.r                |blk_mem_gen_prim_width__parameterized192        |     2|
|215   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized192 |     2|
|216   |          \ramloop[194].ram.r                |blk_mem_gen_prim_width__parameterized193        |     2|
|217   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized193 |     2|
|218   |          \ramloop[195].ram.r                |blk_mem_gen_prim_width__parameterized194        |     2|
|219   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized194 |     2|
|220   |          \ramloop[196].ram.r                |blk_mem_gen_prim_width__parameterized195        |     2|
|221   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized195 |     2|
|222   |          \ramloop[197].ram.r                |blk_mem_gen_prim_width__parameterized196        |     2|
|223   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized196 |     2|
|224   |          \ramloop[198].ram.r                |blk_mem_gen_prim_width__parameterized197        |     2|
|225   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized197 |     2|
|226   |          \ramloop[199].ram.r                |blk_mem_gen_prim_width__parameterized198        |     2|
|227   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized198 |     2|
|228   |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18         |     1|
|229   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|230   |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0          |     1|
|231   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|232   |          \ramloop[200].ram.r                |blk_mem_gen_prim_width__parameterized199        |     2|
|233   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized199 |     2|
|234   |          \ramloop[201].ram.r                |blk_mem_gen_prim_width__parameterized200        |     2|
|235   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized200 |     2|
|236   |          \ramloop[202].ram.r                |blk_mem_gen_prim_width__parameterized201        |     2|
|237   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized201 |     2|
|238   |          \ramloop[203].ram.r                |blk_mem_gen_prim_width__parameterized202        |     2|
|239   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized202 |     2|
|240   |          \ramloop[204].ram.r                |blk_mem_gen_prim_width__parameterized203        |     4|
|241   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized203 |     4|
|242   |          \ramloop[205].ram.r                |blk_mem_gen_prim_width__parameterized204        |     4|
|243   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized204 |     4|
|244   |          \ramloop[206].ram.r                |blk_mem_gen_prim_width__parameterized205        |     4|
|245   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized205 |     4|
|246   |          \ramloop[207].ram.r                |blk_mem_gen_prim_width__parameterized206        |     2|
|247   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized206 |     2|
|248   |          \ramloop[208].ram.r                |blk_mem_gen_prim_width__parameterized207        |     2|
|249   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized207 |     2|
|250   |          \ramloop[209].ram.r                |blk_mem_gen_prim_width__parameterized208        |     2|
|251   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized208 |     2|
|252   |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19         |     1|
|253   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|254   |          \ramloop[210].ram.r                |blk_mem_gen_prim_width__parameterized209        |     2|
|255   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized209 |     2|
|256   |          \ramloop[211].ram.r                |blk_mem_gen_prim_width__parameterized210        |     4|
|257   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized210 |     4|
|258   |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20         |     1|
|259   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|260   |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21         |     1|
|261   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|262   |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22         |     1|
|263   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|264   |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23         |     1|
|265   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|266   |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24         |     1|
|267   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|268   |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25         |     1|
|269   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|270   |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26         |     1|
|271   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|272   |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27         |     1|
|273   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|274   |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28         |     1|
|275   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|276   |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1          |     1|
|277   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|278   |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29         |     1|
|279   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|280   |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30         |     1|
|281   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|282   |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31         |     1|
|283   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|284   |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32         |     1|
|285   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|286   |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33         |     1|
|287   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|288   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34         |     1|
|289   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|290   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35         |     1|
|291   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|292   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36         |     1|
|293   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|294   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37         |     1|
|295   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|296   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38         |     1|
|297   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|298   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2          |     1|
|299   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|300   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39         |     1|
|301   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|302   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40         |     1|
|303   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|304   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41         |     1|
|305   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|306   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42         |     1|
|307   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|308   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43         |     1|
|309   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|310   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44         |     1|
|311   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|312   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45         |     1|
|313   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|314   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46         |     1|
|315   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|316   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47         |     1|
|317   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|318   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48         |     1|
|319   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|320   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3          |     1|
|321   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|322   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49         |     1|
|323   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|324   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50         |     1|
|325   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|326   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51         |     1|
|327   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|328   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52         |     1|
|329   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|330   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53         |     1|
|331   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|332   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54         |     1|
|333   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|334   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55         |     1|
|335   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|336   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56         |     1|
|337   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|338   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57         |     1|
|339   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|340   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58         |     1|
|341   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|342   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4          |     1|
|343   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|344   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59         |     1|
|345   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|346   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60         |     1|
|347   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|348   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61         |     1|
|349   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|350   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62         |     1|
|351   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|352   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63         |     1|
|353   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63  |     1|
|354   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64         |     1|
|355   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64  |     1|
|356   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65         |     1|
|357   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65  |     1|
|358   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66         |     1|
|359   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66  |     1|
|360   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67         |     1|
|361   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67  |     1|
|362   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68         |     1|
|363   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68  |     1|
|364   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5          |     1|
|365   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|366   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69         |     1|
|367   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69  |     1|
|368   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70         |     1|
|369   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70  |     1|
|370   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71         |     1|
|371   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71  |     1|
|372   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72         |     1|
|373   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72  |     1|
|374   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73         |     1|
|375   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73  |     1|
|376   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74         |     1|
|377   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74  |     1|
|378   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75         |     1|
|379   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75  |     1|
|380   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76         |     1|
|381   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76  |     1|
|382   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77         |     1|
|383   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77  |     1|
|384   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78         |     1|
|385   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78  |     1|
|386   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6          |     1|
|387   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|388   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79         |     1|
|389   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79  |     1|
|390   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80         |     1|
|391   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80  |     1|
|392   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81         |     1|
|393   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81  |     1|
|394   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82         |     1|
|395   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82  |     1|
|396   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83         |     1|
|397   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83  |     1|
|398   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84         |     1|
|399   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84  |     1|
|400   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85         |     1|
|401   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85  |     1|
|402   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86         |     1|
|403   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86  |     1|
|404   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87         |     1|
|405   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87  |     1|
|406   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88         |     1|
|407   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88  |     1|
|408   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7          |     1|
|409   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|410   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89         |     1|
|411   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89  |     1|
|412   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90         |     1|
|413   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90  |     1|
|414   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91         |     1|
|415   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized91  |     1|
|416   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92         |     1|
|417   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized92  |     1|
|418   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93         |     1|
|419   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized93  |     1|
|420   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94         |     1|
|421   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|422   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95         |     1|
|423   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|424   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96         |     1|
|425   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|426   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97         |     1|
|427   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|428   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98         |     1|
|429   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|430   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8          |     1|
|431   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.230 ; gain = 1178.492 ; free physical = 381 ; free virtual = 2813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8391 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:00 ; elapsed = 00:07:31 . Memory (MB): peak = 2397.230 ; gain = 1099.477 ; free physical = 432 ; free virtual = 2864
Synthesis Optimization Complete : Time (s): cpu = 00:07:13 ; elapsed = 00:07:58 . Memory (MB): peak = 2397.238 ; gain = 1178.492 ; free physical = 432 ; free virtual = 2864
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:17 ; elapsed = 00:08:01 . Memory (MB): peak = 2397.238 ; gain = 1197.957 ; free physical = 448 ; free virtual = 2881
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/sol/ZJU/HustPC/HustPC3.0/HustPC3.0.runs/Ram1m2p_synth_1/Ram1m2p.dcp' has been generated.
