
VHDL Assignment Using ModelSIm for Simulation and Waveform and Quatrus for Block Diagram, etc

Please note:
1. Any file with tb, means it is the test bench.

By David Adeshina Arungbemi,
191203012
Computer Engineering}
