// Seed: 506123335
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri0 id_2
);
  assign id_0 = -1;
  assign id_0 = 1'h0 * -1;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  tri  id_2
);
  logic [-1 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input uwire id_4,
    inout wor id_5,
    input wor id_6
    , id_25,
    input wand id_7,
    output tri id_8,
    input wire id_9,
    input wire id_10,
    input supply0 id_11,
    output supply0 id_12
    , id_26,
    input tri1 id_13,
    output tri id_14,
    output wor id_15,
    input wand id_16,
    output supply1 id_17,
    input wor id_18,
    output tri id_19,
    input supply1 id_20,
    input tri id_21,
    input tri1 id_22,
    output tri0 id_23
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
