$date
	Sat Jul 02 13:39:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ATM_tb $end
$var wire 10 ! result [0:9] $end
$var reg 10 " a [0:9] $end
$var reg 10 # b [0:9] $end
$scope module ins $end
$var wire 10 $ input1 [0:9] $end
$var wire 10 % input2 [0:9] $end
$var wire 10 & answer [0:9] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100100 &
b1100100 %
b11001000 $
b1100100 #
b11001000 "
b1100100 !
$end
#10
