

================================================================
== Synthesis Summary Report of 'wr_data_direct'
================================================================
+ General Information: 
    * Date:           Fri Sep  1 18:39:00 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        wr_data_dir
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ wr_data_direct  |     -|  1.13|        5|  30.000|         -|        1|     -|       yes|     -|  1 (~0%)|  579 (~0%)|  513 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_Axi_lite | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| Interface      | Register        | Offset | Width | Access | Description                  | Bit Fields          |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+
| s_axi_Axi_lite | width_img       | 0x10   | 32    | W      | Data signal of width_img     |                     |
| s_axi_Axi_lite | base_addr       | 0x18   | 32    | W      | Data signal of base_addr     |                     |
| s_axi_Axi_lite | statistics      | 0x20   | 32    | R      | Data signal of statistics    |                     |
| s_axi_Axi_lite | statistics_ctrl | 0x24   | 32    | R      | Control signal of statistics | 0=statistics_ap_vld |
+----------------+-----------------+--------+-------+--------+------------------------------+---------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| s_data    | out       | both          | 32    |       |     |       |       | 1      |       |       | 1      |
| s_dir     | out       | both          | 32    |       |     |       |       | 1      |       |       | 1      |
| strm_in   | in        | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------+
| Argument   | Direction | Datatype                                    |
+------------+-----------+---------------------------------------------+
| strm_in    | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| s_dir      | out       | unsigned int&                               |
| s_data     | out       | unsigned int&                               |
| width_img  | in        | unsigned int                                |
| base_addr  | in        | unsigned int                                |
| statistics | out       | unsigned int&                               |
+------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+------------+----------------+-----------+-------------------------------------------+
| Argument   | HW Interface   | HW Type   | HW Info                                   |
+------------+----------------+-----------+-------------------------------------------+
| strm_in    | strm_in        | interface |                                           |
| s_dir      | s_dir          | interface |                                           |
| s_data     | s_data         | interface |                                           |
| width_img  | s_axi_Axi_lite | register  | name=width_img offset=0x10 range=32       |
| base_addr  | s_axi_Axi_lite | register  | name=base_addr offset=0x18 range=32       |
| statistics | s_axi_Axi_lite | register  | name=statistics offset=0x20 range=32      |
| statistics | s_axi_Axi_lite | register  | name=statistics_ctrl offset=0x24 range=32 |
+------------+----------------+-----------+-------------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| + wr_data_direct                      | 1   |        |          |     |        |         |
|   mac_muladd_12ns_11ns_11ns_22_4_1_U1 | 1   |        | mul_ln61 | mul | dsp48  | 3       |
|   mac_muladd_12ns_11ns_11ns_22_4_1_U1 | 1   |        | add_ln61 | add | dsp48  | 3       |
|   s_dir_TDATA_int_regslice            | -   |        | addr     | add | fabric | 0       |
|   add_ln66_fu_211_p2                  | -   |        | add_ln66 | add | fabric | 0       |
+---------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+-------------------------------------------------------------+
| Type      | Options                                   | Location                                                    |
+-----------+-------------------------------------------+-------------------------------------------------------------+
| interface | axis register both port=strm_in           | ../hls_src/wr_data_dir.cpp:27 in wr_data_direct, strm_in    |
| interface | axis register port=s_data                 | ../hls_src/wr_data_dir.cpp:28 in wr_data_direct, s_data     |
| interface | axis register port=s_dir                  | ../hls_src/wr_data_dir.cpp:29 in wr_data_direct, s_dir      |
| interface | s_axilite port=statistics bundle=Axi_lite | ../hls_src/wr_data_dir.cpp:30 in wr_data_direct, statistics |
| interface | s_axilite port=width_img bundle=Axi_lite  | ../hls_src/wr_data_dir.cpp:31 in wr_data_direct, width_img  |
| interface | s_axilite port=base_addr bundle=Axi_lite  | ../hls_src/wr_data_dir.cpp:32 in wr_data_direct, base_addr  |
| interface | ap_ctrl_none port=return                  | ../hls_src/wr_data_dir.cpp:34 in wr_data_direct, return     |
| pipeline  | II=1                                      | ../hls_src/wr_data_dir.cpp:46 in wr_data_direct             |
+-----------+-------------------------------------------+-------------------------------------------------------------+


