<annotationInfo>
<item  id="10" filename="ex4arr.c" linenumber="7" name="icmp_ln7" contextFuncName="ex4" moduleName="ex4" rtlName="icmp_ln7_fu_74_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="12" filename="ex4arr.c" linenumber="7" name="i" contextFuncName="ex4" moduleName="ex4" rtlName="i_fu_80_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="16" filename="ex4arr.c" linenumber="8" name="zext_ln8" contextFuncName="ex4" moduleName="ex4" rtlName="zext_ln8_fu_86_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="19" filename="ex4arr.c" linenumber="8" name="acc" contextFuncName="ex4" moduleName="ex4" rtlName="acc_fu_91_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
