cocci_test_suite() {
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 81 */;
	enum bp_pipe_control_action cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 80 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 79 */;
	enum pipe_gating_control cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 77 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 76 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 75 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 74 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 73 */;
	const struct dce100_hw_seq_reg_offsets cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 44 */[];
	struct dce100_hw_seq_reg_offsets {
		uint32_t blnd;
		uint32_t crtc;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 39 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 135 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce100/dce100_hw_sequencer.c 123 */;
}
