 cpu.read_reqs : Accumulator : Sum.u64 = 250276; SumSQ.u64 = 250276; Count.u64 = 250276; 
 cpu.write_reqs : Accumulator : Sum.u64 = 249724; SumSQ.u64 = 249724; Count.u64 = 249724; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 989484500; SumSQ.u64 = 989484500; Count.u64 = 989484500; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 2002208; SumSQ.u64 = 16017664; Count.u64 = 250276; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 1997792; SumSQ.u64 = 15982336; Count.u64 = 249724; 
 cpu.req_latency : Accumulator : Sum.u64 = 494242250; SumSQ.u64 = 496195945750; Count.u64 = 500000; 
 cpu.time : Accumulator : Sum.u64 = 494742250; SumSQ.u64 = 244769893935062500; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 989484500; SumSQ.u64 = 989484500; Count.u64 = 989484500; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 989484501; SumSQ.u64 = 989484501; Count.u64 = 989484501; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 248062; SumSQ.u64 = 248062; Count.u64 = 248062; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 241414; SumSQ.u64 = 241414; Count.u64 = 241414; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 6648; SumSQ.u64 = 6648; Count.u64 = 6648; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 8459; SumSQ.u64 = 8459; Count.u64 = 8459; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 4601; SumSQ.u64 = 4601; Count.u64 = 4601; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 3858; SumSQ.u64 = 3858; Count.u64 = 3858; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 732955; SumSQ.u64 = 732955; Count.u64 = 732955; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 487089; SumSQ.u64 = 487089; Count.u64 = 487089; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 245866; SumSQ.u64 = 245866; Count.u64 = 245866; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 491690; SumSQ.u64 = 491690; Count.u64 = 491690; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 249724; SumSQ.u64 = 249724; Count.u64 = 249724; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 487089; SumSQ.u64 = 487089; Count.u64 = 487089; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 245866; SumSQ.u64 = 245866; Count.u64 = 245866; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 487089; SumSQ.u64 = 487089; Count.u64 = 487089; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 245866; SumSQ.u64 = 245866; Count.u64 = 245866; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           741414
     GetS:                                       491690
     GetX:                                       249724
     GetSEx:                                     0
- Total misses:                                  732955
     GetS, miss on arrival:                      487089
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      245866
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    8459
     GetS, hit on arrival:                       4601
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       3858
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     1.141%
- Miss ratio:                                    98.859%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   487089
- GetX   I->M:                                   245866
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 247781]
- PUTX sent due to [inv, evictions]:             [0, 485046]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1474369
- Requests handled by MSHR (MSHR hits):          732955
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2004
- Latency GetS   I->S                            2004
- Latency GetX   I->M                            2004

Simulation is complete, simulated time: 494.742 ms
