// Seed: 2207620331
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input tri1 id_4
    , id_13,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    output tri0 id_10,
    output supply1 id_11
);
  assign id_11 = id_9;
  wire id_14;
  wand id_15, id_16, id_17;
  wor id_18;
  assign id_17 = id_4 ==? id_17;
  wire id_19;
  assign id_6 = id_18;
  wire id_20 = id_20;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    output wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    output supply0 id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_8, id_4, id_4, id_8, id_1, id_5, id_3, id_4, id_1, id_1, id_0, id_6
  );
endmodule
