#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2899b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2868320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x286fa90 .functor NOT 1, L_0x28c5650, C4<0>, C4<0>, C4<0>;
L_0x28c5430 .functor XOR 2, L_0x28c52d0, L_0x28c5390, C4<00>, C4<00>;
L_0x28c5540 .functor XOR 2, L_0x28c5430, L_0x28c54a0, C4<00>, C4<00>;
v0x28c1e80_0 .net *"_ivl_10", 1 0, L_0x28c54a0;  1 drivers
v0x28c1f80_0 .net *"_ivl_12", 1 0, L_0x28c5540;  1 drivers
v0x28c2060_0 .net *"_ivl_2", 1 0, L_0x28c5210;  1 drivers
v0x28c2120_0 .net *"_ivl_4", 1 0, L_0x28c52d0;  1 drivers
v0x28c2200_0 .net *"_ivl_6", 1 0, L_0x28c5390;  1 drivers
v0x28c2330_0 .net *"_ivl_8", 1 0, L_0x28c5430;  1 drivers
v0x28c2410_0 .net "a", 0 0, v0x28bfea0_0;  1 drivers
v0x28c24b0_0 .net "b", 0 0, v0x28bff40_0;  1 drivers
v0x28c2550_0 .net "c", 0 0, v0x28bffe0_0;  1 drivers
v0x28c25f0_0 .var "clk", 0 0;
v0x28c2690_0 .net "d", 0 0, v0x28c0120_0;  1 drivers
v0x28c2730_0 .net "out_pos_dut", 0 0, L_0x28c5080;  1 drivers
v0x28c27d0_0 .net "out_pos_ref", 0 0, L_0x28c3e10;  1 drivers
v0x28c2870_0 .net "out_sop_dut", 0 0, L_0x28c4680;  1 drivers
v0x28c2910_0 .net "out_sop_ref", 0 0, L_0x289b010;  1 drivers
v0x28c29b0_0 .var/2u "stats1", 223 0;
v0x28c2a50_0 .var/2u "strobe", 0 0;
v0x28c2c00_0 .net "tb_match", 0 0, L_0x28c5650;  1 drivers
v0x28c2cd0_0 .net "tb_mismatch", 0 0, L_0x286fa90;  1 drivers
v0x28c2d70_0 .net "wavedrom_enable", 0 0, v0x28c03f0_0;  1 drivers
v0x28c2e40_0 .net "wavedrom_title", 511 0, v0x28c0490_0;  1 drivers
L_0x28c5210 .concat [ 1 1 0 0], L_0x28c3e10, L_0x289b010;
L_0x28c52d0 .concat [ 1 1 0 0], L_0x28c3e10, L_0x289b010;
L_0x28c5390 .concat [ 1 1 0 0], L_0x28c5080, L_0x28c4680;
L_0x28c54a0 .concat [ 1 1 0 0], L_0x28c3e10, L_0x289b010;
L_0x28c5650 .cmp/eeq 2, L_0x28c5210, L_0x28c5540;
S_0x286c7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2868320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x286fe70 .functor AND 1, v0x28bffe0_0, v0x28c0120_0, C4<1>, C4<1>;
L_0x2870250 .functor NOT 1, v0x28bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x2870630 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28708b0 .functor AND 1, L_0x2870250, L_0x2870630, C4<1>, C4<1>;
L_0x28878e0 .functor AND 1, L_0x28708b0, v0x28bffe0_0, C4<1>, C4<1>;
L_0x289b010 .functor OR 1, L_0x286fe70, L_0x28878e0, C4<0>, C4<0>;
L_0x28c3290 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28c3300 .functor OR 1, L_0x28c3290, v0x28c0120_0, C4<0>, C4<0>;
L_0x28c3410 .functor AND 1, v0x28bffe0_0, L_0x28c3300, C4<1>, C4<1>;
L_0x28c34d0 .functor NOT 1, v0x28bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x28c35a0 .functor OR 1, L_0x28c34d0, v0x28bff40_0, C4<0>, C4<0>;
L_0x28c3610 .functor AND 1, L_0x28c3410, L_0x28c35a0, C4<1>, C4<1>;
L_0x28c3790 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28c3800 .functor OR 1, L_0x28c3790, v0x28c0120_0, C4<0>, C4<0>;
L_0x28c3720 .functor AND 1, v0x28bffe0_0, L_0x28c3800, C4<1>, C4<1>;
L_0x28c3990 .functor NOT 1, v0x28bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x28c3a90 .functor OR 1, L_0x28c3990, v0x28c0120_0, C4<0>, C4<0>;
L_0x28c3b50 .functor AND 1, L_0x28c3720, L_0x28c3a90, C4<1>, C4<1>;
L_0x28c3d00 .functor XNOR 1, L_0x28c3610, L_0x28c3b50, C4<0>, C4<0>;
v0x286f3c0_0 .net *"_ivl_0", 0 0, L_0x286fe70;  1 drivers
v0x286f7c0_0 .net *"_ivl_12", 0 0, L_0x28c3290;  1 drivers
v0x286fba0_0 .net *"_ivl_14", 0 0, L_0x28c3300;  1 drivers
v0x286ff80_0 .net *"_ivl_16", 0 0, L_0x28c3410;  1 drivers
v0x2870360_0 .net *"_ivl_18", 0 0, L_0x28c34d0;  1 drivers
v0x2870740_0 .net *"_ivl_2", 0 0, L_0x2870250;  1 drivers
v0x28709c0_0 .net *"_ivl_20", 0 0, L_0x28c35a0;  1 drivers
v0x28be410_0 .net *"_ivl_24", 0 0, L_0x28c3790;  1 drivers
v0x28be4f0_0 .net *"_ivl_26", 0 0, L_0x28c3800;  1 drivers
v0x28be5d0_0 .net *"_ivl_28", 0 0, L_0x28c3720;  1 drivers
v0x28be6b0_0 .net *"_ivl_30", 0 0, L_0x28c3990;  1 drivers
v0x28be790_0 .net *"_ivl_32", 0 0, L_0x28c3a90;  1 drivers
v0x28be870_0 .net *"_ivl_36", 0 0, L_0x28c3d00;  1 drivers
L_0x7f50cc8f4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28be930_0 .net *"_ivl_38", 0 0, L_0x7f50cc8f4018;  1 drivers
v0x28bea10_0 .net *"_ivl_4", 0 0, L_0x2870630;  1 drivers
v0x28beaf0_0 .net *"_ivl_6", 0 0, L_0x28708b0;  1 drivers
v0x28bebd0_0 .net *"_ivl_8", 0 0, L_0x28878e0;  1 drivers
v0x28becb0_0 .net "a", 0 0, v0x28bfea0_0;  alias, 1 drivers
v0x28bed70_0 .net "b", 0 0, v0x28bff40_0;  alias, 1 drivers
v0x28bee30_0 .net "c", 0 0, v0x28bffe0_0;  alias, 1 drivers
v0x28beef0_0 .net "d", 0 0, v0x28c0120_0;  alias, 1 drivers
v0x28befb0_0 .net "out_pos", 0 0, L_0x28c3e10;  alias, 1 drivers
v0x28bf070_0 .net "out_sop", 0 0, L_0x289b010;  alias, 1 drivers
v0x28bf130_0 .net "pos0", 0 0, L_0x28c3610;  1 drivers
v0x28bf1f0_0 .net "pos1", 0 0, L_0x28c3b50;  1 drivers
L_0x28c3e10 .functor MUXZ 1, L_0x7f50cc8f4018, L_0x28c3610, L_0x28c3d00, C4<>;
S_0x28bf370 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2868320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28bfea0_0 .var "a", 0 0;
v0x28bff40_0 .var "b", 0 0;
v0x28bffe0_0 .var "c", 0 0;
v0x28c0080_0 .net "clk", 0 0, v0x28c25f0_0;  1 drivers
v0x28c0120_0 .var "d", 0 0;
v0x28c0210_0 .var/2u "fail", 0 0;
v0x28c02b0_0 .var/2u "fail1", 0 0;
v0x28c0350_0 .net "tb_match", 0 0, L_0x28c5650;  alias, 1 drivers
v0x28c03f0_0 .var "wavedrom_enable", 0 0;
v0x28c0490_0 .var "wavedrom_title", 511 0;
E_0x287b310/0 .event negedge, v0x28c0080_0;
E_0x287b310/1 .event posedge, v0x28c0080_0;
E_0x287b310 .event/or E_0x287b310/0, E_0x287b310/1;
S_0x28bf6a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28bf370;
 .timescale -12 -12;
v0x28bf8e0_0 .var/2s "i", 31 0;
E_0x287b1b0 .event posedge, v0x28c0080_0;
S_0x28bf9e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28bf370;
 .timescale -12 -12;
v0x28bfbe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28bfcc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28bf370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28c0670 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2868320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28c3fc0 .functor AND 1, v0x28bffe0_0, v0x28c0120_0, C4<1>, C4<1>;
L_0x28c4270 .functor NOT 1, v0x28bfea0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4300 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28c4480 .functor AND 1, L_0x28c4270, L_0x28c4300, C4<1>, C4<1>;
L_0x28c45c0 .functor AND 1, L_0x28c4480, v0x28bffe0_0, C4<1>, C4<1>;
L_0x28c4680 .functor OR 1, L_0x28c3fc0, L_0x28c45c0, C4<0>, C4<0>;
L_0x28c4820 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28c4890 .functor OR 1, L_0x28c4820, v0x28c0120_0, C4<0>, C4<0>;
L_0x28c49a0 .functor AND 1, v0x28bffe0_0, L_0x28c4890, C4<1>, C4<1>;
L_0x28c4a60 .functor NOT 1, v0x28bff40_0, C4<0>, C4<0>, C4<0>;
L_0x28c4b30 .functor OR 1, v0x28bfea0_0, L_0x28c4a60, C4<0>, C4<0>;
L_0x28c4cb0 .functor AND 1, L_0x28c49a0, L_0x28c4b30, C4<1>, C4<1>;
L_0x28c4e30 .functor OR 1, v0x28bfea0_0, v0x28c0120_0, C4<0>, C4<0>;
L_0x28c4ea0 .functor AND 1, v0x28bffe0_0, L_0x28c4e30, C4<1>, C4<1>;
L_0x28c4dc0 .functor XNOR 1, L_0x28c4cb0, L_0x28c4ea0, C4<0>, C4<0>;
v0x28c0830_0 .net *"_ivl_12", 0 0, L_0x28c4820;  1 drivers
v0x28c0910_0 .net *"_ivl_14", 0 0, L_0x28c4890;  1 drivers
v0x28c09f0_0 .net *"_ivl_16", 0 0, L_0x28c49a0;  1 drivers
v0x28c0ae0_0 .net *"_ivl_18", 0 0, L_0x28c4a60;  1 drivers
v0x28c0bc0_0 .net *"_ivl_2", 0 0, L_0x28c4270;  1 drivers
v0x28c0cf0_0 .net *"_ivl_20", 0 0, L_0x28c4b30;  1 drivers
v0x28c0dd0_0 .net *"_ivl_24", 0 0, L_0x28c4e30;  1 drivers
v0x28c0eb0_0 .net *"_ivl_28", 0 0, L_0x28c4dc0;  1 drivers
L_0x7f50cc8f4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28c0f70_0 .net *"_ivl_30", 0 0, L_0x7f50cc8f4060;  1 drivers
v0x28c10e0_0 .net *"_ivl_4", 0 0, L_0x28c4300;  1 drivers
v0x28c11c0_0 .net *"_ivl_6", 0 0, L_0x28c4480;  1 drivers
v0x28c12a0_0 .net "a", 0 0, v0x28bfea0_0;  alias, 1 drivers
v0x28c1340_0 .net "b", 0 0, v0x28bff40_0;  alias, 1 drivers
v0x28c1430_0 .net "c", 0 0, v0x28bffe0_0;  alias, 1 drivers
v0x28c1520_0 .net "d", 0 0, v0x28c0120_0;  alias, 1 drivers
v0x28c1610_0 .net "out_pos", 0 0, L_0x28c5080;  alias, 1 drivers
v0x28c16d0_0 .net "out_sop", 0 0, L_0x28c4680;  alias, 1 drivers
v0x28c18a0_0 .net "pos0", 0 0, L_0x28c4cb0;  1 drivers
v0x28c1960_0 .net "pos1", 0 0, L_0x28c4ea0;  1 drivers
v0x28c1a20_0 .net "sop0", 0 0, L_0x28c3fc0;  1 drivers
v0x28c1ae0_0 .net "sop1", 0 0, L_0x28c45c0;  1 drivers
L_0x28c5080 .functor MUXZ 1, L_0x7f50cc8f4060, L_0x28c4cb0, L_0x28c4dc0, C4<>;
S_0x28c1c60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2868320;
 .timescale -12 -12;
E_0x28649f0 .event anyedge, v0x28c2a50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c2a50_0;
    %nor/r;
    %assign/vec4 v0x28c2a50_0, 0;
    %wait E_0x28649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28bf370;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c02b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28bf370;
T_4 ;
    %wait E_0x287b310;
    %load/vec4 v0x28c0350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c0210_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28bf370;
T_5 ;
    %wait E_0x287b1b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %wait E_0x287b1b0;
    %load/vec4 v0x28c0210_0;
    %store/vec4 v0x28c02b0_0, 0, 1;
    %fork t_1, S_0x28bf6a0;
    %jmp t_0;
    .scope S_0x28bf6a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28bf8e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28bf8e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x287b1b0;
    %load/vec4 v0x28bf8e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bf8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28bf8e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28bf370;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x287b310;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28c0120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bff40_0, 0;
    %assign/vec4 v0x28bfea0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28c0210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28c02b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2868320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c25f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c2a50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2868320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c25f0_0;
    %inv;
    %store/vec4 v0x28c25f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2868320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c0080_0, v0x28c2cd0_0, v0x28c2410_0, v0x28c24b0_0, v0x28c2550_0, v0x28c2690_0, v0x28c2910_0, v0x28c2870_0, v0x28c27d0_0, v0x28c2730_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2868320;
T_9 ;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2868320;
T_10 ;
    %wait E_0x287b310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c29b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
    %load/vec4 v0x28c2c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c29b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28c2910_0;
    %load/vec4 v0x28c2910_0;
    %load/vec4 v0x28c2870_0;
    %xor;
    %load/vec4 v0x28c2910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28c27d0_0;
    %load/vec4 v0x28c27d0_0;
    %load/vec4 v0x28c2730_0;
    %xor;
    %load/vec4 v0x28c27d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28c29b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c29b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/machine/ece241_2013_q2/iter1/response0/top_module.sv";
