
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001058                       # Number of seconds simulated
sim_ticks                                  1058066610                       # Number of ticks simulated
final_tick                               400554781008                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204016                       # Simulator instruction rate (inst/s)
host_op_rate                                   263044                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36269                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341380                       # Number of bytes of host memory used
host_seconds                                 29173.10                       # Real time elapsed on the host
sim_insts                                  5951766666                       # Number of instructions simulated
sim_ops                                    7673817422                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        63616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        25472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        22016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               209280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92800                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           85                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          119                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          199                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          172                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1635                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             725                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  725                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3266335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12097537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3024384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60124759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2782434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10282906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1693655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14396069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1693655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     24074099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1693655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     23590197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1693655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14758995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1814631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     20807764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               197794731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3266335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3024384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2782434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1693655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1693655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1693655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1693655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1814631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17662404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87707144                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87707144                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87707144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3266335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12097537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3024384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60124759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2782434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10282906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1693655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14396069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1693655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     24074099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1693655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     23590197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1693655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14758995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1814631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     20807764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              285501874                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210543                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172307                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22087                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86855                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80880                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177806                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210543                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61206                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124788                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2341154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2096382     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11332      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17870      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23835      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25045      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21285      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11622      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17682      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116101      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2341154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082978                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464191                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996049                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        61942                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244151                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          379                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34445                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444178                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002048                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12346                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36739                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12855                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442606                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1545                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2012780                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6708545                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6708545                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          297546                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40367                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72296                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          777                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356965                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       176687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       430421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2341154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1759652     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245500     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122461      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86395      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69251      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28995      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18166      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9489      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2341154                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            315     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           912     37.01%     49.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1237     50.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141479     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20229      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123149      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71940      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356965                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534800                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001816                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5057876                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1616262                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359429                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2789                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24753                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1400                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9609                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1160                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439566                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136204                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72296                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336839                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115616                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187540                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189502                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71924                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526868                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334775                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334686                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767276                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068923                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526020                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370858                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209124                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22144                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2302523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1790660     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257379     11.18%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93765      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44562      1.94%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42436      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22070      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16452      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8551      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26648      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2302523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26648                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3715428                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2917776                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 196177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.537331                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.537331                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394115                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394115                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6015243                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860295                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1337535                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          198517                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161688                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21209                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79833                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75544                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19781                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          924                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1929389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1174582                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             198517                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               240897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          66469                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         63002                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           120596                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2277781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.626921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.993494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2036884     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12631      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20174      0.89%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           30372      1.33%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12834      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           14976      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           15281      0.67%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11041      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          123588      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2277781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078239                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462920                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1905064                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        88082                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           239144                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44097                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32346                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1423635                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44097                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1909963                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          40571                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        32273                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           235754                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15118                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1420645                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          620                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2771                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1127                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1942193                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6622718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6622718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1597767                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          344411                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          321                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            43781                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       144260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        79562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4044                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15993                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1415785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1320648                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2043                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       220184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       506960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2277781                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579796                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1715162     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       227946     10.01%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       126348      5.55%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82815      3.64%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        75722      3.32%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        23365      1.03%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16911      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5714      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3798      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2277781                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            347     10.71%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1376     42.46%     53.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1518     46.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1087008     82.31%     82.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        24341      1.84%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       131254      9.94%     94.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        77899      5.90%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1320648                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.520487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3241                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002454                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4924360                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1636364                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1295854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1323889                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        30806                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5299                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1034                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44097                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29628                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1416116                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           78                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       144260                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        79562                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          175                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11320                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13189                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24509                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1301004                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       124350                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19643                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              202078                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176608                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             77728                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.512745                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1295986                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1295854                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           766783                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1944531                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.510715                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394328                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       957877                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1168249                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       249004                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21576                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2233684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523014                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.373157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1760185     78.80%     78.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       225464     10.09%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93750      4.20%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        47824      2.14%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35718      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        20458      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12565      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10499      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27221      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2233684                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       957877                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1168249                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                187714                       # Number of memory references committed
system.switch_cpus1.commit.loads               113451                       # Number of loads committed
system.switch_cpus1.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            162347                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1056074                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22783                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27221                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3623703                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2878628                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 259550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             957877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1168249                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       957877                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.648911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.648911                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377514                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377514                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5905548                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1769671                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1349368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          229982                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       191573                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22588                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        89470                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81558                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24350                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1042                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1992834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1262073                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             229982                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       105908                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64086                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         61963                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125358                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2358146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.658343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.038181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2096082     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15765      0.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20168      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           32104      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12939      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17098      0.73%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           19826      0.84%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9457      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          134707      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2358146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090639                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497402                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1980867                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        75322                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           260721                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          160                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41070                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34748                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1541779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41070                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1983455                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6284                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        62827                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258249                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6255                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1531449                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           853                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4253                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2140648                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7117440                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7117440                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1755285                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          385363                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          366                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22884                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       145098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          849                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16762                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1494569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1421218                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1967                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       203833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       433702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2358146                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.325210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1757512     74.53%     74.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       272823     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       112050      4.75%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        63294      2.68%     93.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        84541      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27017      1.15%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        26285      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        13538      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1086      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2358146                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10032     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1390     10.94%     89.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1286     10.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1197438     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        19231      1.35%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       130824      9.21%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73551      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1421218                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560123                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              12708                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008942                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5215257                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1698790                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1382184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1433926                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1085                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31016                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1445                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41070                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4701                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          617                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1494938                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       145098                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73906                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25744                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1395166                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       128022                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        26052                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              201546                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          196774                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73524                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549856                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1382218                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1382184                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           828089                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2225607                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544739                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372073                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1021004                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1258008                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       236941                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22572                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2317076                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1784079     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       270637     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97863      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48676      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44462      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        18906      0.82%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18721      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8943      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24789      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2317076                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1021004                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1258008                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                186543                       # Number of memory references committed
system.switch_cpus2.commit.loads               114082                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182326                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1132610                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25957                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24789                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3787223                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3030974                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1021004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1258008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1021004                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.485133                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.485133                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.402393                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.402393                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6274483                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1934023                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1423990                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          207742                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170178                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22002                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84220                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79003                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21055                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1985567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1186540                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             207742                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100058                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               259443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63287                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         54120                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           123823                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2340066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2080623     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27562      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32012      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17552      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20010      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11437      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7656      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20347      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          122867      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2340066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081874                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467633                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1969411                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        70865                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257173                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2032                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40580                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33733                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1448189                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1980                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40580                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1972891                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14548                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47362                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           255766                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8914                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1446353                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1813                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2012832                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6733990                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6733990                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1687066                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          325758                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          377                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26128                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       138940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1785                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16322                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1442533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1354264                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1970                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       464370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2340066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270285                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1771012     75.68%     75.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       227814      9.74%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123228      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85194      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74661      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38182      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9435      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6072      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4468      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2340066                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            335     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1441     46.29%     57.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1337     42.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1133904     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21191      1.56%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125259      9.25%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73746      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1354264                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533736                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3113                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002299                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5053677                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1641978                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1329390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1357377                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3328                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27356                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2287                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40580                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10567                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1036                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1442911                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       138940                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74456                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24880                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1332264                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117021                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22000                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190725                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185576                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73704                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525065                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1329471                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1329390                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           791200                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2074824                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523932                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381334                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       990487                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1214974                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       227948                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21972                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2299486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1803087     78.41%     78.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230266     10.01%     88.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96809      4.21%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57358      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40090      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26021      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13753      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10783      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21319      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2299486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       990487                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1214974                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                183753                       # Number of memory references committed
system.switch_cpus3.commit.loads               111584                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173838                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1095358                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24698                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21319                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3721089                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2926426                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 197265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             990487                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1214974                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       990487                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.561700                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.561700                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.390366                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.390366                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6007899                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1848438                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1349365                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          199926                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       179959                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        12208                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        74766                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           69233                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10845                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          544                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2097041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1256462                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             199926                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        80078                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          38680                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         39814                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122020                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        12076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2410599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.947472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2163056     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            8500      0.35%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18229      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            7161      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           40486      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           36324      1.51%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6796      0.28%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           14849      0.62%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          115198      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2410599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078794                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.495190                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2085693                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        51589                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246553                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          735                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         26023                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        17792                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1473274                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         26023                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2088470                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          32991                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        11427                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           244562                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7120                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1471148                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2451                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1736061                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6924120                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6924120                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1503845                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          232204                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            20558                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       343549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       172618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1610                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8466                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1465840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1399016                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          906                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       132924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       323145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2410599                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580360                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378231                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1914166     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       147718      6.13%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       122746      5.09%     90.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        52733      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        66993      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        64498      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        36911      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2993      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1841      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2410599                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3571     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         27345     86.18%     97.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          815      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       882019     63.05%     63.05% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        12233      0.87%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.93% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       332683     23.78%     87.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       171997     12.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1399016                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551373                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022681                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5241267                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1598986                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1385216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1430747                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2433                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        16536                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1604                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         26023                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          29461                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1719                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1466015                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       343549                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       172618                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         6245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        14002                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1387761                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       331386                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        11254                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              503347                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          181560                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            171961                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.546937                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1385328                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1385216                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           749655                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1481972                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545934                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505850                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1115723                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1311152                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       154975                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        12267                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2384576                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.549847                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372893                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1908755     80.05%     80.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       173887      7.29%     87.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        81537      3.42%     90.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        80469      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        21697      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93447      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7186      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5139      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        12459      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2384576                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1115723                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1311152                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                498024                       # Number of memory references committed
system.switch_cpus4.commit.loads               327010                       # Number of loads committed
system.switch_cpus4.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            173133                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1165980                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12721                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        12459                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3838244                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2958299                       # The number of ROB writes
system.switch_cpus4.timesIdled                  47309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 126732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1115723                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1311152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1115723                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.274159                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.274159                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.439723                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.439723                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6851851                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1614590                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1744709                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          199830                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       179946                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12217                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        75306                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           69408                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10782                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          519                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2095932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1256098                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             199830                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        80190                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               247437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          38661                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         40301                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           121944                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        12093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2409847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.947666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2162410     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8523      0.35%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18226      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7146      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           40425      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           36185      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6848      0.28%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14911      0.62%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          115173      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2409847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078756                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.495047                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2084664                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        52006                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246404                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          768                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25999                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17721                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1472820                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25999                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2087400                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          33691                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11180                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           244500                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7071                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1470795                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2556                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1735533                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6922693                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6922693                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1503551                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          231976                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20443                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       343593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       172498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1613                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8485                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1465336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1398248                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          903                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       132454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       324435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2409847                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580223                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378168                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1913866     79.42%     79.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       147586      6.12%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       122299      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        52826      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        67010      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        64612      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        36877      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2944      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1827      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2409847                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3569     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         27398     86.21%     97.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          813      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       881335     63.03%     63.03% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        12223      0.87%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       332670     23.79%     87.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       171937     12.30%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1398248                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.551070                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31780                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022728                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5239026                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1598013                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1384389                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1430028                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2420                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16600                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1518                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25999                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          30201                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1739                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1465511                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       343593                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       172498                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1180                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        14054                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1386927                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       331353                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11321                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              503257                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          181439                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            171904                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.546609                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1384500                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1384389                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           749415                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1481631                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545608                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505804                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1115534                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1310910                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       154724                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12273                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2383848                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.549913                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.373148                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1908247     80.05%     80.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       173778      7.29%     87.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        81477      3.42%     90.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        80341      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        21697      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        93527      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7196      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5124      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        12461      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2383848                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1115534                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1310910                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                497973                       # Number of memory references committed
system.switch_cpus5.commit.loads               326993                       # Number of loads committed
system.switch_cpus5.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            173099                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1165758                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12713                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        12461                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3837021                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2957287                       # The number of ROB writes
system.switch_cpus5.timesIdled                  47273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 127484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1115534                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1310910                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1115534                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.274544                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.274544                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.439649                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.439649                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6848183                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1613390                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1744261                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          207718                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       170159                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21998                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        84208                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78992                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21053                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1985304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1186434                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             207718                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100045                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               259418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63273                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         55061                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123808                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2340709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.620595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.977503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2081291     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27562      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           32006      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17550      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20006      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11438      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7655      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20343      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122858      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2340709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081865                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467591                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1969143                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        71813                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           257146                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2031                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40571                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33728                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1448056                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40571                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1972623                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14703                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        48140                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           255737                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8930                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446218                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1823                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2012636                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6733382                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6733382                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1686901                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          325735                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          377                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            26167                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       138924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1784                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16323                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1442383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1354141                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1980                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       198996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       464265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2340709                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578517                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270075                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1771677     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       227821      9.73%     85.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123231      5.26%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85190      3.64%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        74644      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        38173      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9434      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6069      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4470      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2340709                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1439     46.24%     57.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1338     42.99%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1133788     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21190      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       125251      9.25%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73748      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1354141                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533687                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3112                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5054083                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1641794                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1329259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1357253                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3340                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27349                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2283                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40571                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10731                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1039                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1442761                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       138924                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74449                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24877                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1332141                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       117015                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22000                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190719                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185555                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73704                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525017                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1329340                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1329259                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           791138                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2074683                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523881                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381330                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       990391                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1214859                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       227916                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21969                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2300138                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.528168                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.346701                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1803784     78.42%     78.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       230252     10.01%     88.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96799      4.21%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        57347      2.49%     95.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40087      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26013      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13755      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10783      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        21318      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2300138                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       990391                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1214859                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                183741                       # Number of memory references committed
system.switch_cpus6.commit.loads               111575                       # Number of loads committed
system.switch_cpus6.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173816                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1095260                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24696                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        21318                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3721595                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2926124                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 196622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             990391                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1214859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       990391                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.561949                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.561949                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.390328                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.390328                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6007349                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1848245                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1349248                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2537331                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          195058                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       173341                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        16992                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       127892                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          122687                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           11876                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          570                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2037053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1106709                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             195058                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       134563                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               245834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          55210                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         31524                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124360                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        16552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2352540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.530488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.782980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2106706     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36749      1.56%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19063      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35887      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11963      0.51%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           33387      1.42%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5317      0.23%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            8975      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           94493      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2352540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076875                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.436171                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1970646                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        98639                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           245209                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          264                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37781                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19115                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1243832                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37781                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1978081                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64367                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        13625                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           239286                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        19399                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1241219                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           981                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        17547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1634191                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5631763                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5631763                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1301955                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          332210                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            34673                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       218817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        36700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          315                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8317                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1233409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1146782                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1066                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       236180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       497513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2352540                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.487465                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.102751                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1847730     78.54%     78.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       166760      7.09%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       160356      6.82%     92.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        97647      4.15%     96.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        50811      2.16%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        13270      0.56%     99.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15291      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          371      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2352540                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2038     57.75%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           831     23.55%     81.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          660     18.70%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       902907     78.73%     78.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9222      0.80%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.54% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       198298     17.29%     96.84% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        36272      3.16%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1146782                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.451964                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3529                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003077                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4650699                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1469763                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1115884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1150311                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          871                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        46694                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1128                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37781                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          31591                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2344                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1233574                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           99                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       218817                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        36700                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        17926                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1130376                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       194854                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16406                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              231116                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          171248                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             36262                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.445498                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1116311                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1115884                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           675243                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1490881                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439787                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.452915                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       880867                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       994888                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       238727                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        16727                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2314759                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.429802                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297592                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1942806     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       146986      6.35%     90.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        94031      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        29056      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        48681      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         9801      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6337      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5567      0.24%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31494      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2314759                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       880867                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        994888                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207688                       # Number of memory references committed
system.switch_cpus7.commit.loads               172116                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            152728                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           869869                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12658                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31494                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3516880                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2505056                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 184791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             880867                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               994888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       880867                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.880493                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.880493                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347163                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347163                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5243724                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1460541                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1309511                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l2.replacements                           1636                       # number of replacements
system.l2.tagsinuse                      32756.950131                       # Cycle average of tags in use
system.l2.total_refs                          1077703                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34393                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.334952                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1544.023790                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     21.792636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     52.195263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.978775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    221.073165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.432035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     42.156373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.773381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     51.015089                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.409477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     89.280067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.383838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     88.618195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.772450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     52.159030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.151946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     79.814970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2695.652395                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5500.993255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2159.139827                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3338.865363                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4565.550348                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4592.449865                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3356.517400                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4207.751199                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.047120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001593                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000549                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006747                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002725                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001592                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002436                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.082265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.167877                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.065892                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.101894                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.139330                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.140150                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.102433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.128410                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999663                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          374                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          547                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          344                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3427                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1599                       # number of Writeback hits
system.l2.Writeback_hits::total                  1599                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          301                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          642                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          374                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          344                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3435                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          301                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          642                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          306                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          374                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          545                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          547                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          371                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          344                       # number of overall hits
system.l2.overall_hits::total                    3435                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          433                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           85                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          199                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          195                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          172                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1571                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           64                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  64                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           85                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          172                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1635                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          100                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          497                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           85                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          119                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          199                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          195                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          172                       # number of overall misses
system.l2.overall_misses::total                  1635                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4034780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     15025726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3847451                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     65692921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3529898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     13028518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2052760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     17763059                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2187175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     29942895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2157124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     29655716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2192068                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     18235451                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2252207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     25952507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       237550256                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      9622523                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9622523                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4034780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     15025726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3847451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     75315444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3529898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     13028518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2052760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     17763059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2187175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     29942895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2157124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     29655716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2192068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     18235451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2252207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     25952507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        247172779                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4034780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     15025726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3847451                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     75315444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3529898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     13028518                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2052760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     17763059                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2187175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     29942895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2157124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     29655716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2192068                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     18235451                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2252207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     25952507                       # number of overall miss cycles
system.l2.overall_miss_latency::total       247172779                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4998                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1599                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1599                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          742                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5070                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          742                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5070                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.251256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.403918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.920000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.218509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.241379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.267473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.262803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.247465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.314326                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.955224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888889                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.436348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.920000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.217391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.241379                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.267473                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.262803                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.247465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322485                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.436348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.920000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.217391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.241379                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.267473                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.262803                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.247465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322485                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149436.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150257.260000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153898.040000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151715.752887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153473.826087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 153276.682353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 146625.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149269.403361                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 156226.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150466.809045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154080.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152080.594872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156576.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149470.909836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150147.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150886.668605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151209.583705                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150351.921875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150351.921875                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149436.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150257.260000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153898.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151540.128773                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153473.826087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 153276.682353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 146625.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149269.403361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 156226.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150466.809045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154080.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152080.594872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156576.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149470.909836                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150147.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150886.668605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151176.011621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149436.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150257.260000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153898.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151540.128773                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153473.826087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 153276.682353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 146625.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149269.403361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 156226.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150466.809045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154080.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152080.594872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156576.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149470.909836                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150147.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150886.668605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151176.011621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  725                       # number of writebacks
system.l2.writebacks::total                       725                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          433                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           85                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1571                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           64                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             64                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1635                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1635                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2463242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9202116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2392056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     40466822                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2192047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      8078139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1238465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10834888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1372720                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     18361591                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1340786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     18295693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1377658                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     11131497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1379322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     15935421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    146062463                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      5891009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5891009                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2463242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9202116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2392056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     46357831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2192047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8078139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1238465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10834888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1372720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     18361591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1340786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     18295693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1377658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     11131497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1379322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     15935421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    151953472                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2463242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9202116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2392056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     46357831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2192047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8078139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1238465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10834888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1372720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     18361591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1340786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     18295693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1377658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     11131497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1379322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     15935421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    151953472                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.403918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.920000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.218509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.241379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.267473                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.262803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.247465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.314326                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.955224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.436348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.920000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.217391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.241379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.267473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.262803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.247465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.436348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.920000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.217391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.241379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.267473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.262803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.247465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322485                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91231.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92021.160000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95682.240000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93456.863741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95306.391304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95036.929412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88461.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91049.478992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 98051.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92269.301508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95770.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93824.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98404.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91241.778689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91954.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92647.796512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92974.196690                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92047.015625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92047.015625                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91231.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92021.160000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95682.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93275.313883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95306.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 95036.929412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88461.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91049.478992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 98051.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92269.301508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95770.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93824.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98404.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91241.778689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91954.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92647.796512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92937.903364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91231.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92021.160000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95682.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93275.313883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95306.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 95036.929412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88461.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91049.478992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 98051.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92269.301508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95770.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93824.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98404.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91241.778689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91954.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92647.796512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92937.903364                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.050725                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132714                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488358.559524                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.050725                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036940                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798158                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124750                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124750                       # number of overall hits
system.cpu0.icache.overall_hits::total         124750                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5335898                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5335898                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5335898                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5335898                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5335898                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5335898                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124788                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124788                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124788                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124788                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 140418.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 140418.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 140418.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 140418.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 140418.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 140418.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4405022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4405022                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4405022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4405022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4405022                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4405022                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151897.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 151897.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 151897.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 151897.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 151897.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 151897.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322536                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.834094                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.282116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.717884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559696                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440304                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155378                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155378                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155378                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155378                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1263                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    136060517                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    136060517                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266446                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266446                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    137326963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    137326963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    137326963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    137326963                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156641                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014488                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008063                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008063                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008063                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109110.278268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109110.278268                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79152.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79152.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108730.770388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108730.770388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108730.770388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108730.770388                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           93                       # number of writebacks
system.cpu0.dcache.writebacks::total               93                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          862                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35699692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35699692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35891992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35891992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35891992                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35891992                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89697.718593                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89697.718593                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89506.214464                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89506.214464                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89506.214464                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89506.214464                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.434503                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753891701                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1461030.428295                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.434503                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029542                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.814799                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       120564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         120564                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       120564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          120564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       120564                       # number of overall hits
system.cpu1.icache.overall_hits::total         120564                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4958586                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4958586                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4958586                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4958586                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4958586                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4958586                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       120596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       120596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       120596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154955.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154955.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154955.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154955.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154955.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154955.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4183066                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4183066                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4183066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4183066                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4183066                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4183066                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160887.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160887.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160887.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160887.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160887.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160887.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1139                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125626609                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1395                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              90054.916846                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.486785                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.513215                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.744089                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.255911                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        91361                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          91361                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        73368                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         73368                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          154                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       164729                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          164729                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       164729                       # number of overall hits
system.cpu1.dcache.overall_hits::total         164729                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2543                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          494                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3037                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3037                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    311687336                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    311687336                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     86297429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     86297429                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    397984765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    397984765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    397984765                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    397984765                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        93904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        93904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73862                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       167766                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       167766                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       167766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       167766                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027081                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006688                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006688                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018103                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018103                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018103                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018103                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122566.785686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122566.785686                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 174691.151822                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 174691.151822                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 131045.362200                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131045.362200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 131045.362200                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131045.362200                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          573                       # number of writebacks
system.cpu1.dcache.writebacks::total              573                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1471                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1471                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          427                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          427                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1898                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1898                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1072                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1072                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           67                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1139                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1139                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113024633                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113024633                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10379623                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10379623                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    123404256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    123404256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    123404256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    123404256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011416                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011416                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006789                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006789                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006789                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006789                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105433.426306                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105433.426306                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 154919.746269                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 154919.746269                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 108344.386304                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108344.386304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 108344.386304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108344.386304                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               466.675030                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753574666                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   480                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1569947.220833                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.675030                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.018710                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.747877                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125325                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125325                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125325                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125325                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125325                       # number of overall hits
system.cpu2.icache.overall_hits::total         125325                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4973294                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4973294                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4973294                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4973294                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4973294                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4973294                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125358                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125358                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125358                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125358                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125358                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125358                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150705.878788                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150705.878788                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150705.878788                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150705.878788                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150705.878788                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150705.878788                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3919552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3919552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3919552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3919552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3919552                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3919552                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156782.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156782.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156782.080000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156782.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156782.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156782.080000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   391                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               109420373                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169119.587326                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   141.447729                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   114.552271                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.552530                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.447470                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        98185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          98185                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72097                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          181                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       170282                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          170282                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       170282                       # number of overall hits
system.cpu2.dcache.overall_hits::total         170282                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          995                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            5                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1000                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1000                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     97045195                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     97045195                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       343972                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       343972                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     97389167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     97389167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     97389167                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     97389167                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        99180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        99180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72102                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72102                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       171282                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       171282                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       171282                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       171282                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010032                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010032                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000069                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000069                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005838                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005838                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005838                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005838                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97532.859296                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97532.859296                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 68794.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68794.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97389.167000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97389.167000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97389.167000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97389.167000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          609                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          391                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     33990749                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     33990749                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     34118949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     34118949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     34118949                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     34118949                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002283                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002283                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002283                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002283                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87379.817481                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87379.817481                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87260.739130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87260.739130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87260.739130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87260.739130                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.772598                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707534                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.254032                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.772598                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022071                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794507                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123804                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123804                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123804                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123804                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123804                       # number of overall hits
system.cpu3.icache.overall_hits::total         123804                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2697635                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2697635                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2697635                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2697635                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2697635                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2697635                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       123823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       123823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       123823                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       123823                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       123823                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       123823                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 141980.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 141980.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 141980.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 141980.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 141980.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 141980.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2186678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2186678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2186678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2186678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2186678                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2186678                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156191.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156191.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156191.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156191.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156191.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156191.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   493                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118289968                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              157930.531375                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.694720                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.305280                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.627714                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.372286                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71747                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71747                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          168                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157574                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157574                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157574                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157574                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1690                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1758                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    189735264                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    189735264                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6906932                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6906932                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    196642196                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    196642196                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    196642196                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    196642196                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71815                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71815                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159332                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159332                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019311                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011034                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011034                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011034                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011034                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112269.386982                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112269.386982                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 101572.529412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101572.529412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111855.629124                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111855.629124                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111855.629124                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111855.629124                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu3.dcache.writebacks::total              212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     44155072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     44155072                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     44155072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     44155072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     44155072                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     44155072                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003094                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003094                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89564.040568                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89564.040568                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89564.040568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89564.040568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89564.040568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89564.040568                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.408706                       # Cycle average of tags in use
system.cpu4.icache.total_refs               769306720                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1381161.077199                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.408706                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021488                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891681                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122003                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122003                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122003                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122003                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122003                       # number of overall hits
system.cpu4.icache.overall_hits::total         122003                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2817412                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2817412                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2817412                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2817412                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2817412                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2817412                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122020                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122020                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122020                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122020                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122020                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122020                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000139                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165730.117647                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165730.117647                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165730.117647                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165730.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165730.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165730.117647                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2306636                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2306636                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2306636                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2306636                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2306636                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2306636                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164759.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164759.714286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164759.714286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164759.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164759.714286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164759.714286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   744                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               289563348                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1000                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              289563.348000                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   100.822870                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   155.177130                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.393839                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.606161                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       313049                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         313049                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       170847                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        170847                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           85                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           84                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       483896                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          483896                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       483896                       # number of overall hits
system.cpu4.dcache.overall_hits::total         483896                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2605                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2605                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2605                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2605                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2605                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2605                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    270003784                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    270003784                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    270003784                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    270003784                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    270003784                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    270003784                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       315654                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       315654                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       170847                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       170847                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       486501                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       486501                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       486501                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       486501                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008253                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008253                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005355                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005355                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005355                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005355                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 103648.285605                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 103648.285605                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 103648.285605                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 103648.285605                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 103648.285605                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 103648.285605                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          175                       # number of writebacks
system.cpu4.dcache.writebacks::total              175                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1861                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1861                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1861                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1861                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1861                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1861                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          744                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          744                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          744                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          744                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          744                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          744                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     69968782                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     69968782                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     69968782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     69968782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     69968782                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     69968782                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002357                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001529                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001529                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001529                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001529                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94044.061828                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94044.061828                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94044.061828                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94044.061828                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94044.061828                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94044.061828                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.383032                       # Cycle average of tags in use
system.cpu5.icache.total_refs               769306644                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1381160.940754                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.383032                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021447                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891639                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       121927                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         121927                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       121927                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          121927                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       121927                       # number of overall hits
system.cpu5.icache.overall_hits::total         121927                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2802322                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2802322                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2802322                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2802322                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2802322                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2802322                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       121944                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       121944                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       121944                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       121944                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       121944                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       121944                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000139                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000139                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164842.470588                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164842.470588                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164842.470588                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164842.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164842.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164842.470588                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2310124                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2310124                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2310124                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2310124                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2310124                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2310124                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165008.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165008.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165008.857143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165008.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165008.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165008.857143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   742                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               289563310                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   998                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              290143.597194                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.752092                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.247908                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.393563                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.606437                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       313044                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         313044                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       170813                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        170813                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           84                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       483857                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          483857                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       483857                       # number of overall hits
system.cpu5.dcache.overall_hits::total         483857                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2592                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2592                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2592                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2592                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2592                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2592                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    269063959                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    269063959                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    269063959                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    269063959                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    269063959                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    269063959                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       315636                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       315636                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       170813                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       170813                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       486449                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       486449                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       486449                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       486449                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008212                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008212                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005328                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005328                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005328                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005328                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 103805.539738                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 103805.539738                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 103805.539738                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 103805.539738                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 103805.539738                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 103805.539738                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          174                       # number of writebacks
system.cpu5.dcache.writebacks::total              174                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1850                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1850                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1850                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1850                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1850                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1850                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          742                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          742                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          742                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     69810408                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     69810408                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     69810408                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     69810408                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     69810408                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     69810408                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001525                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001525                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001525                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001525                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94084.107817                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94084.107817                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94084.107817                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94084.107817                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94084.107817                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94084.107817                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.771653                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750707519                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513523.223790                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.771653                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022070                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794506                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123789                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123789                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123789                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123789                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123789                       # number of overall hits
system.cpu6.icache.overall_hits::total         123789                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2917035                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2917035                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2917035                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2917035                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2917035                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2917035                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123808                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123808                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123808                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123808                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123808                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123808                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153528.157895                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153528.157895                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153528.157895                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153528.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153528.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153528.157895                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2345572                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2345572                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2345572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2345572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2345572                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2345572                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167540.857143                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167540.857143                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167540.857143                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167540.857143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167540.857143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167540.857143                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   493                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118289950                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              157930.507343                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.666030                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.333970                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.627602                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.372398                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        85812                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          85812                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71744                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71744                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          164                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       157556                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          157556                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       157556                       # number of overall hits
system.cpu6.dcache.overall_hits::total         157556                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1690                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1758                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1758                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    190000005                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    190000005                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7360033                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7360033                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    197360038                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    197360038                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    197360038                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    197360038                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        87502                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        87502                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71812                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71812                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       159314                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       159314                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       159314                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       159314                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019314                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019314                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000947                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011035                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011035                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011035                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011035                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112426.038462                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112426.038462                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 108235.779412                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 108235.779412                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112263.957907                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112263.957907                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112263.957907                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112263.957907                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu6.dcache.writebacks::total              204                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1197                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1265                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1265                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          493                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          493                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          493                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     44321307                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     44321307                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     44321307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     44321307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     44321307                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     44321307                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003095                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003095                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003095                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003095                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89901.231237                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89901.231237                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89901.231237                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89901.231237                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89901.231237                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89901.231237                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               539.151096                       # Cycle average of tags in use
system.cpu7.icache.total_refs               647141415                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1196194.852126                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.151096                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021075                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.864024                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124343                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124343                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124343                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124343                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124343                       # number of overall hits
system.cpu7.icache.overall_hits::total         124343                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2759825                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2759825                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2759825                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2759825                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2759825                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2759825                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124360                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124360                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124360                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124360                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124360                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124360                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 162342.647059                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 162342.647059                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 162342.647059                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 162342.647059                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 162342.647059                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 162342.647059                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           15                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           15                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2419521                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2419521                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2419521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2419521                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2419521                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2419521                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161301.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161301.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161301.400000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161301.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161301.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161301.400000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   516                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151389602                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              196100.520725                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   132.082164                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   123.917836                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.515946                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.484054                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       177407                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         177407                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       212814                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          212814                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       212814                       # number of overall hits
system.cpu7.dcache.overall_hits::total         212814                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1819                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1819                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1819                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1819                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1819                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1819                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    189576131                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    189576131                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    189576131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    189576131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    189576131                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    189576131                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       179226                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       179226                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       214633                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       214633                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       214633                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       214633                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010149                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010149                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008475                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008475                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 104219.973062                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 104219.973062                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 104219.973062                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 104219.973062                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 104219.973062                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 104219.973062                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu7.dcache.writebacks::total               72                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1303                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1303                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1303                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1303                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1303                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1303                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          516                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          516                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          516                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     50281827                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     50281827                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     50281827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     50281827                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     50281827                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     50281827                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002404                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002404                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002404                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97445.401163                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97445.401163                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97445.401163                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97445.401163                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97445.401163                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97445.401163                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
