1802
0	# VLIW
0	# RISC
0	# Embedded
0	# CISC
0	# 16-bit
1	# 8-bit
1976	# Year introduced
2	# Endian 0=little 1=big 2=neither
8	# Wordsize (bits)
1	# size of smallest instruction (bytes)
3	# size of largest instruction (bytes)
1	# numer of arguments to typical opcode
17	# number of general purpose registers
0	# has a 0 register
1	# has unaligned memory access
1	# has auto-incrementing addressing mode
0.000000	# hardware divide 1.0=full 0.7=no remainder 0.3=pipelined
1	# has status flag register
0	# has branch delay slot
1	# has predication
0	# log2 of virt address of first instruction
0	# virt address of first instruction
