#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 22 14:45:06 2019
# Process ID: 42804
# Current directory: C:/Users/Brad/pipelinedMIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37612 C:\Users\Brad\pipelinedMIPS32\MIPS32.xpr
# Log file: C:/Users/Brad/pipelinedMIPS32/vivado.log
# Journal file: C:/Users/Brad/pipelinedMIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Brad/pipelinedMIPS32/MIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 817.145 ; gain = 78.125
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 17:07:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Apr 22 17:08:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fetch.v] -no_script -reset -force -quiet
remove_files  C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fetch.v
file delete -force C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fetch.v
export_ip_user_files -of_objects  [get_files C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/decode.v] -no_script -reset -force -quiet
remove_files  C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/decode.v
file delete -force C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/decode.v
export_ip_user_files -of_objects  [get_files C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/execute.v] -no_script -reset -force -quiet
remove_files  C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/execute.v
file delete -force C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/execute.v
export_ip_user_files -of_objects  [get_files C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/writeback.v] -no_script -reset -force -quiet
remove_files  C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/writeback.v
file delete -force C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/writeback.v
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 17:52:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 977.430 ; gain = 115.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized1' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized3' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized3' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized4' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:125]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized5' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized5' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.777 ; gain = 161.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.777 ; gain = 161.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.777 ; gain = 161.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.586 ; gain = 505.316
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.586 ; gain = 505.605
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 18:22:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 18:26:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 18:47:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 18:55:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 18:57:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:07:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:18:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:29:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:40:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:46:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:01:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:04:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:09:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:14:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:33:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:35:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2092.883 ; gain = 22.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized1' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized3' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized3' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized4' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized5' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized5' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
WARNING: [Synth 8-3331] design divider_circuit has unconnected port en
WARNING: [Synth 8-3331] design combinational_multiplier has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.652 ; gain = 55.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.652 ; gain = 55.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2125.652 ; gain = 55.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.680 ; gain = 199.238
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.680 ; gain = 199.238
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 20:52:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2269.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized1' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized3' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized3' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized4' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized5' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized5' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
WARNING: [Synth 8-3331] design divider_circuit has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2269.680 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2269.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2269.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.730 ; gain = 25.051
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2294.730 ; gain = 25.051
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 21:02:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_fpga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2294.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized1' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized3' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized3' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized4' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized5' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized5' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2294.730 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2294.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2294.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.539 ; gain = 30.809
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2325.539 ; gain = 30.809
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2325.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized1' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized3' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized3' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 133 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized4' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst__parameterized5' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst__parameterized5' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:105]
INFO: [Synth 8-6155] done synthesizing module 'mips_fpga' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/mips_fpga.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.473 ; gain = 45.934
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 21:07:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Apr 22 21:08:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/impl_1/runme.log
reset_run impl_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:196]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:278]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:297]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=18)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=4)
Compiling module xil_defaultlib.dreg_sync_rst
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=64)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=148)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=133)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.combinational_multiplier
Compiling module xil_defaultlib.divider_circuit
Compiling module xil_defaultlib.mul_div_unit
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=1)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:34 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.473 ; gain = 0.000
# run 1000ns
$finish called at time : 955 ns : File "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 266
xsim: Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2371.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 2371.473 ; gain = 0.000
run all
set_msg_config -suppress -id {Synth 8-327} -string {{WARNING: [Synth 8-327] inferring latch for variable 'mul_high_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:16]} } 
set_msg_config -suppress -id {Synth 8-327} -string {{WARNING: [Synth 8-327] inferring latch for variable 'mul_low_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:16]} } 
set_msg_config -suppress -id {Synth 8-327} -string {{WARNING: [Synth 8-327] inferring latch for variable 'outQ_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:16]} } 
set_msg_config -suppress -id {Synth 8-327} -string {{WARNING: [Synth 8-327] inferring latch for variable 'outR_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:17]} } 
close [ open C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dff_pre_clr.v w ]
add_files C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dff_pre_clr.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2371.473 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:278]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:297]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port hilo_sel on this module [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v:147]
ERROR: [VRFC 10-2063] Module <mips> not found while processing module instance <mips> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:147]
ERROR: [VRFC 10-2063] Module <imem> not found while processing module instance <imem> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:254]
ERROR: [VRFC 10-2063] Module <dmem> not found while processing module instance <dmem> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:259]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.473 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:278]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:297]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port hilo_sel on this module [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:188]
ERROR: [VRFC 10-2063] Module <dreg_sync_rst> not found while processing module instance <csRegE> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:375]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <pc_plus_4> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:455]
ERROR: [VRFC 10-2063] Module <mux2> not found while processing module instance <pc_src_mux> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:467]
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <rf> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:515]
ERROR: [VRFC 10-2063] Module <ext_unit> not found while processing module instance <ext_imm> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:560]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <alu> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:578]
ERROR: [VRFC 10-2063] Module <mul_div_unit> not found while processing module instance <mul_div> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:592]
ERROR: [VRFC 10-2063] Module <dreg> not found while processing module instance <high_reg> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:613]
ERROR: [VRFC 10-2063] Module <controlunit> not found while processing module instance <cu> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:304]
ERROR: [VRFC 10-2063] Module <imem> not found while processing module instance <imem> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:254]
ERROR: [VRFC 10-2063] Module <dmem> not found while processing module instance <dmem> [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v:259]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:276]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:295]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=18)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=4)
Compiling module xil_defaultlib.dreg_sync_rst
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=64)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=148)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=133)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.combinational_multiplier
Compiling module xil_defaultlib.divider_circuit
Compiling module xil_defaultlib.mul_div_unit
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 955 ns : File "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 264
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.473 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:276]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:295]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=18)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=4)
Compiling module xil_defaultlib.dreg_sync_rst
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=64)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=148)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=133)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.combinational_multiplier
Compiling module xil_defaultlib.divider_circuit
Compiling module xil_defaultlib.mul_div_unit
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 955 ns : File "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 264
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2371.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:276]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:295]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=18)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=4)
Compiling module xil_defaultlib.dreg_sync_rst
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=64)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=148)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=133)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.combinational_multiplier
Compiling module xil_defaultlib.divider_circuit
Compiling module xil_defaultlib.mul_div_unit
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 955 ns : File "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 264
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2371.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2371.473 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:325]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:325]
ERROR: [VRFC 10-2787] module datapath ignored due to previous errors [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-756] identifier alu_pb is used before its declaration [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_sync_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:276]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:295]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19e17cd5c1c14c1baa3ee85d0e03626f --incr --debug typical --relax --mt 2 -d SIM= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=18)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=4)
Compiling module xil_defaultlib.dreg_sync_rst
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=64)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=148)
Compiling module xil_defaultlib.dreg_sync_rst(WIDTH=133)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ext_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.combinational_multiplier
Compiling module xil_defaultlib.divider_circuit
Compiling module xil_defaultlib.mul_div_unit
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brad/pipelinedMIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 955 ns : File "C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 264
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 22:50:40 2019...
