===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2701 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2400 ( 14.8%)    0.2400 ( 18.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1965 ( 12.1%)    0.1965 ( 15.5%)    Parse modules
    0.0398 (  2.5%)    0.0398 (  3.1%)    Verify circuit
    1.0769 ( 66.6%)    0.7291 ( 57.4%)  'firrtl.circuit' Pipeline
    0.1201 (  7.4%)    0.0661 (  5.2%)    'firrtl.module' Pipeline
    0.1103 (  6.8%)    0.0606 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0098 (  0.6%)    0.0054 (  0.4%)      LowerCHIRRTLPass
    0.0126 (  0.8%)    0.0126 (  1.0%)    InferWidths
    0.0577 (  3.6%)    0.0577 (  4.5%)    InferResets
    0.0045 (  0.3%)    0.0045 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0100 (  0.6%)    0.0100 (  0.8%)    WireDFT
    0.0100 (  0.6%)    0.0100 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0578 (  3.6%)    0.0578 (  4.5%)    LowerFIRRTLTypes
    0.6221 ( 38.5%)    0.3283 ( 25.8%)    'firrtl.module' Pipeline
    0.0742 (  4.6%)    0.0417 (  3.3%)      ExpandWhens
    0.0011 (  0.1%)    0.0006 (  0.0%)      RemoveInvalid
    0.5169 ( 31.9%)    0.2696 ( 21.2%)      Canonicalizer
    0.0299 (  1.8%)    0.0163 (  1.3%)      InferReadWrite
    0.0232 (  1.4%)    0.0232 (  1.8%)    Inliner
    0.0235 (  1.5%)    0.0235 (  1.8%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1077 (  6.7%)    0.1077 (  8.5%)    'firrtl.module' Pipeline
    0.1077 (  6.7%)    0.1077 (  8.5%)      Canonicalizer
    0.0095 (  0.6%)    0.0095 (  0.7%)    RemoveUnusedPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0089 (  0.5%)    0.0089 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1083 (  6.7%)    0.1083 (  8.5%)  LowerFIRRTLToHW
    0.0010 (  0.1%)    0.0010 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0925 (  5.7%)    0.0925 (  7.3%)  'hw.module' Pipeline
    0.0241 (  1.5%)    0.0241 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0584 (  3.6%)    0.0584 (  4.6%)    Canonicalizer
    0.0100 (  0.6%)    0.0100 (  0.8%)    HWCleanup
    0.0136 (  0.8%)    0.0136 (  1.1%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0128 (  0.8%)    0.0128 (  1.0%)    PrettifyVerilog
    0.0822 (  5.1%)    0.0822 (  6.5%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6180 (100.0%)    1.2701 (100.0%)  Total

{
  totalTime: 1.283,
  maxMemory: 71065600
}
