Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Mar  9 23:56:47 2021
| Host         : DESKTOP-VC4VFJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_of_life_v1_0_control_sets_placed.rpt
| Design       : game_of_life_v1_0
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           17 |
| Yes          | No                    | No                     |             224 |          201 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             289 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+-------------------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------+-------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | s00_axi_arvalid_IBUF          | CACORE/reset                  |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | s00_axi_awvalid_IBUF          | CACORE/reset                  |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | s00_axi_aresetn_IBUF          |                               |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                               | CACORE/reset                  |               11 |             13 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLCR             | CACORE/reset                  |                7 |             29 |
|  s00_axi_aclk_IBUF_BUFG |                               | Register_GOLDOR[31]_i_1_n_0   |                6 |             32 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLDIR            | CACORE/reset                  |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG | WriteEnable_GOLICR            | CACORE/reset                  |               14 |             32 |
|  s00_axi_aclk_IBUF_BUFG | set_iteration_pulse           | CACORE/reset                  |               13 |             32 |
|  s00_axi_aclk_IBUF_BUFG | set_load_ca                   | cnt_shifted_bit_wr[0]_i_1_n_0 |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | set_read_ca                   | cnt_shifted_bit_re[0]_i_1_n_0 |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | CACORE/cnt_cell_wr[0]_i_1_n_0 | CACORE/cnt_cell_re[0]_i_1_n_0 |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | CACORE/cnt_iter[0]_i_2_n_0    | CACORE/cnt_iter0              |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | CACORE/cnt_cell_re[0]_i_2_n_0 | CACORE/cnt_cell_re[0]_i_1_n_0 |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                               |                               |               16 |             43 |
|  s00_axi_aclk_IBUF_BUFG | CACORE/internal_ce_reg_n_0    |                               |              199 |            216 |
+-------------------------+-------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 8      |                     1 |
| 13     |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


