#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d13ac4fdb0 .scope module, "tt_um_jk2102_tb" "tt_um_jk2102_tb" 2 3;
 .timescale -6 -9;
L_000001d13ac3f710 .functor BUFZ 1, L_000001d13ad40520, C4<0>, C4<0>, C4<0>;
L_000001d13ac3ff60 .functor BUFZ 1, L_000001d13ad41060, C4<0>, C4<0>, C4<0>;
v000001d13acf75e0_0 .net *"_ivl_12", 5 0, L_000001d13ad41e20;  1 drivers
v000001d13acf60a0_0 .net *"_ivl_14", 0 0, L_000001d13ad41c40;  1 drivers
v000001d13acf7720_0 .net *"_ivl_21", 5 0, L_000001d13ad40ca0;  1 drivers
v000001d13acf6460_0 .net *"_ivl_23", 0 0, L_000001d13ad41600;  1 drivers
v000001d13acf7400_0 .net *"_ivl_3", 0 0, L_000001d13ac3f710;  1 drivers
v000001d13acf7680_0 .net *"_ivl_7", 0 0, L_000001d13ac3ff60;  1 drivers
L_000001d13acf8a40 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d13acf7540_0 .net/2u *"_ivl_8", 5 0, L_000001d13acf8a40;  1 drivers
v000001d13acf68c0_0 .var "clk_tb", 0 0;
v000001d13acf74a0_0 .var "ena_tb", 0 0;
v000001d13acf77c0_0 .var "rst_n_tb", 0 0;
v000001d13acf7860_0 .var "scl_out_tb", 0 0;
v000001d13acf6500_0 .net "sda_in_tb", 0 0, L_000001d13ad40520;  1 drivers
v000001d13acf7a40_0 .net "sda_oe_tb", 0 0, L_000001d13ad41060;  1 drivers
v000001d13acf7b80_0 .var "sda_out_tb", 0 0;
v000001d13acf6780_0 .var "ui_in_tb", 7 0;
v000001d13acf7900_0 .net "uio_oe_tb", 7 0, L_000001d13ad41b00;  1 drivers
v000001d13acf7ae0_0 .net "uio_out_tb", 7 0, L_000001d13ad41d80;  1 drivers
v000001d13acf72c0_0 .net "uo_out_tb", 7 0, L_000001d13ad419c0;  1 drivers
L_000001d13ad41920 .concat [ 1 1 6 0], v000001d13acf7860_0, v000001d13acf7b80_0, L_000001d13acf8a40;
L_000001d13ad41d80 .concat8 [ 1 1 6 0], L_000001d13ad41c40, L_000001d13ac3f710, L_000001d13ad41e20;
L_000001d13ad41e20 .part L_000001d13ad41ce0, 2, 6;
L_000001d13ad40520 .part L_000001d13ad41ce0, 1, 1;
L_000001d13ad41c40 .part L_000001d13ad41ce0, 0, 1;
L_000001d13ad41b00 .concat8 [ 1 1 6 0], L_000001d13ad41600, L_000001d13ac3ff60, L_000001d13ad40ca0;
L_000001d13ad40ca0 .part L_000001d13ad40480, 2, 6;
L_000001d13ad41060 .part L_000001d13ad40480, 1, 1;
L_000001d13ad41600 .part L_000001d13ad40480, 0, 1;
S_000001d13ac16860 .scope module, "dut" "tt_um_jk2102" 2 20, 3 4 0, S_000001d13ac4fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000001d13ac3fb00 .functor AND 1, v000001d13acf74a0_0, L_000001d13ad41a60, C4<1>, C4<1>;
L_000001d13ac3f860 .functor AND 1, L_000001d13ac3fb00, L_000001d13ad41ec0, C4<1>, C4<1>;
L_000001d13ac3fe80 .functor AND 1, v000001d13acf74a0_0, L_000001d13ad41a60, C4<1>, C4<1>;
v000001d13acf1c90_0 .var "I2C_active", 0 0;
L_000001d13acf8068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf0930_0 .net/2u *"_ivl_0", 0 0, L_000001d13acf8068;  1 drivers
v000001d13acf0070_0 .net *"_ivl_12", 0 0, L_000001d13ac3fb00;  1 drivers
v000001d13acf0110_0 .net *"_ivl_15", 0 0, L_000001d13ad41ec0;  1 drivers
L_000001d13acf85c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf01b0_0 .net/2u *"_ivl_28", 0 0, L_000001d13acf85c0;  1 drivers
L_000001d13acf8608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf0250_0 .net/2u *"_ivl_30", 0 0, L_000001d13acf8608;  1 drivers
L_000001d13acf8650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf02f0_0 .net/2u *"_ivl_32", 0 0, L_000001d13acf8650;  1 drivers
L_000001d13acf8698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf2e40_0 .net/2u *"_ivl_34", 0 0, L_000001d13acf8698;  1 drivers
L_000001d13acf86e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf2a80_0 .net/2u *"_ivl_36", 0 0, L_000001d13acf86e0;  1 drivers
L_000001d13acf8728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf3d40_0 .net/2u *"_ivl_38", 0 0, L_000001d13acf8728;  1 drivers
L_000001d13acf8140 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001d13acf3c00_0 .net/2u *"_ivl_4", 2 0, L_000001d13acf8140;  1 drivers
L_000001d13acf8770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf3660_0 .net/2u *"_ivl_40", 0 0, L_000001d13acf8770;  1 drivers
L_000001d13acf87b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf3ca0_0 .net/2u *"_ivl_44", 0 0, L_000001d13acf87b8;  1 drivers
L_000001d13acf8800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf2260_0 .net/2u *"_ivl_46", 0 0, L_000001d13acf8800;  1 drivers
L_000001d13acf8848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf2da0_0 .net/2u *"_ivl_48", 0 0, L_000001d13acf8848;  1 drivers
L_000001d13acf8890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf3ac0_0 .net/2u *"_ivl_50", 0 0, L_000001d13acf8890;  1 drivers
L_000001d13acf88d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf2080_0 .net/2u *"_ivl_52", 0 0, L_000001d13acf88d8;  1 drivers
L_000001d13acf8920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf3980_0 .net/2u *"_ivl_54", 0 0, L_000001d13acf8920;  1 drivers
v000001d13acf28a0_0 .net *"_ivl_57", 0 0, L_000001d13ad40840;  1 drivers
L_000001d13acf8968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d13acf35c0_0 .net/2u *"_ivl_58", 0 0, L_000001d13acf8968;  1 drivers
L_000001d13acf89b0 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v000001d13acf3de0_0 .net/2u *"_ivl_62", 6 0, L_000001d13acf89b0;  1 drivers
v000001d13acf2620_0 .net *"_ivl_64", 7 0, L_000001d13ad40d40;  1 drivers
L_000001d13acf89f8 .functor BUFT 1, C4<1000000>, C4<0>, C4<0>, C4<0>;
v000001d13acf2b20_0 .net/2u *"_ivl_66", 6 0, L_000001d13acf89f8;  1 drivers
v000001d13acf2800_0 .net *"_ivl_68", 7 0, L_000001d13ad41560;  1 drivers
v000001d13acf3e80_0 .net *"_ivl_7", 3 0, L_000001d13acf7f40;  1 drivers
v000001d13acf3f20_0 .net "clk", 0 0, v000001d13acf68c0_0;  1 drivers
v000001d13acf2ee0_0 .net "clk_div", 4 0, L_000001d13ac3f940;  1 drivers
v000001d13acf2bc0_0 .net "count", 7 0, L_000001d13ac3fda0;  1 drivers
v000001d13acf2440_0 .net "count_done", 7 0, L_000001d13ac3fbe0;  1 drivers
v000001d13acf38e0_0 .net "div_clk", 0 0, L_000001d13acf7040;  1 drivers
v000001d13acf2580_0 .net "done", 0 0, v000001d13acee7e0_0;  1 drivers
v000001d13acf2300_0 .net "ena", 0 0, v000001d13acf74a0_0;  1 drivers
v000001d13acf2f80_0 .net "period", 13 0, L_000001d13acf7360;  1 drivers
v000001d13acf3a20_0 .net "pulse_out", 0 0, v000001d13aceee20_0;  1 drivers
v000001d13acf3020_0 .net "reg_data_addr", 7 0, v000001d13acee600_0;  1 drivers
v000001d13acf30c0_0 .net "reg_data_in", 7 0, L_000001d13acf6f00;  1 drivers
v000001d13acf3700_0 .net "reg_data_out", 7 0, v000001d13acefaa0_0;  1 drivers
v000001d13acf24e0_0 .net "reg_write", 0 0, v000001d13acefd20_0;  1 drivers
v000001d13acf3b60_0 .net "rst_n", 0 0, v000001d13acf77c0_0;  1 drivers
v000001d13acf2940_0 .net "rstn_int", 0 0, L_000001d13acf70e0;  1 drivers
v000001d13acf26c0_0 .net "run_override", 0 0, L_000001d13ad405c0;  1 drivers
v000001d13acf2760_0 .net "run_ppt", 0 0, L_000001d13ad41a60;  1 drivers
v000001d13acf3160_0 .net "run_ppt_reg", 0 0, L_000001d13ac3f780;  1 drivers
v000001d13acf3840_0 .net "scl", 0 0, L_000001d13ad41240;  1 drivers
v000001d13acf2120_0 .net "sda", 0 0, L_000001d13ad40fc0;  1 drivers
v000001d13acf21c0_0 .net "sda_out", 0 0, v000001d13aceed80_0;  1 drivers
v000001d13acf29e0_0 .net "ui_in", 7 0, v000001d13acf6780_0;  1 drivers
v000001d13acf2c60_0 .net "uio_in", 7 0, L_000001d13ad41920;  1 drivers
v000001d13acf23a0_0 .net "uio_oe", 7 0, L_000001d13ad40480;  1 drivers
v000001d13acf3200_0 .net "uio_out", 7 0, L_000001d13ad41ce0;  1 drivers
v000001d13acf2d00_0 .net "uo_out", 7 0, L_000001d13ad419c0;  alias, 1 drivers
v000001d13acf32a0_0 .net "width", 13 0, L_000001d13ad40f20;  1 drivers
L_000001d13acf70e0 .functor MUXZ 1, L_000001d13acf8068, v000001d13acf77c0_0, v000001d13acf74a0_0, C4<>;
L_000001d13acf7f40 .part v000001d13acf6780_0, 0, 4;
L_000001d13acf7220 .concat [ 4 3 0 0], L_000001d13acf7f40, L_000001d13acf8140;
L_000001d13ad403e0 .part v000001d13acee600_0, 0, 4;
L_000001d13ad41ec0 .reduce/nor v000001d13acee7e0_0;
L_000001d13ad405c0 .part v000001d13acf6780_0, 4, 1;
L_000001d13ad41a60 .functor MUXZ 1, L_000001d13ad405c0, L_000001d13ac3f780, v000001d13acf1c90_0, C4<>;
L_000001d13ad41240 .part L_000001d13ad41920, 0, 1;
L_000001d13ad40fc0 .part L_000001d13ad41920, 1, 1;
LS_000001d13ad41ce0_0_0 .concat [ 1 1 1 1], L_000001d13acf8770, v000001d13aceed80_0, L_000001d13acf8728, L_000001d13acf86e0;
LS_000001d13ad41ce0_0_4 .concat [ 1 1 1 1], L_000001d13acf8698, L_000001d13acf8650, L_000001d13acf8608, L_000001d13acf85c0;
L_000001d13ad41ce0 .concat [ 4 4 0 0], LS_000001d13ad41ce0_0_0, LS_000001d13ad41ce0_0_4;
L_000001d13ad40840 .reduce/nor v000001d13aceed80_0;
LS_000001d13ad40480_0_0 .concat [ 1 1 1 1], L_000001d13acf8968, L_000001d13ad40840, L_000001d13acf8920, L_000001d13acf88d8;
LS_000001d13ad40480_0_4 .concat [ 1 1 1 1], L_000001d13acf8890, L_000001d13acf8848, L_000001d13acf8800, L_000001d13acf87b8;
L_000001d13ad40480 .concat [ 4 4 0 0], LS_000001d13ad40480_0_0, LS_000001d13ad40480_0_4;
L_000001d13ad40d40 .concat [ 7 1 0 0], L_000001d13acf89b0, L_000001d13acf7040;
L_000001d13ad41560 .concat [ 7 1 0 0], L_000001d13acf89f8, L_000001d13acf7040;
L_000001d13ad419c0 .functor MUXZ 8, L_000001d13ad41560, L_000001d13ad40d40, v000001d13aceee20_0, C4<>;
S_000001d13ac169f0 .scope module, "clk_div_inst" "clock_divider" 3 33, 4 3 0, S_000001d13ac16860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
L_000001d13acf80b0 .functor BUFT 1, C4<10101>, C4<0>, C4<0>, C4<0>;
v000001d13ac3f000_0 .net/2u *"_ivl_0", 4 0, L_000001d13acf80b0;  1 drivers
v000001d13ac3de80_0 .net *"_ivl_2", 0 0, L_000001d13acf6960;  1 drivers
L_000001d13acf80f8 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v000001d13ac3ece0_0 .net/2u *"_ivl_4", 4 0, L_000001d13acf80f8;  1 drivers
v000001d13ac3eec0_0 .net *"_ivl_6", 4 0, L_000001d13acf79a0;  1 drivers
v000001d13ac3f460_0 .net "clk", 0 0, v000001d13acf68c0_0;  alias, 1 drivers
v000001d13ac3da20_0 .net "clk_out", 0 0, L_000001d13acf7040;  alias, 1 drivers
v000001d13ac3f280_0 .var "counter", 20 0;
v000001d13ac3e1a0_0 .net "rst_n", 0 0, L_000001d13acf70e0;  alias, 1 drivers
v000001d13ac3ef60_0 .net "sel", 4 0, L_000001d13ac3f940;  alias, 1 drivers
v000001d13ac3e600_0 .var "sel_r", 4 0;
E_000001d13ac4aa10/0 .event negedge, v000001d13ac3e1a0_0;
E_000001d13ac4aa10/1 .event posedge, v000001d13ac3f460_0;
E_000001d13ac4aa10 .event/or E_000001d13ac4aa10/0, E_000001d13ac4aa10/1;
L_000001d13acf6960 .cmp/gt 5, L_000001d13acf80b0, v000001d13ac3e600_0;
L_000001d13acf79a0 .functor MUXZ 5, L_000001d13acf80f8, v000001d13ac3e600_0, L_000001d13acf6960, C4<>;
L_000001d13acf7040 .part/v v000001d13ac3f280_0, L_000001d13acf79a0, 1;
S_000001d13ac0b410 .scope module, "i2c_slave_inst" "i2c_slave" 3 41, 5 3 0, S_000001d13ac16860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 7 "slv_addr_in";
    .port_info 5 /INPUT 8 "reg_data_in";
    .port_info 6 /OUTPUT 8 "reg_data_out";
    .port_info 7 /OUTPUT 8 "reg_data_addr";
    .port_info 8 /OUTPUT 1 "reg_write";
P_000001d13ac0b5a0 .param/l "ACK_ADDR" 1 5 22, C4<011>;
P_000001d13ac0b5d8 .param/l "ACK_DATA" 1 5 25, C4<110>;
P_000001d13ac0b610 .param/l "ADDR" 1 5 21, C4<010>;
P_000001d13ac0b648 .param/l "IDLE" 1 5 19, C4<000>;
P_000001d13ac0b680 .param/l "READ" 1 5 23, C4<100>;
P_000001d13ac0b6b8 .param/l "STOPorSTART" 1 5 26, C4<111>;
P_000001d13ac0b6f0 .param/l "WRITE" 1 5 24, C4<101>;
v000001d13ac3e6a0_0 .var "bit_count", 2 0;
v000001d13acef460_0 .var "data_in", 7 0;
v000001d13acef500_0 .var "data_out", 7 0;
v000001d13aceea60_0 .var "reg_addr_or_data", 0 0;
v000001d13acee600_0 .var "reg_data_addr", 7 0;
v000001d13acef640_0 .net "reg_data_in", 7 0, L_000001d13acf6f00;  alias, 1 drivers
v000001d13acefaa0_0 .var "reg_data_out", 7 0;
v000001d13acefd20_0 .var "reg_write", 0 0;
v000001d13acee6a0_0 .net "rstn", 0 0, L_000001d13acf70e0;  alias, 1 drivers
v000001d13acef5a0_0 .net "scl", 0 0, L_000001d13ad41240;  alias, 1 drivers
v000001d13aceef60_0 .net "sda", 0 0, L_000001d13ad40fc0;  alias, 1 drivers
v000001d13aceed80_0 .var "sda_out", 0 0;
v000001d13acee740_0 .net "slv_addr_in", 6 0, L_000001d13acf7220;  1 drivers
v000001d13aceece0_0 .var "start_pattern", 0 0;
v000001d13acefc80_0 .var "state", 2 0;
v000001d13acefdc0_0 .var "stop_pattern", 0 0;
E_000001d13ac4b1d0/0 .event negedge, v000001d13ac3e1a0_0;
E_000001d13ac4b1d0/1 .event posedge, v000001d13acef5a0_0;
E_000001d13ac4b1d0 .event/or E_000001d13ac4b1d0/0, E_000001d13ac4b1d0/1;
E_000001d13ac4a3d0 .event negedge, v000001d13ac3e1a0_0, v000001d13acef5a0_0;
E_000001d13ac4ab90/0 .event negedge, v000001d13ac3e1a0_0;
E_000001d13ac4ab90/1 .event posedge, v000001d13aceef60_0;
E_000001d13ac4ab90 .event/or E_000001d13ac4ab90/0, E_000001d13ac4ab90/1;
E_000001d13ac4a7d0 .event negedge, v000001d13ac3e1a0_0, v000001d13aceef60_0;
S_000001d13abe36c0 .scope module, "pulse_counter_inst" "pulse_counter" 3 87, 6 2 0, S_000001d13ac16860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 8 "load_count";
    .port_info 5 /OUTPUT 8 "count";
    .port_info 6 /OUTPUT 1 "done";
L_000001d13ac3fbe0 .functor BUFZ 8, v000001d13aceec40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d13acef000_0 .net "clk", 0 0, L_000001d13acf7040;  alias, 1 drivers
v000001d13acee420_0 .net "count", 7 0, L_000001d13ac3fbe0;  alias, 1 drivers
v000001d13acee7e0_0 .var "done", 0 0;
v000001d13acef780_0 .net "in_pulse", 0 0, v000001d13aceee20_0;  alias, 1 drivers
v000001d13acefe60_0 .net "load_count", 7 0, L_000001d13ac3fda0;  alias, 1 drivers
v000001d13acef3c0_0 .var "prev_pulse", 0 0;
v000001d13aceec40_0 .var "pulse_count", 7 0;
v000001d13acef6e0_0 .net "rst_n", 0 0, L_000001d13acf70e0;  alias, 1 drivers
v000001d13aceeb00_0 .net "run", 0 0, L_000001d13ac3fe80;  1 drivers
E_000001d13ac4b890/0 .event negedge, v000001d13ac3e1a0_0;
E_000001d13ac4b890/1 .event posedge, v000001d13ac3da20_0;
E_000001d13ac4b890 .event/or E_000001d13ac4b890/0, E_000001d13ac4b890/1;
S_000001d13abe3850 .scope module, "pulse_gen_inst" "pulse_generator" 3 77, 7 3 0, S_000001d13ac16860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 14 "pulse_period";
    .port_info 4 /INPUT 14 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
v000001d13acee880_0 .net "clk", 0 0, L_000001d13acf7040;  alias, 1 drivers
v000001d13acef820_0 .var "counter", 13 0;
v000001d13aceee20_0 .var "pulse_active", 0 0;
v000001d13acee060_0 .net "pulse_out", 0 0, v000001d13aceee20_0;  alias, 1 drivers
v000001d13aceeec0_0 .net "pulse_period", 13 0, L_000001d13acf7360;  alias, 1 drivers
v000001d13acef8c0_0 .var "pulse_period_r", 13 0;
v000001d13acee920_0 .net "pulse_width", 13 0, L_000001d13ad40f20;  alias, 1 drivers
v000001d13acef960_0 .var "pulse_width_r", 13 0;
v000001d13acef280_0 .net "rst_n", 0 0, L_000001d13acf70e0;  alias, 1 drivers
v000001d13acefa00_0 .net "run", 0 0, L_000001d13ac3f860;  1 drivers
S_000001d13abe8d70 .scope module, "register_map_inst" "register_map" 3 56, 8 3 0, S_000001d13ac16860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /OUTPUT 5 "clk_div";
    .port_info 7 /OUTPUT 14 "period";
    .port_info 8 /OUTPUT 14 "width";
    .port_info 9 /OUTPUT 8 "count";
    .port_info 10 /OUTPUT 1 "run_ppt";
    .port_info 11 /INPUT 8 "count_done";
    .port_info 12 /INPUT 1 "done";
L_000001d13ac3f940 .functor BUFZ 5, v000001d13aceeba0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001d13ac3fda0 .functor BUFZ 8, v000001d13aceff00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d13ac3f780 .functor BUFZ 1, v000001d13acee4c0_0, C4<0>, C4<0>, C4<0>;
v000001d13aceeba0_0 .var "CLK_DIV", 4 0;
v000001d13acef0a0_0 .var "COUNT_DONE_L", 7 0;
v000001d13aceff00_0 .var "COUNT_L", 7 0;
v000001d13acee9c0_0 .var "DONE", 0 0;
v000001d13acee100_0 .var "PERIOD_H", 5 0;
v000001d13acee380_0 .var "PERIOD_L", 7 0;
v000001d13acee4c0_0 .var "RUN", 0 0;
v000001d13acee2e0_0 .var "WIDTH_H", 5 0;
v000001d13acefb40_0 .var "WIDTH_L", 7 0;
L_000001d13acf8188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d13acef140_0 .net/2u *"_ivl_0", 3 0, L_000001d13acf8188;  1 drivers
v000001d13acee560_0 .net *"_ivl_10", 0 0, L_000001d13acf7d60;  1 drivers
L_000001d13acf8260 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001d13acef1e0_0 .net/2u *"_ivl_12", 3 0, L_000001d13acf8260;  1 drivers
v000001d13acefbe0_0 .net *"_ivl_14", 0 0, L_000001d13acf7e00;  1 drivers
L_000001d13acf82a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d13acee1a0_0 .net/2u *"_ivl_16", 1 0, L_000001d13acf82a8;  1 drivers
v000001d13acee240_0 .net *"_ivl_18", 7 0, L_000001d13acf65a0;  1 drivers
v000001d13acef320_0 .net *"_ivl_2", 0 0, L_000001d13acf7c20;  1 drivers
L_000001d13acf82f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001d13acf0cf0_0 .net/2u *"_ivl_20", 3 0, L_000001d13acf82f0;  1 drivers
v000001d13acf0d90_0 .net *"_ivl_22", 0 0, L_000001d13acf6a00;  1 drivers
L_000001d13acf8338 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001d13acf0390_0 .net/2u *"_ivl_24", 3 0, L_000001d13acf8338;  1 drivers
v000001d13acf1d30_0 .net *"_ivl_26", 0 0, L_000001d13acf6140;  1 drivers
L_000001d13acf8380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d13acf0430_0 .net/2u *"_ivl_28", 1 0, L_000001d13acf8380;  1 drivers
v000001d13acf09d0_0 .net *"_ivl_30", 7 0, L_000001d13acf6aa0;  1 drivers
L_000001d13acf83c8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001d13acf1790_0 .net/2u *"_ivl_32", 3 0, L_000001d13acf83c8;  1 drivers
v000001d13acf0a70_0 .net *"_ivl_34", 0 0, L_000001d13acf6dc0;  1 drivers
L_000001d13acf8410 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001d13acf0b10_0 .net/2u *"_ivl_36", 3 0, L_000001d13acf8410;  1 drivers
v000001d13acf1830_0 .net *"_ivl_38", 0 0, L_000001d13acf61e0;  1 drivers
L_000001d13acf81d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d13acf04d0_0 .net/2u *"_ivl_4", 2 0, L_000001d13acf81d0;  1 drivers
L_000001d13acf8458 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001d13acf18d0_0 .net/2u *"_ivl_40", 6 0, L_000001d13acf8458;  1 drivers
v000001d13acf0570_0 .net *"_ivl_42", 7 0, L_000001d13acf6280;  1 drivers
L_000001d13acf84a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001d13acf1bf0_0 .net/2u *"_ivl_44", 3 0, L_000001d13acf84a0;  1 drivers
v000001d13acf1f10_0 .net *"_ivl_46", 0 0, L_000001d13acf6320;  1 drivers
L_000001d13acf84e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001d13acf0610_0 .net/2u *"_ivl_48", 3 0, L_000001d13acf84e8;  1 drivers
v000001d13acf15b0_0 .net *"_ivl_50", 0 0, L_000001d13acf63c0;  1 drivers
L_000001d13acf8530 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001d13acf06b0_0 .net/2u *"_ivl_52", 6 0, L_000001d13acf8530;  1 drivers
v000001d13acf13d0_0 .net *"_ivl_54", 7 0, L_000001d13acf6c80;  1 drivers
L_000001d13acf8578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d13acf0f70_0 .net/2u *"_ivl_56", 7 0, L_000001d13acf8578;  1 drivers
v000001d13acf1dd0_0 .net *"_ivl_58", 7 0, L_000001d13acf7180;  1 drivers
v000001d13acf1010_0 .net *"_ivl_6", 7 0, L_000001d13acf7cc0;  1 drivers
v000001d13acf0e30_0 .net *"_ivl_60", 7 0, L_000001d13acf6640;  1 drivers
v000001d13acf0750_0 .net *"_ivl_62", 7 0, L_000001d13acf66e0;  1 drivers
v000001d13acf10b0_0 .net *"_ivl_64", 7 0, L_000001d13acf6d20;  1 drivers
v000001d13acf0bb0_0 .net *"_ivl_66", 7 0, L_000001d13acf6b40;  1 drivers
v000001d13acf1150_0 .net *"_ivl_68", 7 0, L_000001d13acf6820;  1 drivers
v000001d13acf0c50_0 .net *"_ivl_70", 7 0, L_000001d13acf6be0;  1 drivers
v000001d13acf1470_0 .net *"_ivl_72", 7 0, L_000001d13acf6e60;  1 drivers
L_000001d13acf8218 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001d13acf0ed0_0 .net/2u *"_ivl_8", 3 0, L_000001d13acf8218;  1 drivers
v000001d13acf1650_0 .net "address", 3 0, L_000001d13ad403e0;  1 drivers
v000001d13acf11f0_0 .net "clk", 0 0, L_000001d13ad41240;  alias, 1 drivers
v000001d13acf1510_0 .net "clk_div", 4 0, L_000001d13ac3f940;  alias, 1 drivers
v000001d13acf16f0_0 .net "count", 7 0, L_000001d13ac3fda0;  alias, 1 drivers
v000001d13acf1ab0_0 .net "count_done", 7 0, L_000001d13ac3fbe0;  alias, 1 drivers
v000001d13acf1290_0 .net "data_in", 7 0, v000001d13acefaa0_0;  alias, 1 drivers
v000001d13acf1330_0 .net "data_out", 7 0, L_000001d13acf6f00;  alias, 1 drivers
v000001d13acf07f0_0 .net "done", 0 0, v000001d13acee7e0_0;  alias, 1 drivers
v000001d13acf1970_0 .net "period", 13 0, L_000001d13acf7360;  alias, 1 drivers
v000001d13acf0890_0 .net "rstn", 0 0, L_000001d13acf70e0;  alias, 1 drivers
v000001d13acf1a10_0 .net "run_ppt", 0 0, L_000001d13ac3f780;  alias, 1 drivers
v000001d13acf1e70_0 .net "width", 13 0, L_000001d13ad40f20;  alias, 1 drivers
v000001d13acf1b50_0 .net "write_enable", 0 0, v000001d13acefd20_0;  alias, 1 drivers
L_000001d13acf7c20 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf8188;
L_000001d13acf7cc0 .concat [ 5 3 0 0], v000001d13aceeba0_0, L_000001d13acf81d0;
L_000001d13acf7d60 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf8218;
L_000001d13acf7e00 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf8260;
L_000001d13acf65a0 .concat [ 6 2 0 0], v000001d13acee100_0, L_000001d13acf82a8;
L_000001d13acf6a00 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf82f0;
L_000001d13acf6140 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf8338;
L_000001d13acf6aa0 .concat [ 6 2 0 0], v000001d13acee2e0_0, L_000001d13acf8380;
L_000001d13acf6dc0 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf83c8;
L_000001d13acf61e0 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf8410;
L_000001d13acf6280 .concat [ 1 7 0 0], v000001d13acee4c0_0, L_000001d13acf8458;
L_000001d13acf6320 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf84a0;
L_000001d13acf63c0 .cmp/eq 4, L_000001d13ad403e0, L_000001d13acf84e8;
L_000001d13acf6c80 .concat [ 1 7 0 0], v000001d13acee9c0_0, L_000001d13acf8530;
L_000001d13acf7180 .functor MUXZ 8, L_000001d13acf8578, L_000001d13acf6c80, L_000001d13acf63c0, C4<>;
L_000001d13acf6640 .functor MUXZ 8, L_000001d13acf7180, v000001d13acef0a0_0, L_000001d13acf6320, C4<>;
L_000001d13acf66e0 .functor MUXZ 8, L_000001d13acf6640, L_000001d13acf6280, L_000001d13acf61e0, C4<>;
L_000001d13acf6d20 .functor MUXZ 8, L_000001d13acf66e0, v000001d13aceff00_0, L_000001d13acf6dc0, C4<>;
L_000001d13acf6b40 .functor MUXZ 8, L_000001d13acf6d20, L_000001d13acf6aa0, L_000001d13acf6140, C4<>;
L_000001d13acf6820 .functor MUXZ 8, L_000001d13acf6b40, v000001d13acefb40_0, L_000001d13acf6a00, C4<>;
L_000001d13acf6be0 .functor MUXZ 8, L_000001d13acf6820, L_000001d13acf65a0, L_000001d13acf7e00, C4<>;
L_000001d13acf6e60 .functor MUXZ 8, L_000001d13acf6be0, v000001d13acee380_0, L_000001d13acf7d60, C4<>;
L_000001d13acf6f00 .functor MUXZ 8, L_000001d13acf6e60, L_000001d13acf7cc0, L_000001d13acf7c20, C4<>;
L_000001d13acf7360 .concat [ 8 6 0 0], v000001d13acee380_0, v000001d13acee100_0;
L_000001d13ad40f20 .concat [ 8 6 0 0], v000001d13acefb40_0, v000001d13acee2e0_0;
S_000001d13abf0670 .scope task, "read_register" "read_register" 2 159, 2 159 0, S_000001d13ac4fdb0;
 .timescale -6 -9;
v000001d13acf37a0_0 .var "addr_i", 7 0;
v000001d13acf3340_0 .var "reg_addr_i", 7 0;
TD_tt_um_jk2102_tb.read_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %load/vec4 v000001d13acf37a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %load/vec4 v000001d13acf3340_0;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %delay 25000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %load/vec4 v000001d13acf37a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %end;
S_000001d13abdf640 .scope task, "send_byte" "send_byte" 2 98, 2 98 0, S_000001d13ac4fdb0;
 .timescale -6 -9;
v000001d13acf33e0_0 .var "data", 7 0;
v000001d13acf3480_0 .var/i "i", 31 0;
TD_tt_um_jk2102_tb.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001d13acf3480_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d13acf3480_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.1, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %load/vec4 v000001d13acf33e0_0;
    %load/vec4 v000001d13acf3480_0;
    %part/s 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %load/vec4 v000001d13acf3480_0;
    %subi 1, 0, 32;
    %store/vec4 v000001d13acf3480_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %end;
S_000001d13abdf7d0 .scope task, "write_register" "write_register" 2 120, 2 120 0, S_000001d13ac4fdb0;
 .timescale -6 -9;
v000001d13acf3520_0 .var "addr_i", 7 0;
v000001d13acf7ea0_0 .var "reg_addr_i", 7 0;
v000001d13acf6fa0_0 .var "reg_data_i", 7 0;
TD_tt_um_jk2102_tb.write_register ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %load/vec4 v000001d13acf3520_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %load/vec4 v000001d13acf7ea0_0;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %load/vec4 v000001d13acf6fa0_0;
    %store/vec4 v000001d13acf33e0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.send_byte, S_000001d13abdf640;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %delay 25000, 0;
    %end;
    .scope S_000001d13ac169f0;
T_3 ;
    %wait E_000001d13ac4aa10;
    %load/vec4 v000001d13ac3e1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001d13ac3f280_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001d13ac3e600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d13ac3f280_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001d13ac3f280_0, 0;
    %load/vec4 v000001d13ac3ef60_0;
    %assign/vec4 v000001d13ac3e600_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d13ac0b410;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d13ac3e6a0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_000001d13ac0b410;
T_5 ;
    %wait E_000001d13ac4a7d0;
    %load/vec4 v000001d13acee6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceece0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d13acef5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceece0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceece0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d13ac0b410;
T_6 ;
    %wait E_000001d13ac4ab90;
    %load/vec4 v000001d13acee6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acefdc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d13acef5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13acefdc0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acefdc0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d13ac0b410;
T_7 ;
    %wait E_000001d13ac4a3d0;
    %load/vec4 v000001d13acee6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d13acef500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d13acee600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d13acefaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceea60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acefd20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d13acefc80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001d13acef640_0;
    %assign/vec4 v000001d13acef500_0, 0;
T_7.2 ;
    %load/vec4 v000001d13acefc80_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001d13aceea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001d13acef460_0;
    %assign/vec4 v000001d13acee600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acefd20_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001d13acef460_0;
    %assign/vec4 v000001d13acefaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13acefd20_0, 0;
T_7.7 ;
    %load/vec4 v000001d13aceea60_0;
    %nor/r;
    %assign/vec4 v000001d13aceea60_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acefd20_0, 0;
T_7.5 ;
    %load/vec4 v000001d13acefc80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceea60_0, 0;
T_7.8 ;
    %load/vec4 v000001d13acefc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13ac3e6a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v000001d13acef460_0;
    %parti/s 7, 1, 2;
    %load/vec4 v000001d13acee740_0;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.24 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v000001d13ac3e6a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.22 ;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v000001d13acef460_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %load/vec4 v000001d13acef500_0;
    %load/vec4 v000001d13ac3e6a0_0;
    %part/u 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13ac3e6a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
T_7.28 ;
T_7.26 ;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v000001d13acef500_0;
    %load/vec4 v000001d13ac3e6a0_0;
    %part/u 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v000001d13ac3e6a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v000001d13ac3e6a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.32 ;
T_7.30 ;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v000001d13ac3e6a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v000001d13ac3e6a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.36 ;
T_7.34 ;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.40 ;
T_7.38 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceed80_0, 0;
    %load/vec4 v000001d13aceece0_0;
    %load/vec4 v000001d13acefdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v000001d13acefdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v000001d13aceece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13ac3e6a0_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d13acefc80_0, 0;
T_7.46 ;
T_7.44 ;
T_7.42 ;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d13ac0b410;
T_8 ;
    %wait E_000001d13ac4b1d0;
    %load/vec4 v000001d13acee6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d13acef460_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d13acefc80_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d13acefc80_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001d13aceef60_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d13ac3e6a0_0;
    %assign/vec4/off/d v000001d13acef460_0, 4, 5;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d13abe8d70;
T_9 ;
    %wait E_000001d13ac4b1d0;
    %load/vec4 v000001d13acf0890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001d13aceeba0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001d13acee380_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001d13acee100_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001d13acefb40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001d13acee2e0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001d13aceff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acee4c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d13acef0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acee9c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d13acf1b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001d13acf1650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v000001d13acf1290_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000001d13aceeba0_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v000001d13acf1290_0;
    %assign/vec4 v000001d13acee380_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v000001d13acf1290_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001d13acee100_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v000001d13acf1290_0;
    %assign/vec4 v000001d13acefb40_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v000001d13acf1290_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000001d13acee2e0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001d13acf1290_0;
    %assign/vec4 v000001d13aceff00_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001d13acf1290_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001d13acee4c0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001d13acf1ab0_0;
    %assign/vec4 v000001d13acef0a0_0, 0;
    %load/vec4 v000001d13acf07f0_0;
    %assign/vec4 v000001d13acee9c0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d13abe3850;
T_10 ;
    %wait E_000001d13ac4b890;
    %load/vec4 v000001d13acef280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001d13acef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceee20_0, 0;
    %pushi/vec4 128, 0, 14;
    %assign/vec4 v000001d13acef8c0_0, 0;
    %pushi/vec4 1, 0, 14;
    %assign/vec4 v000001d13acef960_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d13acefa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001d13acef820_0;
    %load/vec4 v000001d13acef960_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000001d13acef820_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001d13acef820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceee20_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001d13acef820_0;
    %load/vec4 v000001d13acef8c0_0;
    %cmp/u;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v000001d13acef820_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001d13acef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceee20_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001d13acef820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13aceee20_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001d13acef820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13aceee20_0, 0;
    %load/vec4 v000001d13aceeec0_0;
    %assign/vec4 v000001d13acef8c0_0, 0;
    %load/vec4 v000001d13acee920_0;
    %assign/vec4 v000001d13acef960_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d13abe36c0;
T_11 ;
    %wait E_000001d13ac4b890;
    %load/vec4 v000001d13acef6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001d13aceec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acef3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acee7e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d13aceeb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d13aceec40_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13acee7e0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000001d13acef780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.8, 9;
    %load/vec4 v000001d13acef3c0_0;
    %nor/r;
    %and;
T_11.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v000001d13aceec40_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001d13aceec40_0, 0;
T_11.6 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001d13acefe60_0;
    %assign/vec4 v000001d13aceec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acee7e0_0, 0;
T_11.3 ;
    %load/vec4 v000001d13acef780_0;
    %assign/vec4 v000001d13acef3c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d13ac16860;
T_12 ;
    %wait E_000001d13ac4a3d0;
    %load/vec4 v000001d13acf2940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13acf1c90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13acf1c90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d13ac4fdb0;
T_13 ;
    %delay 15259, 0;
    %load/vec4 v000001d13acf68c0_0;
    %inv;
    %store/vec4 v000001d13acf68c0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d13ac4fdb0;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d13ac4fdb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf77c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf74a0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001d13acf6780_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf7860_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf77c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13acf74a0_0, 0, 1;
    %delay 1280523264, 16;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf3520_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001d13acf7ea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d13acf6fa0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000001d13abdf7d0;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf3520_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d13acf7ea0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001d13acf6fa0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000001d13abdf7d0;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf3520_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001d13acf7ea0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001d13acf6fa0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000001d13abdf7d0;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf3520_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001d13acf7ea0_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001d13acf6fa0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000001d13abdf7d0;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf3520_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001d13acf7ea0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d13acf6fa0_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.write_register, S_000001d13abdf7d0;
    %join;
    %delay 2820130816, 4;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf37a0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d13acf3340_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000001d13abf0670;
    %join;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf37a0_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d13acf3340_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000001d13abf0670;
    %join;
    %delay 2755359744, 11;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001d13acf37a0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001d13acf3340_0, 0, 8;
    %fork TD_tt_um_jk2102_tb.read_register, S_000001d13abf0670;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13acf77c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/register_map.v";
