

================================================================
== Synthesis Summary Report of 'simpleALU'
================================================================
+ General Information: 
    * Date:           Sat Nov 26 13:03:27 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        lab_03_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ simpleALU  |     -|  4.41|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  65 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 17       |
| inA       | ap_none | 17       |
| inB       | ap_none | 17       |
| op        | ap_none | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| inA      | in        | ap_uint<17> |
| inB      | in        | ap_uint<17> |
| op       | in        | ap_uint<1>  |
| return   | out       | ap_uint<17> |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| inA      | inA          | port    |
| inB      | inB          | port    |
| op       | op           | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+----------------------+-----+--------+-----------+-----+--------+---------+
| + simpleALU          | 0   |        |           |     |        |         |
|   add_ln186_fu_46_p2 | -   |        | add_ln186 | add | fabric | 0       |
|   sub_ln186_fu_52_p2 | -   |        | sub_ln186 | sub | fabric | 0       |
+----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

