static inline const struct V_1 * F_1 ( int V_2 )\r\n{\r\nreturn F_2 ( 0 ) ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_3 )\r\n{\r\nreturn 800 + ( V_3 * 100 ) ;\r\n}\r\nstatic T_1 F_4 ( T_1 V_3 )\r\n{\r\nreturn 1000 * F_3 ( V_3 ) ;\r\n}\r\nstatic T_1 F_5 ( struct V_4 * V_5 ,\r\nT_1 V_6 )\r\n{\r\nreturn V_5 [ V_6 ] . V_7 ;\r\n}\r\nstatic T_1 F_6 ( T_1 V_3 )\r\n{\r\nif ( V_3 < V_8 )\r\nreturn 8 + ( 2 * V_3 ) ;\r\nelse\r\nreturn V_3 ;\r\n}\r\nstatic int F_7 ( void )\r\n{\r\nT_1 V_9 , V_10 ;\r\nif ( V_11 == V_12 )\r\nreturn 0 ;\r\nF_8 ( V_13 , V_9 , V_10 ) ;\r\nreturn V_9 & V_14 ? 1 : 0 ;\r\n}\r\nstatic int F_9 ( struct V_15 * V_5 )\r\n{\r\nT_1 V_9 , V_10 ;\r\nT_1 V_16 = 0 ;\r\nif ( V_11 == V_12 ) {\r\nF_8 ( V_17 , V_9 , V_10 ) ;\r\nV_16 = V_9 & V_18 ;\r\nV_5 -> V_19 = V_16 ;\r\nif ( ( V_20 . V_21 == 0x11 ) && ( V_16 >= V_5 -> V_22 ) )\r\nV_5 -> V_19 = V_23 ;\r\nreturn 0 ;\r\n}\r\ndo {\r\nif ( V_16 ++ > 10000 ) {\r\nF_10 ( L_1 ) ;\r\nreturn 1 ;\r\n}\r\nF_8 ( V_13 , V_9 , V_10 ) ;\r\n} while ( V_9 & V_14 );\r\nV_5 -> V_24 = V_10 & V_25 ;\r\nV_5 -> V_26 = V_9 & V_27 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( struct V_15 * V_5 )\r\n{\r\nF_12 ( ( 1 << V_5 -> V_28 ) * 10 ) ;\r\nreturn;\r\n}\r\nstatic void F_13 ( struct V_15 * V_5 )\r\n{\r\nF_12 ( V_5 -> V_29 * V_30 ) ;\r\nreturn;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nT_1 V_9 , V_10 ;\r\nT_2 V_3 , V_31 ;\r\nF_8 ( V_13 , V_9 , V_10 ) ;\r\nV_31 = V_10 & V_25 ;\r\nV_3 = V_9 & V_27 ;\r\nV_9 = V_3 | ( V_31 << V_32 ) ;\r\nV_10 = V_33 ;\r\nF_10 ( L_2 , F_15 () , V_9 , V_10 ) ;\r\nF_16 ( V_34 , V_9 , V_10 ) ;\r\n}\r\nstatic int F_17 ( struct V_15 * V_5 , T_1 V_3 )\r\n{\r\nT_1 V_9 ;\r\nT_1 V_35 = V_5 -> V_24 ;\r\nT_1 V_16 = 0 ;\r\nif ( ( V_3 & V_36 ) || ( V_5 -> V_24 & V_37 ) ) {\r\nF_18 (KERN_ERR PFX L_3 ) ;\r\nreturn 1 ;\r\n}\r\nV_9 = V_3 ;\r\nV_9 |= ( V_5 -> V_24 << V_32 ) ;\r\nV_9 |= V_38 ;\r\nF_10 ( L_4 ,\r\nV_3 , V_9 , V_5 -> V_39 * V_40 ) ;\r\ndo {\r\nF_16 ( V_34 , V_9 , V_5 -> V_39 * V_40 ) ;\r\nif ( V_16 ++ > 100 ) {\r\nF_18 (KERN_ERR PFX\r\nL_5\r\nL_6 ) ;\r\nreturn 1 ;\r\n}\r\n} while ( F_9 ( V_5 ) );\r\nF_11 ( V_5 ) ;\r\nif ( V_35 != V_5 -> V_24 ) {\r\nF_18 (KERN_ERR PFX\r\nL_7 ,\r\nsavevid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_3 != V_5 -> V_26 ) {\r\nF_18 (KERN_ERR PFX\r\nL_8 , fid,\r\ndata->currfid) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_15 * V_5 , T_1 V_31 )\r\n{\r\nT_1 V_9 ;\r\nT_1 V_41 = V_5 -> V_26 ;\r\nint V_16 = 0 ;\r\nif ( ( V_5 -> V_26 & V_36 ) || ( V_31 & V_37 ) ) {\r\nF_18 (KERN_ERR PFX L_9 ) ;\r\nreturn 1 ;\r\n}\r\nV_9 = V_5 -> V_26 ;\r\nV_9 |= ( V_31 << V_32 ) ;\r\nV_9 |= V_38 ;\r\nF_10 ( L_10 ,\r\nV_31 , V_9 , V_42 ) ;\r\ndo {\r\nF_16 ( V_34 , V_9 , V_42 ) ;\r\nif ( V_16 ++ > 100 ) {\r\nF_18 (KERN_ERR PFX L_11\r\nL_12\r\nL_13 ) ;\r\nreturn 1 ;\r\n}\r\n} while ( F_9 ( V_5 ) );\r\nif ( V_41 != V_5 -> V_26 ) {\r\nF_18 (KERN_ERR PFX L_14\r\nL_15 ,\r\nsavefid, data->currfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_31 != V_5 -> V_24 ) {\r\nF_18 (KERN_ERR PFX L_16\r\nL_17 ,\r\nvid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( struct V_15 * V_5 ,\r\nT_1 V_43 , T_1 V_44 )\r\n{\r\nif ( ( V_5 -> V_24 - V_43 ) > V_44 )\r\nV_43 = V_5 -> V_24 - V_44 ;\r\nif ( F_19 ( V_5 , V_43 ) )\r\nreturn 1 ;\r\nF_13 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( struct V_15 * V_5 , T_1 V_6 )\r\n{\r\nF_16 ( V_45 , V_6 , 0 ) ;\r\nV_5 -> V_19 = V_6 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_15 * V_5 ,\r\nT_1 V_46 , T_1 V_43 )\r\n{\r\nif ( F_23 ( V_5 , V_43 , V_46 ) )\r\nreturn 1 ;\r\nif ( F_24 ( V_5 , V_46 ) )\r\nreturn 1 ;\r\nif ( F_25 ( V_5 , V_43 ) )\r\nreturn 1 ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( ( V_46 != V_5 -> V_26 ) || ( V_43 != V_5 -> V_24 ) ) {\r\nF_18 (KERN_ERR PFX L_18\r\nL_19 ,\r\nsmp_processor_id(),\r\nreqfid, reqvid, data->currfid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_20 ,\r\nF_15 () , V_5 -> V_26 , V_5 -> V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_15 * V_5 ,\r\nT_1 V_43 , T_1 V_46 )\r\n{\r\nT_1 V_47 = V_5 -> V_48 ;\r\nT_1 V_41 = V_5 -> V_26 ;\r\nT_1 V_49 , V_9 , V_50 = 1 ;\r\nF_10 ( L_21\r\nL_22 ,\r\nF_15 () ,\r\nV_5 -> V_26 , V_5 -> V_24 , V_43 , V_5 -> V_48 ) ;\r\nif ( ( V_41 < V_51 ) && ( V_46 < V_51 ) )\r\nV_50 = 2 ;\r\nV_47 *= V_50 ;\r\nF_8 ( V_13 , V_9 , V_49 ) ;\r\nV_49 = 0x1f & ( V_49 >> 16 ) ;\r\nF_10 ( L_23 , V_49 ) ;\r\nif ( V_43 < V_49 )\r\nV_43 = V_49 ;\r\nwhile ( V_5 -> V_24 > V_43 ) {\r\nF_10 ( L_24 ,\r\nV_5 -> V_24 , V_43 ) ;\r\nif ( F_20 ( V_5 , V_43 , V_5 -> V_52 ) )\r\nreturn 1 ;\r\n}\r\nwhile ( ( V_47 > 0 ) &&\r\n( ( V_50 * V_5 -> V_48 + V_5 -> V_24 ) > V_43 ) ) {\r\nif ( V_5 -> V_24 == V_49 ) {\r\nV_47 = 0 ;\r\n} else {\r\nF_10 ( L_25 ,\r\nV_5 -> V_24 - 1 ) ;\r\nif ( F_20 ( V_5 , V_5 -> V_24 - 1 , 1 ) )\r\nreturn 1 ;\r\nV_47 -- ;\r\n}\r\n}\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_41 != V_5 -> V_26 ) {\r\nF_18 (KERN_ERR PFX L_26 ,\r\ndata->currfid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_27 ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_15 * V_5 , T_1 V_46 )\r\n{\r\nT_1 V_53 , V_54 , V_55 ;\r\nT_1 V_56 , V_35 = V_5 -> V_24 ;\r\nif ( V_5 -> V_26 == V_46 ) {\r\nF_18 (KERN_ERR PFX L_28 ,\r\ndata->currfid) ;\r\nreturn 0 ;\r\n}\r\nF_10 ( L_29\r\nL_30 ,\r\nF_15 () ,\r\nV_5 -> V_26 , V_5 -> V_24 , V_46 ) ;\r\nV_53 = F_6 ( V_46 ) ;\r\nV_54 = F_6 ( V_5 -> V_26 ) ;\r\nV_55 = V_54 > V_53 ? V_54 - V_53\r\n: V_53 - V_54 ;\r\nif ( ( V_46 <= V_51 ) && ( V_5 -> V_26 <= V_51 ) )\r\nV_55 = 0 ;\r\nwhile ( V_55 > 2 ) {\r\n( V_5 -> V_26 & 1 ) ? ( V_56 = 1 ) : ( V_56 = 2 ) ;\r\nif ( V_46 > V_5 -> V_26 ) {\r\nif ( V_5 -> V_26 > V_51 ) {\r\nif ( F_17 ( V_5 ,\r\nV_5 -> V_26 + V_56 ) )\r\nreturn 1 ;\r\n} else {\r\nif ( F_17\r\n( V_5 ,\r\n2 + F_6 ( V_5 -> V_26 ) ) )\r\nreturn 1 ;\r\n}\r\n} else {\r\nif ( F_17 ( V_5 , V_5 -> V_26 - V_56 ) )\r\nreturn 1 ;\r\n}\r\nV_54 = F_6 ( V_5 -> V_26 ) ;\r\nV_55 = V_54 > V_53 ? V_54 - V_53\r\n: V_53 - V_54 ;\r\n}\r\nif ( F_17 ( V_5 , V_46 ) )\r\nreturn 1 ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_5 -> V_26 != V_46 ) {\r\nF_18 (KERN_ERR PFX\r\nL_31\r\nL_32 ,\r\ndata->currfid, reqfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_35 != V_5 -> V_24 ) {\r\nF_18 (KERN_ERR PFX L_33 ,\r\nsavevid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_34 ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_15 * V_5 ,\r\nT_1 V_43 )\r\n{\r\nT_1 V_41 = V_5 -> V_26 ;\r\nT_1 V_57 = V_43 ;\r\nF_10 ( L_35 ,\r\nF_15 () ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nif ( V_43 != V_5 -> V_24 ) {\r\nif ( F_19 ( V_5 , V_43 ) )\r\nreturn 1 ;\r\nif ( V_41 != V_5 -> V_26 ) {\r\nF_18 (KERN_ERR PFX\r\nL_36 ,\r\nsavefid, data->currfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_5 -> V_24 != V_43 ) {\r\nF_18 (KERN_ERR PFX\r\nL_37\r\nL_38 ,\r\nreqvid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\n}\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_57 != V_5 -> V_24 ) {\r\nF_10 ( L_39 , V_5 -> V_24 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_41 != V_5 -> V_26 ) {\r\nF_10 ( L_40 ,\r\nV_5 -> V_26 ) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_41 ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_26 ( void * V_58 )\r\n{\r\nT_1 V_59 , V_60 , V_61 , V_62 ;\r\nint * V_63 = V_58 ;\r\n* V_63 = - V_64 ;\r\nif ( F_27 ( V_65 . V_66 ) != V_67 )\r\nreturn;\r\nV_59 = F_28 ( V_68 ) ;\r\nif ( ( ( V_59 & V_69 ) != V_70 ) &&\r\n( ( V_59 & V_69 ) < V_71 ) )\r\nreturn;\r\nif ( ( V_59 & V_69 ) == V_70 ) {\r\nif ( ( ( V_59 & V_72 ) != V_72 ) ||\r\n( ( V_59 & V_73 ) > V_74 ) ) {\r\nF_18 (KERN_INFO PFX\r\nL_42 , eax) ;\r\nreturn;\r\n}\r\nV_59 = F_28 ( V_75 ) ;\r\nif ( V_59 < V_76 ) {\r\nF_18 (KERN_INFO PFX\r\nL_43 ) ;\r\nreturn;\r\n}\r\nF_29 ( V_76 , & V_59 , & V_60 , & V_61 , & V_62 ) ;\r\nif ( ( V_62 & V_77 )\r\n!= V_77 ) {\r\nF_18 (KERN_INFO PFX\r\nL_44 ) ;\r\nreturn;\r\n}\r\n} else {\r\nF_29 ( V_76 , & V_59 , & V_60 , & V_61 , & V_62 ) ;\r\nif ( ( V_62 & V_78 ) == V_78 )\r\nV_11 = V_12 ;\r\nelse\r\nreturn;\r\n}\r\n* V_63 = 0 ;\r\n}\r\nstatic int F_30 ( struct V_15 * V_5 , struct V_79 * V_80 ,\r\nT_2 V_49 )\r\n{\r\nunsigned int V_81 ;\r\nT_2 V_82 = 0xff ;\r\nfor ( V_81 = 0 ; V_81 < V_5 -> V_22 ; V_81 ++ ) {\r\nif ( V_80 [ V_81 ] . V_31 > V_83 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_45 ,\r\nj, pst[j].vid) ;\r\nreturn - V_84 ;\r\n}\r\nif ( V_80 [ V_81 ] . V_31 < V_5 -> V_48 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_46\r\nL_47 , j) ;\r\nreturn - V_64 ;\r\n}\r\nif ( V_80 [ V_81 ] . V_31 < V_49 + V_5 -> V_48 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_48\r\nL_47 , j) ;\r\nreturn - V_64 ;\r\n}\r\nif ( V_80 [ V_81 ] . V_3 > V_85 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_49\r\nL_47 , j) ;\r\nreturn - V_64 ;\r\n}\r\nif ( V_81 && ( V_80 [ V_81 ] . V_3 < V_8 ) ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_50\r\nL_51 , j, pst[j].fid) ;\r\nreturn - V_84 ;\r\n}\r\nif ( V_80 [ V_81 ] . V_3 < V_82 )\r\nV_82 = V_80 [ V_81 ] . V_3 ;\r\n}\r\nif ( V_82 & 1 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_52 ) ;\r\nreturn - V_84 ;\r\n}\r\nif ( V_82 > V_51 )\r\nF_18 (KERN_INFO FW_BUG PFX\r\nL_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_31 ( struct V_4 * V_86 ,\r\nunsigned int V_87 )\r\n{\r\nV_86 [ V_87 ] . V_7 = V_88 ;\r\n}\r\nstatic void F_32 ( struct V_15 * V_5 )\r\n{\r\nint V_81 ;\r\nfor ( V_81 = 0 ; V_81 < V_5 -> V_22 ; V_81 ++ ) {\r\nif ( V_5 -> V_86 [ V_81 ] . V_7 !=\r\nV_88 ) {\r\nif ( V_11 == V_12 ) {\r\nF_18 (KERN_INFO PFX\r\nL_54 , j,\r\ndata->powernow_table[j].index,\r\ndata->powernow_table[j].frequency/1000 ) ;\r\n} else {\r\nF_18 (KERN_INFO PFX\r\nL_55 ,\r\ndata->powernow_table[j].index & 0xff ,\r\ndata->powernow_table[j].frequency/1000 ,\r\ndata->powernow_table[j].index >> 8 ) ;\r\n}\r\n}\r\n}\r\nif ( V_5 -> V_89 )\r\nF_18 (KERN_INFO PFX L_56 ,\r\ndata->batps) ;\r\n}\r\nstatic T_1 F_33 ( T_1 V_3 , T_1 V_90 )\r\n{\r\nT_1 V_91 = 0 ;\r\nif ( V_20 . V_21 == 0x10 )\r\nV_91 = ( 100 * ( V_3 + 0x10 ) ) >> V_90 ;\r\nelse if ( V_20 . V_21 == 0x11 )\r\nV_91 = ( 100 * ( V_3 + 8 ) ) >> V_90 ;\r\nelse\r\nF_34 () ;\r\nreturn V_91 * 1000 ;\r\n}\r\nstatic int F_35 ( struct V_15 * V_5 ,\r\nstruct V_79 * V_80 , T_2 V_49 )\r\n{\r\nstruct V_4 * V_86 ;\r\nunsigned int V_81 ;\r\nif ( V_5 -> V_89 ) {\r\nF_18 (KERN_WARNING PFX\r\nL_57\r\nL_58 , data->batps) ;\r\nV_5 -> V_22 = V_5 -> V_89 ;\r\n}\r\nfor ( V_81 = 1 ; V_81 < V_5 -> V_22 ; V_81 ++ ) {\r\nif ( V_80 [ V_81 - 1 ] . V_3 >= V_80 [ V_81 ] . V_3 ) {\r\nF_18 (KERN_ERR PFX L_59 ) ;\r\nreturn - V_84 ;\r\n}\r\n}\r\nif ( V_5 -> V_22 < 2 ) {\r\nF_18 (KERN_ERR PFX L_60 ) ;\r\nreturn - V_64 ;\r\n}\r\nif ( F_30 ( V_5 , V_80 , V_49 ) )\r\nreturn - V_84 ;\r\nV_86 = F_36 ( ( sizeof( struct V_4 )\r\n* ( V_5 -> V_22 + 1 ) ) , V_92 ) ;\r\nif ( ! V_86 ) {\r\nF_18 (KERN_ERR PFX L_61 ) ;\r\nreturn - V_93 ;\r\n}\r\nfor ( V_81 = 0 ; V_81 < V_5 -> V_22 ; V_81 ++ ) {\r\nint V_94 ;\r\nV_86 [ V_81 ] . V_95 = V_80 [ V_81 ] . V_3 ;\r\nV_86 [ V_81 ] . V_95 |= ( V_80 [ V_81 ] . V_31 << 8 ) ;\r\nV_94 = F_4 ( V_80 [ V_81 ] . V_3 ) ;\r\nV_86 [ V_81 ] . V_7 = V_94 ;\r\n}\r\nV_86 [ V_5 -> V_22 ] . V_7 = V_96 ;\r\nV_86 [ V_5 -> V_22 ] . V_95 = 0 ;\r\nif ( F_9 ( V_5 ) ) {\r\nF_37 ( V_86 ) ;\r\nreturn - V_97 ;\r\n}\r\nF_10 ( L_62 , V_5 -> V_26 , V_5 -> V_24 ) ;\r\nV_5 -> V_86 = V_86 ;\r\nif ( F_38 ( F_1 ( V_5 -> V_2 ) ) == V_5 -> V_2 )\r\nF_32 ( V_5 ) ;\r\nfor ( V_81 = 0 ; V_81 < V_5 -> V_22 ; V_81 ++ )\r\nif ( ( V_80 [ V_81 ] . V_3 == V_5 -> V_26 ) &&\r\n( V_80 [ V_81 ] . V_31 == V_5 -> V_24 ) )\r\nreturn 0 ;\r\nF_10 ( L_63 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_15 * V_5 )\r\n{\r\nstruct V_98 * V_99 ;\r\nunsigned int V_16 ;\r\nT_1 V_100 ;\r\nT_2 V_49 ;\r\nT_1 V_101 = 0 ;\r\nT_1 V_102 ;\r\nfor ( V_16 = 0xc0000 ; V_16 < 0xffff0 ; V_16 += 0x10 ) {\r\nV_99 = F_40 ( V_16 ) ;\r\nif ( memcmp ( V_99 , V_103 , V_104 ) != 0 )\r\ncontinue;\r\nF_10 ( L_64 , V_99 ) ;\r\nF_10 ( L_65 , V_99 -> V_105 ) ;\r\nif ( V_99 -> V_105 != V_106 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_66 ) ;\r\nreturn - V_64 ;\r\n}\r\nF_10 ( L_67 , V_99 -> V_107 ) ;\r\nif ( V_99 -> V_107 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_68 ) ;\r\nreturn - V_64 ;\r\n}\r\nV_5 -> V_29 = V_99 -> V_29 ;\r\nF_10 ( L_69 ,\r\nV_5 -> V_29 ) ;\r\nF_10 ( L_70 , V_99 -> V_108 ) ;\r\nV_5 -> V_48 = V_99 -> V_108 & 3 ;\r\nV_5 -> V_28 = ( ( V_99 -> V_108 ) >> 2 ) & 3 ;\r\nV_100 = ( ( V_99 -> V_108 ) >> 4 ) & 3 ;\r\nV_5 -> V_52 = 1 << V_100 ;\r\nV_5 -> V_89 = ( ( V_99 -> V_108 ) >> 6 ) & 3 ;\r\nF_10 ( L_71 , V_5 -> V_48 ) ;\r\nF_10 ( L_72 , V_5 -> V_28 ) ;\r\nF_10 ( L_73 , V_100 , V_5 -> V_52 ) ;\r\nF_10 ( L_74 , V_99 -> V_109 ) ;\r\nV_101 = V_99 -> V_109 ;\r\nif ( ( V_99 -> F_29 == 0x00000fc0 ) ||\r\n( V_99 -> F_29 == 0x00000fe0 ) ) {\r\nV_102 = F_28 ( V_68 ) ;\r\nif ( ( V_102 == 0x00000fc0 ) ||\r\n( V_102 == 0x00000fe0 ) )\r\nV_101 = 1 ;\r\n}\r\nif ( V_101 != 1 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_75 ) ;\r\nreturn - V_64 ;\r\n}\r\nV_5 -> V_39 = V_99 -> V_110 ;\r\nF_10 ( L_76 , V_99 -> V_110 ) ;\r\nF_10 ( L_77 , V_99 -> V_111 ) ;\r\nF_10 ( L_78 , V_99 -> V_49 ) ;\r\nV_49 = V_99 -> V_49 ;\r\nV_5 -> V_22 = V_99 -> V_22 ;\r\nF_10 ( L_79 , V_5 -> V_22 ) ;\r\nreturn F_35 ( V_5 ,\r\n(struct V_79 * ) ( V_99 + 1 ) , V_49 ) ;\r\n}\r\nF_18 (KERN_ERR FW_BUG PFX L_80 ) ;\r\nF_18 (KERN_ERR PFX L_81\r\nL_82 ) ;\r\nreturn - V_64 ;\r\n}\r\nstatic void F_41 ( struct V_15 * V_5 ,\r\nunsigned int V_95 )\r\n{\r\nT_3 V_112 ;\r\nif ( ! V_5 -> V_113 . V_114 || ( V_11 == V_12 ) )\r\nreturn;\r\nV_112 = V_5 -> V_113 . V_115 [ V_95 ] . V_112 ;\r\nV_5 -> V_28 = ( V_112 >> V_116 ) & V_117 ;\r\nV_5 -> V_48 = ( V_112 >> V_118 ) & V_119 ;\r\nV_5 -> V_120 = ( V_112 >> V_121 ) & V_122 ;\r\nV_5 -> V_39 = ( V_112 >> V_123 ) & V_124 ;\r\nV_5 -> V_52 = 1 << ( ( V_112 >> V_125 ) & V_126 ) ;\r\nV_5 -> V_29 = ( V_112 >> V_127 ) & V_128 ;\r\n}\r\nstatic int F_42 ( struct V_15 * V_5 )\r\n{\r\nstruct V_4 * V_86 ;\r\nint V_129 = - V_64 ;\r\nT_3 V_112 , V_130 ;\r\nif ( F_43 ( & V_5 -> V_113 , V_5 -> V_2 ) ) {\r\nF_10 ( L_83 ) ;\r\nreturn - V_97 ;\r\n}\r\nif ( V_5 -> V_113 . V_114 <= 1 ) {\r\nF_10 ( L_84 ) ;\r\ngoto V_131;\r\n}\r\nV_112 = V_5 -> V_113 . V_132 . V_133 ;\r\nV_130 = V_5 -> V_113 . V_134 . V_133 ;\r\nif ( ( V_112 != V_135 ) ||\r\n( V_130 != V_135 ) ) {\r\nF_10 ( L_85 ,\r\nV_112 , V_130 ) ;\r\ngoto V_131;\r\n}\r\nV_86 = F_36 ( ( sizeof( struct V_4 )\r\n* ( V_5 -> V_113 . V_114 + 1 ) ) , V_92 ) ;\r\nif ( ! V_86 ) {\r\nF_10 ( L_61 ) ;\r\ngoto V_131;\r\n}\r\nV_5 -> V_22 = V_5 -> V_113 . V_114 ;\r\nF_41 ( V_5 , 0 ) ;\r\nif ( V_11 == V_12 )\r\nV_129 = F_44 ( V_5 , V_86 ) ;\r\nelse\r\nV_129 = F_45 ( V_5 , V_86 ) ;\r\nif ( V_129 )\r\ngoto V_136;\r\nV_86 [ V_5 -> V_113 . V_114 ] . V_7 =\r\nV_96 ;\r\nV_86 [ V_5 -> V_113 . V_114 ] . V_95 = 0 ;\r\nV_5 -> V_86 = V_86 ;\r\nif ( F_38 ( F_1 ( V_5 -> V_2 ) ) == V_5 -> V_2 )\r\nF_32 ( V_5 ) ;\r\nF_46 ( V_137 ) ;\r\nif ( ! F_47 ( & V_5 -> V_113 . V_138 , V_92 ) ) {\r\nF_18 (KERN_ERR PFX\r\nL_86 ) ;\r\nV_129 = - V_93 ;\r\ngoto V_136;\r\n}\r\nreturn 0 ;\r\nV_136:\r\nF_37 ( V_86 ) ;\r\nV_131:\r\nF_48 ( & V_5 -> V_113 , V_5 -> V_2 ) ;\r\nV_5 -> V_113 . V_114 = 0 ;\r\nreturn V_129 ;\r\n}\r\nstatic int F_44 ( struct V_15 * V_5 ,\r\nstruct V_4 * V_86 )\r\n{\r\nint V_16 ;\r\nT_1 V_10 = 0 , V_9 = 0 ;\r\nF_8 ( V_139 , V_9 , V_10 ) ;\r\nV_5 -> V_140 = ( V_9 & V_141 ) >> V_142 ;\r\nfor ( V_16 = 0 ; V_16 < V_5 -> V_113 . V_114 ; V_16 ++ ) {\r\nT_1 V_95 ;\r\nV_95 = V_5 -> V_113 . V_115 [ V_16 ] . V_112 & V_18 ;\r\nif ( V_95 > V_5 -> V_140 ) {\r\nF_18 (KERN_ERR PFX L_87\r\nL_88 , i, index) ;\r\nF_18 (KERN_ERR PFX L_89\r\nL_90 ) ;\r\nF_31 ( V_86 , V_16 ) ;\r\ncontinue;\r\n}\r\nF_8 ( V_143 + V_95 , V_9 , V_10 ) ;\r\nif ( ! ( V_10 & V_144 ) ) {\r\nF_10 ( L_91 , V_95 ) ;\r\nF_31 ( V_86 , V_16 ) ;\r\ncontinue;\r\n}\r\nV_86 [ V_16 ] . V_95 = V_95 ;\r\nif ( ( V_20 . V_21 == 0x10 && V_20 . V_145 < 10 )\r\n|| V_20 . V_21 == 0x11 ) {\r\nV_86 [ V_16 ] . V_7 =\r\nF_33 ( V_9 & 0x3f , ( V_9 >> 6 ) & 7 ) ;\r\n} else\r\nV_86 [ V_16 ] . V_7 =\r\nV_5 -> V_113 . V_115 [ V_16 ] . V_146 * 1000 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_45 ( struct V_15 * V_5 ,\r\nstruct V_4 * V_86 )\r\n{\r\nint V_16 ;\r\nfor ( V_16 = 0 ; V_16 < V_5 -> V_113 . V_114 ; V_16 ++ ) {\r\nT_1 V_3 ;\r\nT_1 V_31 ;\r\nT_1 V_94 , V_95 ;\r\nT_3 V_130 , V_112 ;\r\nif ( V_5 -> V_120 ) {\r\nV_130 = V_5 -> V_113 . V_115 [ V_16 ] . V_130 ;\r\nV_3 = V_130 & V_147 ;\r\nV_31 = ( V_130 >> V_148 ) & V_149 ;\r\n} else {\r\nV_112 = V_5 -> V_113 . V_115 [ V_16 ] . V_112 ;\r\nV_3 = V_112 & V_150 ;\r\nV_31 = ( V_112 >> V_148 ) & V_151 ;\r\n}\r\nF_10 ( L_92 , V_16 , V_3 , V_31 ) ;\r\nV_95 = V_3 | ( V_31 << 8 ) ;\r\nV_86 [ V_16 ] . V_95 = V_95 ;\r\nV_94 = F_4 ( V_3 ) ;\r\nV_86 [ V_16 ] . V_7 = V_94 ;\r\nif ( ( V_94 > ( V_152 * 1000 ) ) || ( V_94 < ( V_153 * 1000 ) ) ) {\r\nF_10 ( L_93 , V_94 ) ;\r\nF_31 ( V_86 , V_16 ) ;\r\ncontinue;\r\n}\r\nif ( V_31 == V_154 ) {\r\nF_10 ( L_94 , V_31 ) ;\r\nF_31 ( V_86 , V_16 ) ;\r\ncontinue;\r\n}\r\nif ( V_94 != ( V_5 -> V_113 . V_115 [ V_16 ] . V_146 * 1000 ) ) {\r\nF_18 (KERN_INFO PFX L_95\r\nL_96 , freq,\r\n(unsigned int)\r\n(data->acpi_data.states[i].core_frequency\r\n* 1000)) ;\r\nF_31 ( V_86 , V_16 ) ;\r\ncontinue;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_49 ( struct V_15 * V_5 )\r\n{\r\nif ( V_5 -> V_113 . V_114 )\r\nF_48 ( & V_5 -> V_113 ,\r\nV_5 -> V_2 ) ;\r\nF_50 ( V_5 -> V_113 . V_138 ) ;\r\n}\r\nstatic int F_51 ( struct V_15 * V_5 )\r\n{\r\nint V_155 = 0 ;\r\nint V_16 ;\r\nfor ( V_16 = 0 ; V_16 < V_5 -> V_113 . V_114 ; V_16 ++ ) {\r\nint V_156 = V_5 -> V_113 . V_115 [ V_16 ] . V_157\r\n+ V_5 -> V_113 . V_115 [ V_16 ] . V_158 ;\r\nif ( V_156 > V_155 )\r\nV_155 = V_156 ;\r\n}\r\nif ( V_155 == 0 ) {\r\nif ( V_20 . V_21 < 0x11 )\r\nF_18 (KERN_ERR FW_WARN PFX L_97\r\nL_98 ) ;\r\nV_155 = 1 ;\r\n}\r\nreturn 1000 * V_155 ;\r\n}\r\nstatic int F_52 ( struct V_15 * V_5 ,\r\nunsigned int V_95 )\r\n{\r\nT_1 V_3 = 0 ;\r\nT_1 V_31 = 0 ;\r\nint V_159 , V_16 ;\r\nstruct V_160 V_161 ;\r\nF_10 ( L_99 , F_15 () , V_95 ) ;\r\nV_3 = V_5 -> V_86 [ V_95 ] . V_95 & 0xFF ;\r\nV_31 = ( V_5 -> V_86 [ V_95 ] . V_95 & 0xFF00 ) >> 8 ;\r\nF_10 ( L_100 , V_3 , V_31 ) ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( ( V_5 -> V_24 == V_31 ) && ( V_5 -> V_26 == V_3 ) ) {\r\nF_10 ( L_101 ,\r\nV_3 , V_31 ) ;\r\nreturn 0 ;\r\n}\r\nF_10 ( L_102 ,\r\nF_15 () , V_3 , V_31 ) ;\r\nV_161 . V_162 = F_4 ( V_5 -> V_26 ) ;\r\nV_161 . V_163 = F_4 ( V_3 ) ;\r\nF_53 (i, data->available_cores) {\r\nV_161 . V_2 = V_16 ;\r\nF_54 ( & V_161 , V_164 ) ;\r\n}\r\nV_159 = F_22 ( V_5 , V_3 , V_31 ) ;\r\nif ( V_159 )\r\nreturn V_159 ;\r\nV_161 . V_163 = F_4 ( V_5 -> V_26 ) ;\r\nF_53 (i, data->available_cores) {\r\nV_161 . V_2 = V_16 ;\r\nF_54 ( & V_161 , V_165 ) ;\r\n}\r\nreturn V_159 ;\r\n}\r\nstatic int F_55 ( struct V_15 * V_5 ,\r\nunsigned int V_95 )\r\n{\r\nT_1 V_6 = 0 ;\r\nint V_159 , V_16 ;\r\nstruct V_160 V_161 ;\r\nF_10 ( L_99 , F_15 () , V_95 ) ;\r\nV_6 = V_95 & V_18 ;\r\nif ( V_6 > V_5 -> V_140 )\r\nreturn - V_84 ;\r\nV_161 . V_162 = F_5 ( V_5 -> V_86 ,\r\nV_5 -> V_19 ) ;\r\nV_161 . V_163 = F_5 ( V_5 -> V_86 , V_6 ) ;\r\nF_53 (i, data->available_cores) {\r\nV_161 . V_2 = V_16 ;\r\nF_54 ( & V_161 , V_164 ) ;\r\n}\r\nV_159 = F_21 ( V_5 , V_6 ) ;\r\nV_161 . V_163 = F_5 ( V_5 -> V_86 , V_6 ) ;\r\nF_53 (i, data->available_cores) {\r\nV_161 . V_2 = V_16 ;\r\nF_54 ( & V_161 , V_165 ) ;\r\n}\r\nreturn V_159 ;\r\n}\r\nstatic int F_56 ( struct V_166 * V_167 ,\r\nunsigned V_168 , unsigned V_169 )\r\n{\r\nT_4 V_170 ;\r\nstruct V_15 * V_5 = F_57 ( V_171 , V_167 -> V_2 ) ;\r\nT_1 V_172 ;\r\nT_1 V_173 ;\r\nunsigned int V_174 ;\r\nint V_175 = - V_97 ;\r\nif ( ! V_5 )\r\nreturn - V_84 ;\r\nV_172 = V_5 -> V_26 ;\r\nV_173 = V_5 -> V_24 ;\r\nif ( ! F_58 ( & V_170 , V_92 ) )\r\nreturn - V_93 ;\r\nF_59 ( V_170 , F_60 ( V_176 ) ) ;\r\nF_61 ( V_176 , F_2 ( V_167 -> V_2 ) ) ;\r\nif ( F_15 () != V_167 -> V_2 ) {\r\nF_18 (KERN_ERR PFX L_103 , pol->cpu) ;\r\ngoto V_131;\r\n}\r\nif ( F_7 () ) {\r\nF_18 (KERN_ERR PFX L_104 ) ;\r\ngoto V_131;\r\n}\r\nF_10 ( L_105 ,\r\nV_167 -> V_2 , V_168 , V_167 -> V_177 , V_167 -> V_178 , V_169 ) ;\r\nif ( F_9 ( V_5 ) )\r\ngoto V_131;\r\nif ( V_11 != V_12 ) {\r\nF_10 ( L_106 ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nif ( ( V_173 != V_5 -> V_24 ) ||\r\n( V_172 != V_5 -> V_26 ) ) {\r\nF_18 (KERN_INFO PFX\r\nL_107\r\nL_108 ,\r\ncheckfid, data->currfid,\r\ncheckvid, data->currvid) ;\r\n}\r\n}\r\nif ( F_62 ( V_167 , V_5 -> V_86 ,\r\nV_168 , V_169 , & V_174 ) )\r\ngoto V_131;\r\nF_63 ( & V_179 ) ;\r\nF_41 ( V_5 , V_174 ) ;\r\nif ( V_11 == V_12 )\r\nV_175 = F_55 ( V_5 , V_174 ) ;\r\nelse\r\nV_175 = F_52 ( V_5 , V_174 ) ;\r\nif ( V_175 ) {\r\nF_18 (KERN_ERR PFX L_109 ) ;\r\nV_175 = 1 ;\r\nF_64 ( & V_179 ) ;\r\ngoto V_131;\r\n}\r\nF_64 ( & V_179 ) ;\r\nif ( V_11 == V_12 )\r\nV_167 -> V_180 = F_5 ( V_5 -> V_86 ,\r\nV_174 ) ;\r\nelse\r\nV_167 -> V_180 = F_4 ( V_5 -> V_26 ) ;\r\nV_175 = 0 ;\r\nV_131:\r\nF_61 ( V_176 , V_170 ) ;\r\nF_50 ( V_170 ) ;\r\nreturn V_175 ;\r\n}\r\nstatic int F_65 ( struct V_166 * V_167 )\r\n{\r\nstruct V_15 * V_5 = F_57 ( V_171 , V_167 -> V_2 ) ;\r\nif ( ! V_5 )\r\nreturn - V_84 ;\r\nreturn F_66 ( V_167 , V_5 -> V_86 ) ;\r\n}\r\nstatic void T_5 F_67 ( void * V_181 )\r\n{\r\nstruct V_182 * V_182 = V_181 ;\r\nif ( F_7 () ) {\r\nF_18 (KERN_ERR PFX L_110 ) ;\r\nV_182 -> V_63 = - V_64 ;\r\nreturn;\r\n}\r\nif ( F_9 ( V_182 -> V_5 ) ) {\r\nV_182 -> V_63 = - V_64 ;\r\nreturn;\r\n}\r\nif ( V_11 == V_183 )\r\nF_14 () ;\r\nV_182 -> V_63 = 0 ;\r\n}\r\nstatic int T_5 F_68 ( struct V_166 * V_167 )\r\n{\r\nstatic const char V_184 [] =\r\nV_185 V_186 V_187 L_111\r\nV_186 V_187 L_112 ;\r\nstruct V_15 * V_5 ;\r\nstruct V_182 V_182 ;\r\nint V_63 ;\r\nstruct V_188 * V_189 = & F_69 ( V_167 -> V_2 ) ;\r\nif ( ! F_70 ( V_167 -> V_2 ) )\r\nreturn - V_64 ;\r\nF_71 ( V_167 -> V_2 , F_26 , & V_63 , 1 ) ;\r\nif ( V_63 )\r\nreturn - V_64 ;\r\nV_5 = F_72 ( sizeof( struct V_15 ) , V_92 ) ;\r\nif ( ! V_5 ) {\r\nF_18 (KERN_ERR PFX L_113 ) ;\r\nreturn - V_93 ;\r\n}\r\nV_5 -> V_2 = V_167 -> V_2 ;\r\nV_5 -> V_19 = V_190 ;\r\nif ( F_42 ( V_5 ) ) {\r\nif ( F_73 () != 1 ) {\r\nF_74 ( V_184 ) ;\r\ngoto V_131;\r\n}\r\nif ( V_167 -> V_2 != 0 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_114\r\nL_115\r\nL_116 ) ;\r\ngoto V_131;\r\n}\r\nV_63 = F_39 ( V_5 ) ;\r\nif ( V_63 )\r\ngoto V_131;\r\nV_167 -> V_191 . V_157 = (\r\n( ( V_5 -> V_48 + 8 ) * V_5 -> V_29 * V_30 ) +\r\n( ( 1 << V_5 -> V_28 ) * 30 ) ) * 1000 ;\r\n} else\r\nV_167 -> V_191 . V_157 = F_51 ( V_5 ) ;\r\nV_182 . V_5 = V_5 ;\r\nF_71 ( V_5 -> V_2 , F_67 ,\r\n& V_182 , 1 ) ;\r\nV_63 = V_182 . V_63 ;\r\nif ( V_63 != 0 )\r\ngoto V_192;\r\nif ( V_11 == V_12 )\r\nF_59 ( V_167 -> V_193 , F_2 ( V_167 -> V_2 ) ) ;\r\nelse\r\nF_59 ( V_167 -> V_193 , F_1 ( V_167 -> V_2 ) ) ;\r\nV_5 -> V_194 = V_167 -> V_193 ;\r\nif ( V_11 == V_12 )\r\nV_167 -> V_180 = F_5 ( V_5 -> V_86 ,\r\nV_5 -> V_19 ) ;\r\nelse\r\nV_167 -> V_180 = F_4 ( V_5 -> V_26 ) ;\r\nF_10 ( L_117 , V_167 -> V_180 ) ;\r\nif ( F_75 ( V_167 , V_5 -> V_86 ) ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_118 ) ;\r\nF_49 ( V_5 ) ;\r\nF_37 ( V_5 -> V_86 ) ;\r\nF_37 ( V_5 ) ;\r\nreturn - V_84 ;\r\n}\r\nif ( F_76 ( V_189 , V_195 ) )\r\nV_196 . V_197 = V_198 ;\r\nF_77 ( V_5 -> V_86 , V_167 -> V_2 ) ;\r\nif ( V_11 == V_12 )\r\nF_10 ( L_119 ,\r\nV_5 -> V_19 ) ;\r\nelse\r\nF_10 ( L_120 ,\r\nV_5 -> V_26 , V_5 -> V_24 ) ;\r\nF_57 ( V_171 , V_167 -> V_2 ) = V_5 ;\r\nreturn 0 ;\r\nV_192:\r\nF_49 ( V_5 ) ;\r\nV_131:\r\nF_37 ( V_5 ) ;\r\nreturn - V_64 ;\r\n}\r\nstatic int T_6 F_78 ( struct V_166 * V_167 )\r\n{\r\nstruct V_15 * V_5 = F_57 ( V_171 , V_167 -> V_2 ) ;\r\nif ( ! V_5 )\r\nreturn - V_84 ;\r\nF_49 ( V_5 ) ;\r\nF_79 ( V_167 -> V_2 ) ;\r\nF_37 ( V_5 -> V_86 ) ;\r\nF_37 ( V_5 ) ;\r\nF_57 ( V_171 , V_167 -> V_2 ) = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic void F_80 ( void * V_199 )\r\n{\r\nint * V_200 = V_199 ;\r\nstruct V_15 * V_5 = F_27 ( V_171 ) ;\r\n* V_200 = F_9 ( V_5 ) ;\r\n}\r\nstatic unsigned int F_81 ( unsigned int V_2 )\r\n{\r\nstruct V_15 * V_5 = F_57 ( V_171 , V_2 ) ;\r\nunsigned int V_201 = 0 ;\r\nint V_200 ;\r\nif ( ! V_5 )\r\nreturn 0 ;\r\nF_71 ( V_2 , F_80 , & V_200 , true ) ;\r\nif ( V_200 )\r\ngoto V_202;\r\nif ( V_11 == V_12 )\r\nV_201 = F_5 ( V_5 -> V_86 ,\r\nV_5 -> V_19 ) ;\r\nelse\r\nV_201 = F_4 ( V_5 -> V_26 ) ;\r\nV_202:\r\nreturn V_201 ;\r\n}\r\nstatic void F_82 ( bool V_203 )\r\n{\r\nint V_2 ;\r\nF_83 () ;\r\nF_84 ( V_204 , V_205 , V_206 ) ;\r\nF_53 (cpu, cpu_online_mask) {\r\nstruct V_207 * V_208 = F_85 ( V_206 , V_2 ) ;\r\nif ( V_203 )\r\nV_208 -> V_209 &= ~ F_86 ( 25 ) ;\r\nelse\r\nV_208 -> V_209 |= F_86 ( 25 ) ;\r\n}\r\nF_87 ( V_204 , V_205 , V_206 ) ;\r\nF_88 () ;\r\n}\r\nstatic void F_89 ( bool V_203 )\r\n{\r\nif ( ! V_210 )\r\nreturn;\r\nif ( V_203 && ! V_211 ) {\r\nV_211 = true ;\r\nF_82 ( V_203 ) ;\r\nF_18 (KERN_INFO PFX L_121 ) ;\r\n} else if ( ! V_203 && V_211 ) {\r\nV_211 = false ;\r\nF_82 ( V_203 ) ;\r\nF_18 (KERN_INFO PFX L_122 ) ;\r\n}\r\n}\r\nstatic T_7 F_90 ( struct V_166 * V_212 , const char * V_213 ,\r\nT_8 V_214 )\r\n{\r\nint V_175 = - V_84 ;\r\nunsigned long V_215 = 0 ;\r\nV_175 = F_91 ( V_213 , 10 , & V_215 ) ;\r\nif ( ! V_175 && ( V_215 == 0 || V_215 == 1 ) && V_210 )\r\nF_89 ( V_215 ) ;\r\nelse\r\nreturn - V_84 ;\r\nreturn V_214 ;\r\n}\r\nstatic T_7 F_92 ( struct V_166 * V_212 , char * V_213 )\r\n{\r\nreturn sprintf ( V_213 , L_123 , V_211 ) ;\r\n}\r\nstatic int F_93 ( struct V_216 * V_217 , unsigned long V_218 ,\r\nvoid * V_219 )\r\n{\r\nunsigned V_2 = ( long ) V_219 ;\r\nT_1 V_9 , V_10 ;\r\nswitch ( V_218 ) {\r\ncase V_220 :\r\ncase V_221 :\r\nif ( ! V_211 ) {\r\nF_94 ( V_2 , V_205 , & V_9 , & V_10 ) ;\r\nV_9 |= F_86 ( 25 ) ;\r\nF_95 ( V_2 , V_205 , V_9 , V_10 ) ;\r\n}\r\nbreak;\r\ncase V_222 :\r\ncase V_223 :\r\nF_94 ( V_2 , V_205 , & V_9 , & V_10 ) ;\r\nV_9 &= ~ F_86 ( 25 ) ;\r\nF_95 ( V_2 , V_205 , V_9 , V_10 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_224 ;\r\n}\r\nstatic int T_5 F_96 ( void )\r\n{\r\nunsigned int V_16 , V_225 = 0 , V_2 ;\r\nint V_226 ;\r\nF_97 (i) {\r\nint V_63 ;\r\nF_71 ( V_16 , F_26 , & V_63 , 1 ) ;\r\nif ( V_63 == 0 )\r\nV_225 ++ ;\r\n}\r\nif ( V_225 != F_73 () )\r\nreturn - V_64 ;\r\nF_18 (KERN_INFO PFX L_124 VERSION L_125 ,\r\nnum_online_nodes(), boot_cpu_data.x86_model_id, supported_cpus) ;\r\nif ( F_98 ( V_227 ) ) {\r\nV_210 = true ;\r\nV_206 = F_99 () ;\r\nif ( ! V_206 ) {\r\nF_18 ( V_185 L_126 , V_228 ) ;\r\nreturn - V_93 ;\r\n}\r\nF_100 ( & V_229 ) ;\r\nF_84 ( V_204 , V_205 , V_206 ) ;\r\nF_53 (cpu, cpu_online_mask) {\r\nstruct V_207 * V_208 = F_85 ( V_206 , V_2 ) ;\r\nV_211 |= ! ( ! ! ( V_208 -> V_209 & F_86 ( 25 ) ) ) ;\r\n}\r\nF_18 (KERN_INFO PFX L_127 ,\r\n(cpb_enabled ? L_128 : L_129)) ;\r\n}\r\nV_226 = F_101 ( & V_196 ) ;\r\nif ( V_226 < 0 && F_98 ( V_227 ) ) {\r\nF_102 ( & V_229 ) ;\r\nF_103 ( V_206 ) ;\r\nV_206 = NULL ;\r\n}\r\nreturn V_226 ;\r\n}\r\nstatic void T_9 F_104 ( void )\r\n{\r\nF_10 ( L_130 ) ;\r\nif ( F_98 ( V_227 ) ) {\r\nF_103 ( V_206 ) ;\r\nV_206 = NULL ;\r\nF_102 ( & V_229 ) ;\r\n}\r\nF_105 ( & V_196 ) ;\r\n}
