# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "dut.sv:3.1-14.10"
module \1dff
  attribute \src "dut.sv:11.10-11.14"
  wire input 4 \cl$k
  attribute \src "dut.sv:11.7-11.8"
  wire input 3 \d
  attribute \src "dut.sv:12.8-12.9"
  wire output 1 \q
  attribute \src "dut.sv:12.11-12.14"
  wire output 2 \q~
  attribute \src "dut.sv:11.16-11.23"
  wire input 5 \reset*
end
