// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelLastStageS2S (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg fftOutData_local2_read;
reg fftOutData_local_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln215_fu_146_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_nbreadreq_fu_76_p3;
reg    ap_predicate_op23_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] icmp_ln215_reg_430;
reg   [0:0] tmp_reg_434;
reg    ap_predicate_op66_write_state3;
reg    ap_block_state3_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    fftOutData_local2_blk_n;
wire    ap_block_pp0_stage0;
reg    fftOutData_local_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg   [31:0] iter_reg_112;
reg   [15:0] real1_reg_438;
reg   [15:0] imag2_reg_444;
reg   [15:0] real1_67_reg_450;
reg   [15:0] imag2_67_reg_455;
reg   [15:0] real1_68_reg_460;
reg   [15:0] imag2_68_reg_465;
wire   [31:0] iter_3_fu_337_p2;
reg   [31:0] iter_3_reg_470;
reg    ap_block_state1;
reg   [31:0] ap_phi_mux_iter_phi_fu_116_p6;
reg   [31:0] ap_phi_mux_iter_1_phi_fu_129_p4;
wire   [31:0] iter_2_fu_152_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_iter_1_reg_126;
reg    ap_block_pp0_stage0_01001_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [22:0] tmp_81_fu_136_p4;
wire  signed [15:0] p_complexOp1_M_real_fu_159_p1;
wire   [30:0] p_shl6_fu_197_p3;
wire  signed [30:0] sext_ln35_fu_193_p1;
wire   [30:0] sub_ln35_fu_205_p2;
wire  signed [15:0] p_complexOp1_M_imag_fu_163_p4;
wire   [30:0] p_shl5_fu_225_p3;
wire  signed [30:0] sext_ln40_fu_221_p1;
wire   [30:0] sub_ln40_fu_233_p2;
wire  signed [15:0] p_complexOp1_M_real_6_fu_173_p4;
wire   [30:0] p_shl4_fu_253_p3;
wire  signed [30:0] sext_ln35_21_fu_249_p1;
wire   [30:0] sub_ln35_28_fu_261_p2;
wire  signed [15:0] p_complexOp1_M_imag_6_fu_183_p4;
wire   [30:0] p_shl3_fu_281_p3;
wire  signed [30:0] sext_ln40_6_fu_277_p1;
wire   [30:0] sub_ln40_28_fu_289_p2;
wire   [30:0] sub_ln35_29_fu_305_p2;
wire   [30:0] sub_ln40_29_fu_321_p2;
wire   [15:0] p_r_M_real_28_fu_345_p2;
wire   [14:0] trunc_ln_fu_353_p4;
wire   [15:0] p_r_M_imag_28_fu_349_p2;
wire   [14:0] trunc_ln95_s_fu_367_p4;
wire   [15:0] p_r_M_real_30_fu_381_p2;
wire   [14:0] trunc_ln95_4_fu_389_p4;
wire   [15:0] p_r_M_imag_30_fu_385_p2;
wire   [14:0] trunc_ln95_5_fu_403_p4;
wire  signed [15:0] sext_ln95_2_fu_399_p1;
wire  signed [15:0] sext_ln95_1_fu_377_p1;
wire  signed [15:0] sext_ln95_fu_363_p1;
wire   [62:0] tmp_8_fu_413_p5;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_155;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln215_reg_430 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln215_reg_430 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iter_reg_112 <= iter_3_reg_470;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln215_reg_430 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        iter_reg_112 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln215_reg_430 <= icmp_ln215_fu_146_p2;
        imag2_67_reg_455 <= {{sub_ln40_28_fu_289_p2[30:15]}};
        imag2_68_reg_465 <= {{sub_ln40_29_fu_321_p2[30:15]}};
        imag2_reg_444 <= {{sub_ln40_fu_233_p2[30:15]}};
        real1_67_reg_450 <= {{sub_ln35_28_fu_261_p2[30:15]}};
        real1_68_reg_460 <= {{sub_ln35_29_fu_305_p2[30:15]}};
        real1_reg_438 <= {{sub_ln35_fu_205_p2[30:15]}};
        tmp_reg_434 <= tmp_nbreadreq_fu_76_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iter_3_reg_470 <= iter_3_fu_337_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln215_reg_430 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln215_fu_146_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_76_p3 == 1'd1)) begin
            ap_phi_mux_iter_1_phi_fu_129_p4 = ap_phi_mux_iter_phi_fu_116_p6;
        end else if ((tmp_nbreadreq_fu_76_p3 == 1'd0)) begin
            ap_phi_mux_iter_1_phi_fu_129_p4 = iter_2_fu_152_p2;
        end else begin
            ap_phi_mux_iter_1_phi_fu_129_p4 = ap_phi_reg_pp0_iter0_iter_1_reg_126;
        end
    end else begin
        ap_phi_mux_iter_1_phi_fu_129_p4 = ap_phi_reg_pp0_iter0_iter_1_reg_126;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_155)) begin
        if ((icmp_ln215_reg_430 == 1'd0)) begin
            ap_phi_mux_iter_phi_fu_116_p6 = 32'd0;
        end else if ((icmp_ln215_reg_430 == 1'd1)) begin
            ap_phi_mux_iter_phi_fu_116_p6 = iter_3_reg_470;
        end else begin
            ap_phi_mux_iter_phi_fu_116_p6 = iter_reg_112;
        end
    end else begin
        ap_phi_mux_iter_phi_fu_116_p6 = iter_reg_112;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op23_read_state2 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_blk_n = fftOutData_local2_empty_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op23_read_state2 == 1'b1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_read = 1'b1;
    end else begin
        fftOutData_local2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op66_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op66_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (real_start == 1'b1) & (icmp_ln215_fu_146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((ap_predicate_op23_read_state2 == 1'b1) & (fftOutData_local2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp1 = ((ap_predicate_op66_write_state3 == 1'b1) & (fftOutData_local_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_155 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter0_iter_1_reg_126 = 'bx;

always @ (*) begin
    ap_predicate_op23_read_state2 = ((tmp_nbreadreq_fu_76_p3 == 1'd1) & (icmp_ln215_fu_146_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_write_state3 = ((tmp_reg_434 == 1'd1) & (icmp_ln215_reg_430 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign fftOutData_local_din = $signed(tmp_8_fu_413_p5);

assign icmp_ln215_fu_146_p2 = (($signed(tmp_81_fu_136_p4) < $signed(23'd1)) ? 1'b1 : 1'b0);

assign iter_2_fu_152_p2 = ($signed(ap_phi_mux_iter_phi_fu_116_p6) + $signed(32'd4294967295));

assign iter_3_fu_337_p2 = (ap_phi_mux_iter_1_phi_fu_129_p4 + 32'd1);

assign p_complexOp1_M_imag_6_fu_183_p4 = {{fftOutData_local2_dout[63:48]}};

assign p_complexOp1_M_imag_fu_163_p4 = {{fftOutData_local2_dout[31:16]}};

assign p_complexOp1_M_real_6_fu_173_p4 = {{fftOutData_local2_dout[47:32]}};

assign p_complexOp1_M_real_fu_159_p1 = fftOutData_local2_dout[15:0];

assign p_r_M_imag_28_fu_349_p2 = (imag2_67_reg_455 + imag2_reg_444);

assign p_r_M_imag_30_fu_385_p2 = (imag2_68_reg_465 + imag2_reg_444);

assign p_r_M_real_28_fu_345_p2 = (real1_67_reg_450 + real1_reg_438);

assign p_r_M_real_30_fu_381_p2 = (real1_68_reg_460 + real1_reg_438);

assign p_shl3_fu_281_p3 = {{p_complexOp1_M_imag_6_fu_183_p4}, {15'd0}};

assign p_shl4_fu_253_p3 = {{p_complexOp1_M_real_6_fu_173_p4}, {15'd0}};

assign p_shl5_fu_225_p3 = {{p_complexOp1_M_imag_fu_163_p4}, {15'd0}};

assign p_shl6_fu_197_p3 = {{p_complexOp1_M_real_fu_159_p1}, {15'd0}};

assign sext_ln35_21_fu_249_p1 = p_complexOp1_M_real_6_fu_173_p4;

assign sext_ln35_fu_193_p1 = p_complexOp1_M_real_fu_159_p1;

assign sext_ln40_6_fu_277_p1 = p_complexOp1_M_imag_6_fu_183_p4;

assign sext_ln40_fu_221_p1 = p_complexOp1_M_imag_fu_163_p4;

assign sext_ln95_1_fu_377_p1 = $signed(trunc_ln95_s_fu_367_p4);

assign sext_ln95_2_fu_399_p1 = $signed(trunc_ln95_4_fu_389_p4);

assign sext_ln95_fu_363_p1 = $signed(trunc_ln_fu_353_p4);

assign start_out = real_start;

assign sub_ln35_28_fu_261_p2 = ($signed(p_shl4_fu_253_p3) - $signed(sext_ln35_21_fu_249_p1));

assign sub_ln35_29_fu_305_p2 = (31'd0 - p_shl4_fu_253_p3);

assign sub_ln35_fu_205_p2 = ($signed(p_shl6_fu_197_p3) - $signed(sext_ln35_fu_193_p1));

assign sub_ln40_28_fu_289_p2 = ($signed(p_shl3_fu_281_p3) - $signed(sext_ln40_6_fu_277_p1));

assign sub_ln40_29_fu_321_p2 = (31'd0 - p_shl3_fu_281_p3);

assign sub_ln40_fu_233_p2 = ($signed(p_shl5_fu_225_p3) - $signed(sext_ln40_fu_221_p1));

assign tmp_81_fu_136_p4 = {{ap_phi_mux_iter_phi_fu_116_p6[31:9]}};

assign tmp_8_fu_413_p5 = {{{{trunc_ln95_5_fu_403_p4}, {sext_ln95_2_fu_399_p1}}, {sext_ln95_1_fu_377_p1}}, {sext_ln95_fu_363_p1}};

assign tmp_nbreadreq_fu_76_p3 = fftOutData_local2_empty_n;

assign trunc_ln95_4_fu_389_p4 = {{p_r_M_real_30_fu_381_p2[15:1]}};

assign trunc_ln95_5_fu_403_p4 = {{p_r_M_imag_30_fu_385_p2[15:1]}};

assign trunc_ln95_s_fu_367_p4 = {{p_r_M_imag_28_fu_349_p2[15:1]}};

assign trunc_ln_fu_353_p4 = {{p_r_M_real_28_fu_345_p2[15:1]}};

endmodule //fft_top_fftStageKernelLastStageS2S
