$date
	Mon Jul 03 20:43:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$scope module alu_dut $end
$var wire 1 ! clk $end
$var wire 32 " in [31:0] $end
$var reg 32 # dout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
bx "
0!
$end
#5
1!
#6
b10000000000000000000000 "
#10
0!
#15
b10000000000000000000000 #
1!
#18
b10000000000000000000100 "
#20
0!
#25
b10000000000000000000100 #
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
