{"vcs1":{"timestamp_begin":1737961992.164545580, "rt":0.23, "ut":0.11, "st":0.08}}
{"vcselab":{"timestamp_begin":1737961992.465325112, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1737961992.766335588, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737961991.952231880}
{"VCS_COMP_START_TIME": 1737961991.952231880}
{"VCS_COMP_END_TIME": 1737961992.973534134}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265404}}
{"vcselab": {"peak_mem": 150344}}
