Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: dot_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dot_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dot_top"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : dot_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch06_01_02_debounce.vhd" in Library work.
Architecture exp_fsmd_arch of Entity debounce is up to date.
Architecture fsmd_arch of Entity debounce is up to date.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch11_04_x_ram_2p_sync.vhd" in Library work.
Architecture beh_arch of Entity xilinx_dual_port_ram_sync is up to date.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_01_vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_07_dot_gra.vhd" in Library work.
Architecture dual_port_ram_arch of Entity bitmap_gen is up to date.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_08_dot_top.vhd" in Library work.
Entity <dot_top> compiled.
Entity <dot_top> (Architecture <arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dot_top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <bitmap_gen> in library <work> (architecture <dual_port_ram_arch>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <fsmd_arch>).

Analyzing hierarchy for entity <xilinx_dual_port_ram_sync> in library <work> (architecture <beh_arch>) with generics.
	ADDR_WIDTH = 14
	DATA_WIDTH = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dot_top> in library <work> (Architecture <arch>).
Entity <dot_top> analyzed. Unit <dot_top> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <bitmap_gen> in library <work> (Architecture <dual_port_ram_arch>).
WARNING:Xst:753 - "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_07_dot_gra.vhd" line 49: Unconnected output port 'db_level' of component 'debounce'.
WARNING:Xst:753 - "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_07_dot_gra.vhd" line 53: Unconnected output port 'dout_a' of component 'xilinx_dual_port_ram_sync'.
Entity <bitmap_gen> analyzed. Unit <bitmap_gen> generated.

Analyzing Entity <debounce> in library <work> (Architecture <fsmd_arch>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <xilinx_dual_port_ram_sync> in library <work> (Architecture <beh_arch>).
	ADDR_WIDTH = 14
	DATA_WIDTH = 8
Entity <xilinx_dual_port_ram_sync> analyzed. Unit <xilinx_dual_port_ram_sync> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_sync>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_01_vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch06_01_02_debounce.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <q_next$share0000> created at line 109.
    Found 21-bit register for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <xilinx_dual_port_ram_sync>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch11_04_x_ram_2p_sync.vhd".
    Found 16384x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16384x8-bit dual-port RAM <Mram_ram_ren> for signal <ram>.
    Found 14-bit register for signal <addr_a_reg>.
    Found 14-bit register for signal <addr_b_reg>.
    Summary:
	inferred   2 RAM(s).
	inferred  28 D-type flip-flop(s).
Unit <xilinx_dual_port_ram_sync> synthesized.


Synthesizing Unit <bitmap_gen>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_07_dot_gra.vhd".
WARNING:Xst:647 - Input <btn<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator lessequal for signal <bitmap_on$cmp_le0000> created at line 87.
    Found 10-bit comparator lessequal for signal <bitmap_on$cmp_le0001> created at line 87.
    Found 7-bit register for signal <dot_x_reg>.
    Found 7-bit adder for signal <dot_x_reg$addsub0000> created at line 92.
    Found 7-bit register for signal <dot_y_reg>.
    Found 7-bit adder for signal <dot_y_reg$addsub0000> created at line 96.
    Found 7-bit register for signal <v_x_reg>.
    Found 7-bit register for signal <v_y_reg>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <bitmap_gen> synthesized.


Synthesizing Unit <dot_top>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmapvideo/list_ch12_08_dot_top.vhd".
WARNING:Xst:646 - Signal <pixel_tick> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <rgb_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dot_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x8-bit dual-port RAM                             : 2
# Adders/Subtractors                                   : 3
 21-bit subtractor                                     : 1
 7-bit adder                                           : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 11
 1-bit register                                        : 3
 14-bit register                                       : 2
 21-bit register                                       : 1
 7-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <bitmap_unit/debounce_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------

Synthesizing (advanced) Unit <bitmap_gen>.
The following registers are absorbed into accumulator <dot_y_reg>: 1 register on signal <dot_y_reg>.
The following registers are absorbed into accumulator <dot_x_reg>: 1 register on signal <dot_x_reg>.
Unit <bitmap_gen> synthesized (advanced).

Synthesizing (advanced) Unit <xilinx_dual_port_ram_sync>.
INFO:Xst:3227 - The RAM <Mram_ram>, combined with <Mram_ram_ren>, will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_a_reg> <addr_b_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <dout_a>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to signal <dout_b>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <xilinx_dual_port_ram_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 16384x8-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 21-bit subtractor                                     : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 2
 7-bit up loadable accumulator                         : 2
# Registers                                            : 46
 Flip-Flops                                            : 46
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dot_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <debounce> ...

Optimizing unit <bitmap_gen> ...
WARNING:Xst:1710 - FF/Latch <v_y_reg_0> (without init value) has a constant value of 1 in block <bitmap_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_x_reg_0> (without init value) has a constant value of 1 in block <bitmap_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <v_y_reg_0> (without init value) has a constant value of 1 in block <bitmap_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_x_reg_0> (without init value) has a constant value of 1 in block <bitmap_gen>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dot_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dot_top.ngr
Top Level Output File Name         : dot_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 295
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 19
#      LUT2                        : 37
#      LUT2_D                      : 1
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT4                        : 75
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 56
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 80
#      FD                          : 8
#      FDC                         : 38
#      FDCE                        : 34
# RAMS                             : 8
#      RAMB16_S1_S1                : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       97  out of   8672     1%  
 Number of Slice Flip Flops:             80  out of  17344     0%  
 Number of 4 input LUTs:                178  out of  17344     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    250     8%  
 Number of BRAMs:                         8  out of     28    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn<2>                             | IBUF                   | 72    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.357ns (Maximum Frequency: 106.875MHz)
   Minimum input arrival time before clock: 9.086ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.357ns (frequency: 106.875MHz)
  Total number of paths / destination ports: 11018 / 337
-------------------------------------------------------------------------
Delay:               9.357ns (Levels of Logic = 26)
  Source:            bitmap_unit/debounce_unit/q_reg_0 (FF)
  Destination:       bitmap_unit/dot_y_reg_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bitmap_unit/debounce_unit/q_reg_0 to bitmap_unit/dot_y_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  bitmap_unit/debounce_unit/q_reg_0 (bitmap_unit/debounce_unit/q_reg_0)
     LUT1:I0->O            1   0.612   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<0>_rt (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<0> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<1> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<2> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<3> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<4> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<5> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<6> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<7> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<8> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<9> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<10> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<11> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<12> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<13> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<14> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<15> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<16> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<17> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<18> (bitmap_unit/debounce_unit/Msub_q_next_share0000_cy<18>)
     XORCY:CI->O           1   0.699   0.360  bitmap_unit/debounce_unit/Msub_q_next_share0000_xor<19> (bitmap_unit/debounce_unit/q_next_share0000<19>)
     LUT4:I3->O            2   0.612   0.383  bitmap_unit/debounce_unit/q_next<19>1 (bitmap_unit/debounce_unit/q_next<19>)
     LUT4:I3->O            1   0.612   0.000  bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_lut<4> (bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O            1   0.404   0.000  bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_cy<4> (bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          16   0.399   0.882  bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_cy<5> (bitmap_unit/debounce_unit/state_reg_cmp_eq0000)
     LUT4:I3->O           14   0.612   0.850  bitmap_unit/dot_y_reg_not000186 (bitmap_unit/dot_y_reg_not0001)
     FDCE:CE                   0.483          bitmap_unit/dot_x_reg_0
    ----------------------------------------
    Total                      9.357ns (6.279ns logic, 3.078ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1182 / 59
-------------------------------------------------------------------------
Offset:              9.086ns (Levels of Logic = 7)
  Source:            btn<0> (PAD)
  Destination:       bitmap_unit/dot_y_reg_6 (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to bitmap_unit/dot_y_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  btn_0_IBUF (btn_0_IBUF)
     LUT3_D:I0->O         23   0.612   1.174  bitmap_unit/debounce_unit/q_next<0>21 (bitmap_unit/debounce_unit/N11)
     LUT4:I0->O            1   0.612   0.000  bitmap_unit/debounce_unit/q_next<20>1_SW0_F (N51)
     MUXF5:I0->O           1   0.278   0.360  bitmap_unit/debounce_unit/q_next<20>1_SW0 (N45)
     LUT4:I3->O            1   0.612   0.000  bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_lut<5> (bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_lut<5>)
     MUXCY:S->O           16   0.752   0.882  bitmap_unit/debounce_unit/state_reg_cmp_eq0000_wg_cy<5> (bitmap_unit/debounce_unit/state_reg_cmp_eq0000)
     LUT4:I3->O           14   0.612   0.850  bitmap_unit/dot_y_reg_not000186 (bitmap_unit/dot_y_reg_not0001)
     FDCE:CE                   0.483          bitmap_unit/dot_x_reg_0
    ----------------------------------------
    Total                      9.086ns (5.067ns logic, 4.019ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga_sync_unit/v_sync_reg (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk rising

  Data Path: vga_sync_unit/v_sync_reg to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  vga_sync_unit/v_sync_reg (vga_sync_unit/v_sync_reg)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.63 secs
 
--> 


Total memory usage is 533360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

