
LLDN_m128rfa1_wm100duino_0x0000.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000da  00800200  0000ba32  0000bac6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000b6da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  0000b6da  0000b6da  0000b76e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          000037a7  008002da  008002da  0000bba0  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  0000bba0  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000bc2c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003b0  00000000  00000000  0000bc6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000aafb  00000000  00000000  0000c01c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b2d  00000000  00000000  00016b17  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006abd  00000000  00000000  0001a644  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002f38  00000000  00000000  00021104  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000440e  00000000  00000000  0002403c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005aaa  00000000  00000000  0002844a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0002def4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 89 01 	jmp	0x312	; 0x312 <__ctors_end>
       4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
       8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
       c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      10:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      14:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      18:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      1c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      20:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      24:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      28:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      2c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      30:	0c 94 e3 43 	jmp	0x87c6	; 0x87c6 <__vector_12>
      34:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      38:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      3c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      40:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      44:	0c 94 4b 33 	jmp	0x6696	; 0x6696 <__vector_17>
      48:	0c 94 88 33 	jmp	0x6710	; 0x6710 <__vector_18>
      4c:	0c 94 c5 33 	jmp	0x678a	; 0x678a <__vector_19>
      50:	0c 94 0e 33 	jmp	0x661c	; 0x661c <__vector_20>
      54:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      58:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      5c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      60:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      64:	0c 94 df 47 	jmp	0x8fbe	; 0x8fbe <__vector_25>
      68:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      6c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      70:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      74:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      78:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      7c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      80:	0c 94 3f 34 	jmp	0x687e	; 0x687e <__vector_32>
      84:	0c 94 7c 34 	jmp	0x68f8	; 0x68f8 <__vector_33>
      88:	0c 94 b9 34 	jmp	0x6972	; 0x6972 <__vector_34>
      8c:	0c 94 02 34 	jmp	0x6804	; 0x6804 <__vector_35>
      90:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      94:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      98:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      9c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      a8:	0c 94 33 35 	jmp	0x6a66	; 0x6a66 <__vector_42>
      ac:	0c 94 70 35 	jmp	0x6ae0	; 0x6ae0 <__vector_43>
      b0:	0c 94 ad 35 	jmp	0x6b5a	; 0x6b5a <__vector_44>
      b4:	0c 94 f6 34 	jmp	0x69ec	; 0x69ec <__vector_45>
      b8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      bc:	0c 94 27 36 	jmp	0x6c4e	; 0x6c4e <__vector_47>
      c0:	0c 94 64 36 	jmp	0x6cc8	; 0x6cc8 <__vector_48>
      c4:	0c 94 a1 36 	jmp	0x6d42	; 0x6d42 <__vector_49>
      c8:	0c 94 ea 35 	jmp	0x6bd4	; 0x6bd4 <__vector_50>
      cc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      d8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      dc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      e8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      ec:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f0:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f4:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      f8:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
      fc:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     100:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     104:	0c 94 f4 3a 	jmp	0x75e8	; 0x75e8 <__vector_65>
     108:	0c 94 31 3b 	jmp	0x7662	; 0x7662 <__vector_66>
     10c:	0c 94 6e 3b 	jmp	0x76dc	; 0x76dc <__vector_67>
     110:	0c 94 b7 3a 	jmp	0x756e	; 0x756e <__vector_68>
     114:	0c 94 ab 3b 	jmp	0x7756	; 0x7756 <__vector_69>
     118:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     11c:	0c 94 a8 01 	jmp	0x350	; 0x350 <__bad_interrupt>
     120:	35 0c       	add	r3, r5
     122:	40 0c       	add	r4, r0
     124:	a3 0c       	add	r10, r3
     126:	b6 0c       	add	r11, r6
     128:	c2 0c       	add	r12, r2
     12a:	ec 0c       	add	r14, r12
     12c:	d5 0c       	add	r13, r5
     12e:	7c 0d       	add	r23, r12
     130:	94 0d       	add	r25, r4
     132:	bd 0f       	add	r27, r29
     134:	bd 0f       	add	r27, r29
     136:	bd 0f       	add	r27, r29
     138:	72 0f       	add	r23, r18
     13a:	b4 0f       	add	r27, r20
     13c:	af 1f       	adc	r26, r31
     13e:	d6 1f       	adc	r29, r22
     140:	b4 1f       	adc	r27, r20
     142:	d6 1f       	adc	r29, r22
     144:	b9 1f       	adc	r27, r25
     146:	be 1f       	adc	r27, r30
     148:	c3 1f       	adc	r28, r19
     14a:	c8 1f       	adc	r28, r24
     14c:	d1 1f       	adc	r29, r17
     14e:	cd 1f       	adc	r28, r29

00000150 <__trampolines_end>:
     150:	6e 61       	ori	r22, 0x1E	; 30
     152:	6e 00       	.word	0x006e	; ????

00000154 <__c.2332>:
     154:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     164:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     174:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     184:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     194:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     1a4:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     1b4:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1c4:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1d4:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1e4:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1f4:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     204:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     214:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     224:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     234:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     244:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000252 <baudctrl_1mhz>:
     252:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000262 <baudctrl_8mhz>:
     262:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000272 <baudctrl_16mhz>:
     272:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000282 <baudctrl_1mhz>:
     282:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000292 <baudctrl_8mhz>:
     292:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002a2 <baudctrl_16mhz>:
     2a2:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002b2 <baudctrl_1mhz>:
     2b2:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002c2 <baudctrl_8mhz>:
     2c2:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002d2 <baudctrl_16mhz>:
     2d2:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002e2 <baudctrl_1mhz>:
     2e2:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002f2 <baudctrl_8mhz>:
     2f2:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000302 <baudctrl_16mhz>:
     302:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000312 <__ctors_end>:
     312:	11 24       	eor	r1, r1
     314:	1f be       	out	0x3f, r1	; 63
     316:	cf ef       	ldi	r28, 0xFF	; 255
     318:	d1 e4       	ldi	r29, 0x41	; 65
     31a:	de bf       	out	0x3e, r29	; 62
     31c:	cd bf       	out	0x3d, r28	; 61

0000031e <__do_copy_data>:
     31e:	12 e0       	ldi	r17, 0x02	; 2
     320:	a0 e0       	ldi	r26, 0x00	; 0
     322:	b2 e0       	ldi	r27, 0x02	; 2
     324:	e2 e3       	ldi	r30, 0x32	; 50
     326:	fa eb       	ldi	r31, 0xBA	; 186
     328:	00 e0       	ldi	r16, 0x00	; 0
     32a:	0b bf       	out	0x3b, r16	; 59
     32c:	02 c0       	rjmp	.+4      	; 0x332 <__do_copy_data+0x14>
     32e:	07 90       	elpm	r0, Z+
     330:	0d 92       	st	X+, r0
     332:	aa 3d       	cpi	r26, 0xDA	; 218
     334:	b1 07       	cpc	r27, r17
     336:	d9 f7       	brne	.-10     	; 0x32e <__do_copy_data+0x10>

00000338 <__do_clear_bss>:
     338:	2a e3       	ldi	r18, 0x3A	; 58
     33a:	aa ed       	ldi	r26, 0xDA	; 218
     33c:	b2 e0       	ldi	r27, 0x02	; 2
     33e:	01 c0       	rjmp	.+2      	; 0x342 <.do_clear_bss_start>

00000340 <.do_clear_bss_loop>:
     340:	1d 92       	st	X+, r1

00000342 <.do_clear_bss_start>:
     342:	a1 38       	cpi	r26, 0x81	; 129
     344:	b2 07       	cpc	r27, r18
     346:	e1 f7       	brne	.-8      	; 0x340 <.do_clear_bss_loop>
     348:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <main>
     34c:	0c 94 6b 5b 	jmp	0xb6d6	; 0xb6d6 <_exit>

00000350 <__bad_interrupt>:
     350:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000354 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     354:	cf 93       	push	r28
     356:	df 93       	push	r29
     358:	cd b7       	in	r28, 0x3d	; 61
     35a:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	94 e2       	ldi	r25, 0x24	; 36
     360:	a4 ef       	ldi	r26, 0xF4	; 244
     362:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
     364:	bc 01       	movw	r22, r24
     366:	cd 01       	movw	r24, r26
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
     376:	0e 94 aa 01 	call	0x354	; 0x354 <sysclk_get_main_hz>
     37a:	dc 01       	movw	r26, r24
     37c:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
     37e:	bc 01       	movw	r22, r24
     380:	cd 01       	movw	r24, r26
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	08 95       	ret

00000388 <usart_double_baud_enable>:
 * \brief Double the USART transmission speed.
 *
 * \param usart The USART module.
 */
static inline void usart_double_baud_enable(USART_t *usart)
{
     388:	cf 93       	push	r28
     38a:	df 93       	push	r29
     38c:	00 d0       	rcall	.+0      	; 0x38e <usart_double_baud_enable+0x6>
     38e:	cd b7       	in	r28, 0x3d	; 61
     390:	de b7       	in	r29, 0x3e	; 62
     392:	9a 83       	std	Y+2, r25	; 0x02
     394:	89 83       	std	Y+1, r24	; 0x01
	usart->UCSRnA |=  USART_U2X_bm;
     396:	89 81       	ldd	r24, Y+1	; 0x01
     398:	9a 81       	ldd	r25, Y+2	; 0x02
     39a:	fc 01       	movw	r30, r24
     39c:	80 81       	ld	r24, Z
     39e:	28 2f       	mov	r18, r24
     3a0:	22 60       	ori	r18, 0x02	; 2
     3a2:	89 81       	ldd	r24, Y+1	; 0x01
     3a4:	9a 81       	ldd	r25, Y+2	; 0x02
     3a6:	fc 01       	movw	r30, r24
     3a8:	20 83       	st	Z, r18
}
     3aa:	00 00       	nop
     3ac:	0f 90       	pop	r0
     3ae:	0f 90       	pop	r0
     3b0:	df 91       	pop	r29
     3b2:	cf 91       	pop	r28
     3b4:	08 95       	ret

000003b6 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     3b6:	cf 93       	push	r28
     3b8:	df 93       	push	r29
     3ba:	cd b7       	in	r28, 0x3d	; 61
     3bc:	de b7       	in	r29, 0x3e	; 62
     3be:	2b 97       	sbiw	r28, 0x0b	; 11
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	de bf       	out	0x3e, r29	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	cd bf       	out	0x3d, r28	; 61
     3ca:	99 87       	std	Y+9, r25	; 0x09
     3cc:	88 87       	std	Y+8, r24	; 0x08
     3ce:	7b 87       	std	Y+11, r23	; 0x0b
     3d0:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     3d2:	8a 85       	ldd	r24, Y+10	; 0x0a
     3d4:	9b 85       	ldd	r25, Y+11	; 0x0b
     3d6:	fc 01       	movw	r30, r24
     3d8:	84 81       	ldd	r24, Z+4	; 0x04
     3da:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     3dc:	8a 85       	ldd	r24, Y+10	; 0x0a
     3de:	9b 85       	ldd	r25, Y+11	; 0x0b
     3e0:	fc 01       	movw	r30, r24
     3e2:	85 81       	ldd	r24, Z+5	; 0x05
     3e4:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     3e6:	8a 85       	ldd	r24, Y+10	; 0x0a
     3e8:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ea:	fc 01       	movw	r30, r24
     3ec:	86 81       	ldd	r24, Z+6	; 0x06
     3ee:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     3f0:	8a 85       	ldd	r24, Y+10	; 0x0a
     3f2:	9b 85       	ldd	r25, Y+11	; 0x0b
     3f4:	fc 01       	movw	r30, r24
     3f6:	80 81       	ld	r24, Z
     3f8:	91 81       	ldd	r25, Z+1	; 0x01
     3fa:	a2 81       	ldd	r26, Z+2	; 0x02
     3fc:	b3 81       	ldd	r27, Z+3	; 0x03
     3fe:	89 83       	std	Y+1, r24	; 0x01
     400:	9a 83       	std	Y+2, r25	; 0x02
     402:	ab 83       	std	Y+3, r26	; 0x03
     404:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     406:	88 85       	ldd	r24, Y+8	; 0x08
     408:	99 85       	ldd	r25, Y+9	; 0x09
     40a:	9e 01       	movw	r18, r28
     40c:	2f 5f       	subi	r18, 0xFF	; 255
     40e:	3f 4f       	sbci	r19, 0xFF	; 255
     410:	b9 01       	movw	r22, r18
     412:	0e 94 3b 3f 	call	0x7e76	; 0x7e76 <usart_init_rs232>
     416:	88 23       	and	r24, r24
     418:	11 f0       	breq	.+4      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
		return true;
     41a:	81 e0       	ldi	r24, 0x01	; 1
     41c:	01 c0       	rjmp	.+2      	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
	} else {
		return false;
     41e:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     420:	2b 96       	adiw	r28, 0x0b	; 11
     422:	0f b6       	in	r0, 0x3f	; 63
     424:	f8 94       	cli
     426:	de bf       	out	0x3e, r29	; 62
     428:	0f be       	out	0x3f, r0	; 63
     42a:	cd bf       	out	0x3d, r28	; 61
     42c:	df 91       	pop	r29
     42e:	cf 91       	pop	r28
     430:	08 95       	ret

00000432 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	00 d0       	rcall	.+0      	; 0x438 <usart_serial_putchar+0x6>
     438:	1f 92       	push	r1
     43a:	cd b7       	in	r28, 0x3d	; 61
     43c:	de b7       	in	r29, 0x3e	; 62
     43e:	9a 83       	std	Y+2, r25	; 0x02
     440:	89 83       	std	Y+1, r24	; 0x01
     442:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     444:	89 81       	ldd	r24, Y+1	; 0x01
     446:	9a 81       	ldd	r25, Y+2	; 0x02
     448:	6b 81       	ldd	r22, Y+3	; 0x03
     44a:	0e 94 49 41 	call	0x8292	; 0x8292 <usart_putchar>
}
     44e:	0f 90       	pop	r0
     450:	0f 90       	pop	r0
     452:	0f 90       	pop	r0
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     45a:	cf 93       	push	r28
     45c:	df 93       	push	r29
     45e:	00 d0       	rcall	.+0      	; 0x460 <usart_serial_getchar+0x6>
     460:	00 d0       	rcall	.+0      	; 0x462 <usart_serial_getchar+0x8>
     462:	cd b7       	in	r28, 0x3d	; 61
     464:	de b7       	in	r29, 0x3e	; 62
     466:	9a 83       	std	Y+2, r25	; 0x02
     468:	89 83       	std	Y+1, r24	; 0x01
     46a:	7c 83       	std	Y+4, r23	; 0x04
     46c:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
     46e:	89 81       	ldd	r24, Y+1	; 0x01
     470:	9a 81       	ldd	r25, Y+2	; 0x02
     472:	0e 94 68 41 	call	0x82d0	; 0x82d0 <usart_getchar>
     476:	28 2f       	mov	r18, r24
     478:	8b 81       	ldd	r24, Y+3	; 0x03
     47a:	9c 81       	ldd	r25, Y+4	; 0x04
     47c:	fc 01       	movw	r30, r24
     47e:	20 83       	st	Z, r18
}
     480:	00 00       	nop
     482:	0f 90       	pop	r0
     484:	0f 90       	pop	r0
     486:	0f 90       	pop	r0
     488:	0f 90       	pop	r0
     48a:	df 91       	pop	r29
     48c:	cf 91       	pop	r28
     48e:	08 95       	ret

00000490 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	00 d0       	rcall	.+0      	; 0x496 <stdio_serial_init+0x6>
     496:	00 d0       	rcall	.+0      	; 0x498 <stdio_serial_init+0x8>
     498:	cd b7       	in	r28, 0x3d	; 61
     49a:	de b7       	in	r29, 0x3e	; 62
     49c:	9a 83       	std	Y+2, r25	; 0x02
     49e:	89 83       	std	Y+1, r24	; 0x01
     4a0:	7c 83       	std	Y+4, r23	; 0x04
     4a2:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
     4a4:	89 81       	ldd	r24, Y+1	; 0x01
     4a6:	9a 81       	ldd	r25, Y+2	; 0x02
     4a8:	90 93 75 3a 	sts	0x3A75, r25	; 0x803a75 <stdio_base+0x1>
     4ac:	80 93 74 3a 	sts	0x3A74, r24	; 0x803a74 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     4b0:	89 e1       	ldi	r24, 0x19	; 25
     4b2:	92 e0       	ldi	r25, 0x02	; 2
     4b4:	90 93 73 3a 	sts	0x3A73, r25	; 0x803a73 <ptr_put+0x1>
     4b8:	80 93 72 3a 	sts	0x3A72, r24	; 0x803a72 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     4bc:	8d e2       	ldi	r24, 0x2D	; 45
     4be:	92 e0       	ldi	r25, 0x02	; 2
     4c0:	90 93 71 3a 	sts	0x3A71, r25	; 0x803a71 <ptr_get+0x1>
     4c4:	80 93 70 3a 	sts	0x3A70, r24	; 0x803a70 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
     4c8:	2b 81       	ldd	r18, Y+3	; 0x03
     4ca:	3c 81       	ldd	r19, Y+4	; 0x04
     4cc:	89 81       	ldd	r24, Y+1	; 0x01
     4ce:	9a 81       	ldd	r25, Y+2	; 0x02
     4d0:	b9 01       	movw	r22, r18
     4d2:	0e 94 db 01 	call	0x3b6	; 0x3b6 <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     4d6:	6b e1       	ldi	r22, 0x1B	; 27
     4d8:	76 e4       	ldi	r23, 0x46	; 70
     4da:	8a e3       	ldi	r24, 0x3A	; 58
     4dc:	96 e4       	ldi	r25, 0x46	; 70
     4de:	0e 94 24 5a 	call	0xb448	; 0xb448 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
     4e2:	00 00       	nop
     4e4:	0f 90       	pop	r0
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
     4ea:	0f 90       	pop	r0
     4ec:	df 91       	pop	r29
     4ee:	cf 91       	pop	r28
     4f0:	08 95       	ret

000004f2 <macsc_read32>:
 */
static inline uint32_t macsc_read32(volatile uint8_t *hh,
		volatile uint8_t *hl,
		volatile uint8_t *lh,
		volatile uint8_t *ll)
{
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	2c 97       	sbiw	r28, 0x0c	; 12
     4fc:	0f b6       	in	r0, 0x3f	; 63
     4fe:	f8 94       	cli
     500:	de bf       	out	0x3e, r29	; 62
     502:	0f be       	out	0x3f, r0	; 63
     504:	cd bf       	out	0x3d, r28	; 61
     506:	9e 83       	std	Y+6, r25	; 0x06
     508:	8d 83       	std	Y+5, r24	; 0x05
     50a:	78 87       	std	Y+8, r23	; 0x08
     50c:	6f 83       	std	Y+7, r22	; 0x07
     50e:	5a 87       	std	Y+10, r21	; 0x0a
     510:	49 87       	std	Y+9, r20	; 0x09
     512:	3c 87       	std	Y+12, r19	; 0x0c
     514:	2b 87       	std	Y+11, r18	; 0x0b
		uint8_t a[4];
		uint32_t rv;
	}
	x;

	x.a[0] = *ll;
     516:	8b 85       	ldd	r24, Y+11	; 0x0b
     518:	9c 85       	ldd	r25, Y+12	; 0x0c
     51a:	fc 01       	movw	r30, r24
     51c:	80 81       	ld	r24, Z
     51e:	89 83       	std	Y+1, r24	; 0x01
	x.a[1] = *lh;
     520:	89 85       	ldd	r24, Y+9	; 0x09
     522:	9a 85       	ldd	r25, Y+10	; 0x0a
     524:	fc 01       	movw	r30, r24
     526:	80 81       	ld	r24, Z
     528:	8a 83       	std	Y+2, r24	; 0x02
	x.a[2] = *hl;
     52a:	8f 81       	ldd	r24, Y+7	; 0x07
     52c:	98 85       	ldd	r25, Y+8	; 0x08
     52e:	fc 01       	movw	r30, r24
     530:	80 81       	ld	r24, Z
     532:	8b 83       	std	Y+3, r24	; 0x03
	x.a[3] = *hh;
     534:	8d 81       	ldd	r24, Y+5	; 0x05
     536:	9e 81       	ldd	r25, Y+6	; 0x06
     538:	fc 01       	movw	r30, r24
     53a:	80 81       	ld	r24, Z
     53c:	8c 83       	std	Y+4, r24	; 0x04

	return x.rv;
     53e:	89 81       	ldd	r24, Y+1	; 0x01
     540:	9a 81       	ldd	r25, Y+2	; 0x02
     542:	ab 81       	ldd	r26, Y+3	; 0x03
     544:	bc 81       	ldd	r27, Y+4	; 0x04
}
     546:	bc 01       	movw	r22, r24
     548:	cd 01       	movw	r24, r26
     54a:	2c 96       	adiw	r28, 0x0c	; 12
     54c:	0f b6       	in	r0, 0x3f	; 63
     54e:	f8 94       	cli
     550:	de bf       	out	0x3e, r29	; 62
     552:	0f be       	out	0x3f, r0	; 63
     554:	cd bf       	out	0x3d, r28	; 61
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	08 95       	ret

0000055c <macsc_write_count>:
 * \brief Write the Counter value of the MAC Symbol counter
 *
 * \param cnt_value Counter value
 */
static inline void macsc_write_count(uint32_t cnt_value)
{
     55c:	cf 93       	push	r28
     55e:	df 93       	push	r29
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
     564:	28 97       	sbiw	r28, 0x08	; 8
     566:	0f b6       	in	r0, 0x3f	; 63
     568:	f8 94       	cli
     56a:	de bf       	out	0x3e, r29	; 62
     56c:	0f be       	out	0x3f, r0	; 63
     56e:	cd bf       	out	0x3d, r28	; 61
     570:	6d 83       	std	Y+5, r22	; 0x05
     572:	7e 83       	std	Y+6, r23	; 0x06
     574:	8f 83       	std	Y+7, r24	; 0x07
     576:	98 87       	std	Y+8, r25	; 0x08
	MACSC_WRITE32(SCCNT, cnt_value);
     578:	8d 81       	ldd	r24, Y+5	; 0x05
     57a:	9e 81       	ldd	r25, Y+6	; 0x06
     57c:	af 81       	ldd	r26, Y+7	; 0x07
     57e:	b8 85       	ldd	r27, Y+8	; 0x08
     580:	89 83       	std	Y+1, r24	; 0x01
     582:	9a 83       	std	Y+2, r25	; 0x02
     584:	ab 83       	std	Y+3, r26	; 0x03
     586:	bc 83       	std	Y+4, r27	; 0x04
     588:	84 ee       	ldi	r24, 0xE4	; 228
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	2c 81       	ldd	r18, Y+4	; 0x04
     58e:	fc 01       	movw	r30, r24
     590:	20 83       	st	Z, r18
     592:	83 ee       	ldi	r24, 0xE3	; 227
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	2b 81       	ldd	r18, Y+3	; 0x03
     598:	fc 01       	movw	r30, r24
     59a:	20 83       	st	Z, r18
     59c:	82 ee       	ldi	r24, 0xE2	; 226
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	2a 81       	ldd	r18, Y+2	; 0x02
     5a2:	fc 01       	movw	r30, r24
     5a4:	20 83       	st	Z, r18
     5a6:	81 ee       	ldi	r24, 0xE1	; 225
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	29 81       	ldd	r18, Y+1	; 0x01
     5ac:	fc 01       	movw	r30, r24
     5ae:	20 83       	st	Z, r18
}
     5b0:	00 00       	nop
     5b2:	28 96       	adiw	r28, 0x08	; 8
     5b4:	0f b6       	in	r0, 0x3f	; 63
     5b6:	f8 94       	cli
     5b8:	de bf       	out	0x3e, r29	; 62
     5ba:	0f be       	out	0x3f, r0	; 63
     5bc:	cd bf       	out	0x3d, r28	; 61
     5be:	df 91       	pop	r29
     5c0:	cf 91       	pop	r28
     5c2:	08 95       	ret

000005c4 <macsc_read_count>:
 * \brief Reads the Counter value of the MAC Symbol counter
 *
 * \note Output the Counter value
 */
static inline uint32_t macsc_read_count(void)
{
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
     5c8:	cd b7       	in	r28, 0x3d	; 61
     5ca:	de b7       	in	r29, 0x3e	; 62
	return (MACSC_READ32(SCCNT));
     5cc:	21 ee       	ldi	r18, 0xE1	; 225
     5ce:	30 e0       	ldi	r19, 0x00	; 0
     5d0:	42 ee       	ldi	r20, 0xE2	; 226
     5d2:	50 e0       	ldi	r21, 0x00	; 0
     5d4:	63 ee       	ldi	r22, 0xE3	; 227
     5d6:	70 e0       	ldi	r23, 0x00	; 0
     5d8:	84 ee       	ldi	r24, 0xE4	; 228
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	0e 94 79 02 	call	0x4f2	; 0x4f2 <macsc_read32>
     5e0:	dc 01       	movw	r26, r24
     5e2:	cb 01       	movw	r24, r22
}
     5e4:	bc 01       	movw	r22, r24
     5e6:	cd 01       	movw	r24, r26
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	08 95       	ret

000005ee <macsc_enable_manual_bts>:
 * timestamp register.
 * The bit is cleared afterwards.
 *
 */
static inline void macsc_enable_manual_bts(void)
{
     5ee:	cf 93       	push	r28
     5f0:	df 93       	push	r29
     5f2:	cd b7       	in	r28, 0x3d	; 61
     5f4:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCMBTS);
     5f6:	8c ed       	ldi	r24, 0xDC	; 220
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	2c ed       	ldi	r18, 0xDC	; 220
     5fc:	30 e0       	ldi	r19, 0x00	; 0
     5fe:	f9 01       	movw	r30, r18
     600:	20 81       	ld	r18, Z
     602:	20 64       	ori	r18, 0x40	; 64
     604:	fc 01       	movw	r30, r24
     606:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCTSE);
     608:	8c ed       	ldi	r24, 0xDC	; 220
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	2c ed       	ldi	r18, 0xDC	; 220
     60e:	30 e0       	ldi	r19, 0x00	; 0
     610:	f9 01       	movw	r30, r18
     612:	20 81       	ld	r18, Z
     614:	27 7f       	andi	r18, 0xF7	; 247
     616:	fc 01       	movw	r30, r24
     618:	20 83       	st	Z, r18
}
     61a:	00 00       	nop
     61c:	df 91       	pop	r29
     61e:	cf 91       	pop	r28
     620:	08 95       	ret

00000622 <appSendData>:
AppState_t	appState = APP_STATE_INITIAL;
static NWK_DataReq_t msgReq;
static uint8_t PanId;

 void appSendData(void)
{
     622:	cf 93       	push	r28
     624:	df 93       	push	r29
     626:	cd b7       	in	r28, 0x3d	; 61
     628:	de b7       	in	r29, 0x3e	; 62
	if(msgReq.options != 0)
     62a:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <msgReq+0x9>
     62e:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <msgReq+0xa>
     632:	89 2b       	or	r24, r25
     634:	21 f0       	breq	.+8      	; 0x63e <appSendData+0x1c>
	{
		NWK_DataReq(&msgReq);
     636:	86 ee       	ldi	r24, 0xE6	; 230
     638:	92 e0       	ldi	r25, 0x02	; 2
     63a:	0e 94 21 11 	call	0x2242	; 0x2242 <NWK_DataReq>
		#endif
	#if !APP_COORDINATOR
			macsc_set_cmp2_int_cb(0);
	#endif
	}
}
     63e:	00 00       	nop
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	08 95       	ret

00000646 <lldn_server_beacon>:
										.options = NWK_OPT_LLDN_ACK,
										.data = (uint8_t*)&ACKFrame};

	
	static void lldn_server_beacon(void)
	{
     646:	cf 93       	push	r28
     648:	df 93       	push	r29
     64a:	cd b7       	in	r28, 0x3d	; 61
     64c:	de b7       	in	r29, 0x3e	; 62
		macsc_enable_manual_bts();
     64e:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
		appState = APP_STATE_SEND;
     652:	82 e0       	ldi	r24, 0x02	; 2
     654:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
	}
     658:	00 00       	nop
     65a:	df 91       	pop	r29
     65c:	cf 91       	pop	r28
     65e:	08 95       	ret

00000660 <downlink_delay_handler>:
	

	static void downlink_delay_handler(void)
	{
     660:	cf 93       	push	r28
     662:	df 93       	push	r29
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
		if(msgReq.options == NWK_OPT_MAC_COMMAND)
     668:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <msgReq+0x9>
     66c:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <msgReq+0xa>
     670:	81 15       	cp	r24, r1
     672:	90 48       	sbci	r25, 0x80	; 128
     674:	61 f4       	brne	.+24     	; 0x68e <downlink_delay_handler+0x2e>
		{
			counter_delay_msg++;
     676:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <counter_delay_msg>
     67a:	90 91 1b 03 	lds	r25, 0x031B	; 0x80031b <counter_delay_msg+0x1>
     67e:	01 96       	adiw	r24, 0x01	; 1
     680:	90 93 1b 03 	sts	0x031B, r25	; 0x80031b <counter_delay_msg+0x1>
     684:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <counter_delay_msg>
			appState = APP_STATE_SEND;
     688:	82 e0       	ldi	r24, 0x02	; 2
     68a:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
		}
	}
     68e:	00 00       	nop
     690:	df 91       	pop	r29
     692:	cf 91       	pop	r28
     694:	08 95       	ret

00000696 <addToAckArray>:
		macsc_disable_cmp_int(MACSC_CC3);
	}
	#endif
	
	static bool addToAckArray(uint8_t addres)
	{	
     696:	cf 93       	push	r28
     698:	df 93       	push	r29
     69a:	00 d0       	rcall	.+0      	; 0x69c <addToAckArray+0x6>
     69c:	00 d0       	rcall	.+0      	; 0x69e <addToAckArray+0x8>
     69e:	1f 92       	push	r1
     6a0:	cd b7       	in	r28, 0x3d	; 61
     6a2:	de b7       	in	r29, 0x3e	; 62
     6a4:	8d 83       	std	Y+5, r24	; 0x05
		int pos,bit_shift;
		if(addres == 8)
     6a6:	8d 81       	ldd	r24, Y+5	; 0x05
     6a8:	88 30       	cpi	r24, 0x08	; 8
     6aa:	29 f4       	brne	.+10     	; 0x6b6 <addToAckArray+0x20>
		{
			pos = 0;
     6ac:	1a 82       	std	Y+2, r1	; 0x02
     6ae:	19 82       	std	Y+1, r1	; 0x01
			bit_shift = 0;
     6b0:	1c 82       	std	Y+4, r1	; 0x04
     6b2:	1b 82       	std	Y+3, r1	; 0x03
     6b4:	15 c0       	rjmp	.+42     	; 0x6e0 <addToAckArray+0x4a>
		}
		else
		{
			pos =  addres / 8;
     6b6:	8d 81       	ldd	r24, Y+5	; 0x05
     6b8:	86 95       	lsr	r24
     6ba:	86 95       	lsr	r24
     6bc:	86 95       	lsr	r24
     6be:	88 2f       	mov	r24, r24
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	9a 83       	std	Y+2, r25	; 0x02
     6c4:	89 83       	std	Y+1, r24	; 0x01
			bit_shift = 8 - addres % 8;
     6c6:	8d 81       	ldd	r24, Y+5	; 0x05
     6c8:	88 2f       	mov	r24, r24
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	87 70       	andi	r24, 0x07	; 7
     6ce:	99 27       	eor	r25, r25
     6d0:	28 e0       	ldi	r18, 0x08	; 8
     6d2:	30 e0       	ldi	r19, 0x00	; 0
     6d4:	a9 01       	movw	r20, r18
     6d6:	48 1b       	sub	r20, r24
     6d8:	59 0b       	sbc	r21, r25
     6da:	ca 01       	movw	r24, r20
     6dc:	9c 83       	std	Y+4, r25	; 0x04
     6de:	8b 83       	std	Y+3, r24	; 0x03
		}
		if(ACKFrame.ackFlags[pos] & 1 << bit_shift)
     6e0:	89 81       	ldd	r24, Y+1	; 0x01
     6e2:	9a 81       	ldd	r25, Y+2	; 0x02
     6e4:	8c 57       	subi	r24, 0x7C	; 124
     6e6:	9e 4e       	sbci	r25, 0xEE	; 238
     6e8:	fc 01       	movw	r30, r24
     6ea:	80 81       	ld	r24, Z
     6ec:	88 2f       	mov	r24, r24
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	0b 80       	ldd	r0, Y+3	; 0x03
     6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <addToAckArray+0x62>
     6f4:	95 95       	asr	r25
     6f6:	87 95       	ror	r24
     6f8:	0a 94       	dec	r0
     6fa:	e2 f7       	brpl	.-8      	; 0x6f4 <addToAckArray+0x5e>
     6fc:	81 70       	andi	r24, 0x01	; 1
     6fe:	99 27       	eor	r25, r25
     700:	89 2b       	or	r24, r25
     702:	11 f0       	breq	.+4      	; 0x708 <addToAckArray+0x72>
		{
			// printf("\nAddr rep %d", addres);
			return false;
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	2b c0       	rjmp	.+86     	; 0x75e <addToAckArray+0xc8>
		}
		ACKFrame.ackFlags[pos] |= 1 << bit_shift;
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	9a 81       	ldd	r25, Y+2	; 0x02
     70c:	8c 57       	subi	r24, 0x7C	; 124
     70e:	9e 4e       	sbci	r25, 0xEE	; 238
     710:	fc 01       	movw	r30, r24
     712:	80 81       	ld	r24, Z
     714:	28 2f       	mov	r18, r24
     716:	81 e0       	ldi	r24, 0x01	; 1
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	0b 80       	ldd	r0, Y+3	; 0x03
     71c:	02 c0       	rjmp	.+4      	; 0x722 <addToAckArray+0x8c>
     71e:	88 0f       	add	r24, r24
     720:	99 1f       	adc	r25, r25
     722:	0a 94       	dec	r0
     724:	e2 f7       	brpl	.-8      	; 0x71e <addToAckArray+0x88>
     726:	82 2b       	or	r24, r18
     728:	28 2f       	mov	r18, r24
     72a:	89 81       	ldd	r24, Y+1	; 0x01
     72c:	9a 81       	ldd	r25, Y+2	; 0x02
     72e:	8c 57       	subi	r24, 0x7C	; 124
     730:	9e 4e       	sbci	r25, 0xEE	; 238
     732:	fc 01       	movw	r30, r24
     734:	20 83       	st	Z, r18
		if (pos + 1 > ACKFrame_size)
     736:	89 81       	ldd	r24, Y+1	; 0x01
     738:	9a 81       	ldd	r25, Y+2	; 0x02
     73a:	9c 01       	movw	r18, r24
     73c:	2f 5f       	subi	r18, 0xFF	; 255
     73e:	3f 4f       	sbci	r19, 0xFF	; 255
     740:	80 91 fe 02 	lds	r24, 0x02FE	; 0x8002fe <ACKFrame_size>
     744:	90 91 ff 02 	lds	r25, 0x02FF	; 0x8002ff <ACKFrame_size+0x1>
     748:	82 17       	cp	r24, r18
     74a:	93 07       	cpc	r25, r19
     74c:	3c f4       	brge	.+14     	; 0x75c <addToAckArray+0xc6>
			ACKFrame_size = pos + 1;
     74e:	89 81       	ldd	r24, Y+1	; 0x01
     750:	9a 81       	ldd	r25, Y+2	; 0x02
     752:	01 96       	adiw	r24, 0x01	; 1
     754:	90 93 ff 02 	sts	0x02FF, r25	; 0x8002ff <ACKFrame_size+0x1>
     758:	80 93 fe 02 	sts	0x02FE, r24	; 0x8002fe <ACKFrame_size>
		// printf("ACK, %hhx", ACKFrame.ackFlags[pos]);
		return true;
     75c:	81 e0       	ldi	r24, 0x01	; 1
	}
     75e:	0f 90       	pop	r0
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
     764:	0f 90       	pop	r0
     766:	0f 90       	pop	r0
     768:	df 91       	pop	r29
     76a:	cf 91       	pop	r28
     76c:	08 95       	ret

0000076e <addConfRequestArray>:

	static void addConfRequestArray(NWK_ConfigStatus_t *node)
	{
     76e:	cf 93       	push	r28
     770:	df 93       	push	r29
     772:	cd b7       	in	r28, 0x3d	; 61
     774:	de b7       	in	r29, 0x3e	; 62
     776:	27 97       	sbiw	r28, 0x07	; 7
     778:	0f b6       	in	r0, 0x3f	; 63
     77a:	f8 94       	cli
     77c:	de bf       	out	0x3e, r29	; 62
     77e:	0f be       	out	0x3f, r0	; 63
     780:	cd bf       	out	0x3d, r28	; 61
     782:	9f 83       	std	Y+7, r25	; 0x07
     784:	8e 83       	std	Y+6, r24	; 0x06

		uint8_t i;
		for (int j = 0; j <= assTimeSlot ; j++)
     786:	1b 82       	std	Y+3, r1	; 0x03
     788:	1a 82       	std	Y+2, r1	; 0x02
     78a:	1c c0       	rjmp	.+56     	; 0x7c4 <addConfRequestArray+0x56>
		{
			if (nodes_info_arr[j].mac_addr == node->macAddr)
     78c:	2a 81       	ldd	r18, Y+2	; 0x02
     78e:	3b 81       	ldd	r19, Y+3	; 0x03
     790:	4a e4       	ldi	r20, 0x4A	; 74
     792:	42 9f       	mul	r20, r18
     794:	c0 01       	movw	r24, r0
     796:	43 9f       	mul	r20, r19
     798:	90 0d       	add	r25, r0
     79a:	11 24       	eor	r1, r1
     79c:	83 53       	subi	r24, 0x33	; 51
     79e:	94 4d       	sbci	r25, 0xD4	; 212
     7a0:	fc 01       	movw	r30, r24
     7a2:	20 81       	ld	r18, Z
     7a4:	31 81       	ldd	r19, Z+1	; 0x01
     7a6:	8e 81       	ldd	r24, Y+6	; 0x06
     7a8:	9f 81       	ldd	r25, Y+7	; 0x07
     7aa:	fc 01       	movw	r30, r24
     7ac:	83 81       	ldd	r24, Z+3	; 0x03
     7ae:	88 2f       	mov	r24, r24
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	28 17       	cp	r18, r24
     7b4:	39 07       	cpc	r19, r25
     7b6:	09 f4       	brne	.+2      	; 0x7ba <addConfRequestArray+0x4c>
     7b8:	cc c0       	rjmp	.+408    	; 0x952 <addConfRequestArray+0x1e4>

	static void addConfRequestArray(NWK_ConfigStatus_t *node)
	{

		uint8_t i;
		for (int j = 0; j <= assTimeSlot ; j++)
     7ba:	8a 81       	ldd	r24, Y+2	; 0x02
     7bc:	9b 81       	ldd	r25, Y+3	; 0x03
     7be:	01 96       	adiw	r24, 0x01	; 1
     7c0:	9b 83       	std	Y+3, r25	; 0x03
     7c2:	8a 83       	std	Y+2, r24	; 0x02
     7c4:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
     7c8:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
     7cc:	2a 81       	ldd	r18, Y+2	; 0x02
     7ce:	3b 81       	ldd	r19, Y+3	; 0x03
     7d0:	82 17       	cp	r24, r18
     7d2:	93 07       	cpc	r25, r19
     7d4:	dc f6       	brge	.-74     	; 0x78c <addConfRequestArray+0x1e>
			if (nodes_info_arr[j].mac_addr == node->macAddr)
			{	
				return;
			}
		}
		for (i= 0;i < 256 && nodes_info_arr[i].mac_addr != 0; i++);
     7d6:	19 82       	std	Y+1, r1	; 0x01
     7d8:	03 c0       	rjmp	.+6      	; 0x7e0 <addConfRequestArray+0x72>
     7da:	89 81       	ldd	r24, Y+1	; 0x01
     7dc:	8f 5f       	subi	r24, 0xFF	; 255
     7de:	89 83       	std	Y+1, r24	; 0x01
     7e0:	89 81       	ldd	r24, Y+1	; 0x01
     7e2:	28 2f       	mov	r18, r24
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	4a e4       	ldi	r20, 0x4A	; 74
     7e8:	42 9f       	mul	r20, r18
     7ea:	c0 01       	movw	r24, r0
     7ec:	43 9f       	mul	r20, r19
     7ee:	90 0d       	add	r25, r0
     7f0:	11 24       	eor	r1, r1
     7f2:	83 53       	subi	r24, 0x33	; 51
     7f4:	94 4d       	sbci	r25, 0xD4	; 212
     7f6:	fc 01       	movw	r30, r24
     7f8:	80 81       	ld	r24, Z
     7fa:	91 81       	ldd	r25, Z+1	; 0x01
     7fc:	89 2b       	or	r24, r25
     7fe:	69 f7       	brne	.-38     	; 0x7da <addConfRequestArray+0x6c>
		
		assTimeSlot++;
     800:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
     804:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
     808:	01 96       	adiw	r24, 0x01	; 1
     80a:	90 93 09 03 	sts	0x0309, r25	; 0x800309 <assTimeSlot+0x1>
     80e:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <assTimeSlot>
	
		if(node->ts_dir.tsDuration > config_request_frame.conf.tsDuration)
     812:	8e 81       	ldd	r24, Y+6	; 0x06
     814:	9f 81       	ldd	r25, Y+7	; 0x07
     816:	fc 01       	movw	r30, r24
     818:	84 81       	ldd	r24, Z+4	; 0x04
     81a:	8f 77       	andi	r24, 0x7F	; 127
     81c:	28 2f       	mov	r18, r24
     81e:	30 e0       	ldi	r19, 0x00	; 0
     820:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
     824:	8f 77       	andi	r24, 0x7F	; 127
     826:	88 2f       	mov	r24, r24
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	82 17       	cp	r24, r18
     82c:	93 07       	cpc	r25, r19
     82e:	64 f4       	brge	.+24     	; 0x848 <addConfRequestArray+0xda>
			config_request_frame.conf.tsDuration =  node->ts_dir.tsDuration;
     830:	8e 81       	ldd	r24, Y+6	; 0x06
     832:	9f 81       	ldd	r25, Y+7	; 0x07
     834:	fc 01       	movw	r30, r24
     836:	84 81       	ldd	r24, Z+4	; 0x04
     838:	8f 77       	andi	r24, 0x7F	; 127
     83a:	8f 77       	andi	r24, 0x7F	; 127
     83c:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <config_request_frame+0x5>
     840:	90 78       	andi	r25, 0x80	; 128
     842:	89 2b       	or	r24, r25
     844:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <config_request_frame+0x5>
		
		nodes_info_arr[i].req_timeslot_duration = node->ts_dir.tsDuration;
     848:	89 81       	ldd	r24, Y+1	; 0x01
     84a:	28 2f       	mov	r18, r24
     84c:	30 e0       	ldi	r19, 0x00	; 0
     84e:	8e 81       	ldd	r24, Y+6	; 0x06
     850:	9f 81       	ldd	r25, Y+7	; 0x07
     852:	fc 01       	movw	r30, r24
     854:	84 81       	ldd	r24, Z+4	; 0x04
     856:	8f 77       	andi	r24, 0x7F	; 127
     858:	58 2f       	mov	r21, r24
     85a:	4a e4       	ldi	r20, 0x4A	; 74
     85c:	42 9f       	mul	r20, r18
     85e:	c0 01       	movw	r24, r0
     860:	43 9f       	mul	r20, r19
     862:	90 0d       	add	r25, r0
     864:	11 24       	eor	r1, r1
     866:	81 53       	subi	r24, 0x31	; 49
     868:	94 4d       	sbci	r25, 0xD4	; 212
     86a:	fc 01       	movw	r30, r24
     86c:	50 83       	st	Z, r21
		nodes_info_arr[i].mac_addr = node->macAddr;
     86e:	89 81       	ldd	r24, Y+1	; 0x01
     870:	48 2f       	mov	r20, r24
     872:	50 e0       	ldi	r21, 0x00	; 0
     874:	8e 81       	ldd	r24, Y+6	; 0x06
     876:	9f 81       	ldd	r25, Y+7	; 0x07
     878:	fc 01       	movw	r30, r24
     87a:	83 81       	ldd	r24, Z+3	; 0x03
     87c:	28 2f       	mov	r18, r24
     87e:	30 e0       	ldi	r19, 0x00	; 0
     880:	6a e4       	ldi	r22, 0x4A	; 74
     882:	64 9f       	mul	r22, r20
     884:	c0 01       	movw	r24, r0
     886:	65 9f       	mul	r22, r21
     888:	90 0d       	add	r25, r0
     88a:	11 24       	eor	r1, r1
     88c:	83 53       	subi	r24, 0x33	; 51
     88e:	94 4d       	sbci	r25, 0xD4	; 212
     890:	fc 01       	movw	r30, r24
     892:	31 83       	std	Z+1, r19	; 0x01
     894:	20 83       	st	Z, r18
		nodes_info_arr[i].assigned_time_slot = (uint8_t)i;
     896:	89 81       	ldd	r24, Y+1	; 0x01
     898:	28 2f       	mov	r18, r24
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	4a e4       	ldi	r20, 0x4A	; 74
     89e:	42 9f       	mul	r20, r18
     8a0:	c0 01       	movw	r24, r0
     8a2:	43 9f       	mul	r20, r19
     8a4:	90 0d       	add	r25, r0
     8a6:	11 24       	eor	r1, r1
     8a8:	84 53       	subi	r24, 0x34	; 52
     8aa:	94 4d       	sbci	r25, 0xD4	; 212
     8ac:	29 81       	ldd	r18, Y+1	; 0x01
     8ae:	fc 01       	movw	r30, r24
     8b0:	20 83       	st	Z, r18
		
		if(conf_req_list != NULL)
     8b2:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     8b6:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     8ba:	89 2b       	or	r24, r25
     8bc:	39 f1       	breq	.+78     	; 0x90c <addConfRequestArray+0x19e>
		{
			nodes_info_list_t *tmp = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
     8be:	84 e0       	ldi	r24, 0x04	; 4
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	0e 94 ab 57 	call	0xaf56	; 0xaf56 <malloc>
     8c6:	9d 83       	std	Y+5, r25	; 0x05
     8c8:	8c 83       	std	Y+4, r24	; 0x04
			tmp->node = &nodes_info_arr[i];
     8ca:	89 81       	ldd	r24, Y+1	; 0x01
     8cc:	28 2f       	mov	r18, r24
     8ce:	30 e0       	ldi	r19, 0x00	; 0
     8d0:	4a e4       	ldi	r20, 0x4A	; 74
     8d2:	42 9f       	mul	r20, r18
     8d4:	c0 01       	movw	r24, r0
     8d6:	43 9f       	mul	r20, r19
     8d8:	90 0d       	add	r25, r0
     8da:	11 24       	eor	r1, r1
     8dc:	9c 01       	movw	r18, r24
     8de:	24 53       	subi	r18, 0x34	; 52
     8e0:	34 4d       	sbci	r19, 0xD4	; 212
     8e2:	8c 81       	ldd	r24, Y+4	; 0x04
     8e4:	9d 81       	ldd	r25, Y+5	; 0x05
     8e6:	fc 01       	movw	r30, r24
     8e8:	31 83       	std	Z+1, r19	; 0x01
     8ea:	20 83       	st	Z, r18
			tmp->next = conf_req_list;
     8ec:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <conf_req_list>
     8f0:	30 91 fd 02 	lds	r19, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     8f4:	8c 81       	ldd	r24, Y+4	; 0x04
     8f6:	9d 81       	ldd	r25, Y+5	; 0x05
     8f8:	fc 01       	movw	r30, r24
     8fa:	33 83       	std	Z+3, r19	; 0x03
     8fc:	22 83       	std	Z+2, r18	; 0x02
			conf_req_list = tmp;
     8fe:	8c 81       	ldd	r24, Y+4	; 0x04
     900:	9d 81       	ldd	r25, Y+5	; 0x05
     902:	90 93 fd 02 	sts	0x02FD, r25	; 0x8002fd <conf_req_list+0x1>
     906:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <conf_req_list>
		{
			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
			conf_req_list->node = &nodes_info_arr[i];
			conf_req_list->next = NULL;
		}
		return;
     90a:	24 c0       	rjmp	.+72     	; 0x954 <addConfRequestArray+0x1e6>
			tmp->next = conf_req_list;
			conf_req_list = tmp;
		}
		else
		{
			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
     90c:	84 e0       	ldi	r24, 0x04	; 4
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	0e 94 ab 57 	call	0xaf56	; 0xaf56 <malloc>
     914:	90 93 fd 02 	sts	0x02FD, r25	; 0x8002fd <conf_req_list+0x1>
     918:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <conf_req_list>
			conf_req_list->node = &nodes_info_arr[i];
     91c:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     920:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     924:	29 81       	ldd	r18, Y+1	; 0x01
     926:	42 2f       	mov	r20, r18
     928:	50 e0       	ldi	r21, 0x00	; 0
     92a:	6a e4       	ldi	r22, 0x4A	; 74
     92c:	64 9f       	mul	r22, r20
     92e:	90 01       	movw	r18, r0
     930:	65 9f       	mul	r22, r21
     932:	30 0d       	add	r19, r0
     934:	11 24       	eor	r1, r1
     936:	24 53       	subi	r18, 0x34	; 52
     938:	34 4d       	sbci	r19, 0xD4	; 212
     93a:	fc 01       	movw	r30, r24
     93c:	31 83       	std	Z+1, r19	; 0x01
     93e:	20 83       	st	Z, r18
			conf_req_list->next = NULL;
     940:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     944:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     948:	fc 01       	movw	r30, r24
     94a:	13 82       	std	Z+3, r1	; 0x03
     94c:	12 82       	std	Z+2, r1	; 0x02
		}
		return;
     94e:	00 00       	nop
     950:	01 c0       	rjmp	.+2      	; 0x954 <addConfRequestArray+0x1e6>
		uint8_t i;
		for (int j = 0; j <= assTimeSlot ; j++)
		{
			if (nodes_info_arr[j].mac_addr == node->macAddr)
			{	
				return;
     952:	00 00       	nop
			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
			conf_req_list->node = &nodes_info_arr[i];
			conf_req_list->next = NULL;
		}
		return;
	}
     954:	27 96       	adiw	r28, 0x07	; 7
     956:	0f b6       	in	r0, 0x3f	; 63
     958:	f8 94       	cli
     95a:	de bf       	out	0x3e, r29	; 62
     95c:	0f be       	out	0x3f, r0	; 63
     95e:	cd bf       	out	0x3d, r28	; 61
     960:	df 91       	pop	r29
     962:	cf 91       	pop	r28
     964:	08 95       	ret

00000966 <CopyToConfigRequest>:

	static bool CopyToConfigRequest(void)
	{
     966:	cf 93       	push	r28
     968:	df 93       	push	r29
     96a:	00 d0       	rcall	.+0      	; 0x96c <CopyToConfigRequest+0x6>
     96c:	cd b7       	in	r28, 0x3d	; 61
     96e:	de b7       	in	r29, 0x3e	; 62
		if(conf_req_list->node == NULL)
     970:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     974:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     978:	fc 01       	movw	r30, r24
     97a:	80 81       	ld	r24, Z
     97c:	91 81       	ldd	r25, Z+1	; 0x01
     97e:	89 2b       	or	r24, r25
     980:	11 f4       	brne	.+4      	; 0x986 <CopyToConfigRequest+0x20>
			return false;
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	37 c0       	rjmp	.+110    	; 0x9f4 <CopyToConfigRequest+0x8e>
		config_request_frame.assTimeSlot = conf_req_list->node->assigned_time_slot;
     986:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     98a:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     98e:	fc 01       	movw	r30, r24
     990:	80 81       	ld	r24, Z
     992:	91 81       	ldd	r25, Z+1	; 0x01
     994:	fc 01       	movw	r30, r24
     996:	80 81       	ld	r24, Z
     998:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <config_request_frame+0x3>
		config_request_frame.macAddr = conf_req_list->node->mac_addr;
     99c:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     9a0:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     9a4:	fc 01       	movw	r30, r24
     9a6:	80 81       	ld	r24, Z
     9a8:	91 81       	ldd	r25, Z+1	; 0x01
     9aa:	fc 01       	movw	r30, r24
     9ac:	81 81       	ldd	r24, Z+1	; 0x01
     9ae:	92 81       	ldd	r25, Z+2	; 0x02
     9b0:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <config_request_frame+0x4>
		nodes_info_list_t *tmp = conf_req_list;
     9b4:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     9b8:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     9bc:	9a 83       	std	Y+2, r25	; 0x02
     9be:	89 83       	std	Y+1, r24	; 0x01
		conf_req_list = conf_req_list->next;
     9c0:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
     9c4:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
     9c8:	fc 01       	movw	r30, r24
     9ca:	82 81       	ldd	r24, Z+2	; 0x02
     9cc:	93 81       	ldd	r25, Z+3	; 0x03
     9ce:	90 93 fd 02 	sts	0x02FD, r25	; 0x8002fd <conf_req_list+0x1>
     9d2:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <conf_req_list>
		tmp->node = NULL;
     9d6:	89 81       	ldd	r24, Y+1	; 0x01
     9d8:	9a 81       	ldd	r25, Y+2	; 0x02
     9da:	fc 01       	movw	r30, r24
     9dc:	11 82       	std	Z+1, r1	; 0x01
     9de:	10 82       	st	Z, r1
		tmp->next = NULL;
     9e0:	89 81       	ldd	r24, Y+1	; 0x01
     9e2:	9a 81       	ldd	r25, Y+2	; 0x02
     9e4:	fc 01       	movw	r30, r24
     9e6:	13 82       	std	Z+3, r1	; 0x03
     9e8:	12 82       	std	Z+2, r1	; 0x02
		free(tmp);
     9ea:	89 81       	ldd	r24, Y+1	; 0x01
     9ec:	9a 81       	ldd	r25, Y+2	; 0x02
     9ee:	0e 94 43 58 	call	0xb086	; 0xb086 <free>
		return true;
     9f2:	81 e0       	ldi	r24, 0x01	; 1
	}
     9f4:	0f 90       	pop	r0
     9f6:	0f 90       	pop	r0
     9f8:	df 91       	pop	r29
     9fa:	cf 91       	pop	r28
     9fc:	08 95       	ret

000009fe <appCommandInd>:


	static bool appCommandInd(NWK_DataInd_t *ind)
	{
     9fe:	cf 93       	push	r28
     a00:	df 93       	push	r29
     a02:	00 d0       	rcall	.+0      	; 0xa04 <appCommandInd+0x6>
     a04:	00 d0       	rcall	.+0      	; 0xa06 <appCommandInd+0x8>
     a06:	00 d0       	rcall	.+0      	; 0xa08 <appCommandInd+0xa>
     a08:	cd b7       	in	r28, 0x3d	; 61
     a0a:	de b7       	in	r29, 0x3e	; 62
     a0c:	9e 83       	std	Y+6, r25	; 0x06
     a0e:	8d 83       	std	Y+5, r24	; 0x05
		if(!accepting_requests) return false;
     a10:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <accepting_requests>
     a14:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <accepting_requests+0x1>
     a18:	89 2b       	or	r24, r25
     a1a:	11 f4       	brne	.+4      	; 0xa20 <appCommandInd+0x22>
     a1c:	80 e0       	ldi	r24, 0x00	; 0
     a1e:	3f c0       	rjmp	.+126    	; 0xa9e <appCommandInd+0xa0>
		// if(n <127) return false;
		if(ind->data[0] == LL_DISCOVER_RESPONSE)
     a20:	8d 81       	ldd	r24, Y+5	; 0x05
     a22:	9e 81       	ldd	r25, Y+6	; 0x06
     a24:	fc 01       	movw	r30, r24
     a26:	80 85       	ldd	r24, Z+8	; 0x08
     a28:	91 85       	ldd	r25, Z+9	; 0x09
     a2a:	fc 01       	movw	r30, r24
     a2c:	80 81       	ld	r24, Z
     a2e:	8d 30       	cpi	r24, 0x0D	; 13
     a30:	b1 f4       	brne	.+44     	; 0xa5e <appCommandInd+0x60>
		{
			NWK_DiscoverResponse_t *msg = (NWK_DiscoverResponse_t*)ind->data;
     a32:	8d 81       	ldd	r24, Y+5	; 0x05
     a34:	9e 81       	ldd	r25, Y+6	; 0x06
     a36:	fc 01       	movw	r30, r24
     a38:	80 85       	ldd	r24, Z+8	; 0x08
     a3a:	91 85       	ldd	r25, Z+9	; 0x09
     a3c:	9a 83       	std	Y+2, r25	; 0x02
     a3e:	89 83       	std	Y+1, r24	; 0x01
			if(msg->macAddr > 0x0F)
     a40:	89 81       	ldd	r24, Y+1	; 0x01
     a42:	9a 81       	ldd	r25, Y+2	; 0x02
     a44:	fc 01       	movw	r30, r24
     a46:	81 81       	ldd	r24, Z+1	; 0x01
     a48:	80 31       	cpi	r24, 0x10	; 16
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <appCommandInd+0x52>
			return false;
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	27 c0       	rjmp	.+78     	; 0xa9e <appCommandInd+0xa0>
			addToAckArray(msg->macAddr);	
     a50:	89 81       	ldd	r24, Y+1	; 0x01
     a52:	9a 81       	ldd	r25, Y+2	; 0x02
     a54:	fc 01       	movw	r30, r24
     a56:	81 81       	ldd	r24, Z+1	; 0x01
     a58:	0e 94 4b 03 	call	0x696	; 0x696 <addToAckArray>
     a5c:	1f c0       	rjmp	.+62     	; 0xa9c <appCommandInd+0x9e>
			//uint32_t tmp = macsc_read_count();
// 			printf("\n%" PRIu32 " ", tmp);			
 			// printf(" DISC %hhx", msg->macAddr);	
			#endif
		}
		else if(ind->data[0] == LL_CONFIGURATION_STATUS)
     a5e:	8d 81       	ldd	r24, Y+5	; 0x05
     a60:	9e 81       	ldd	r25, Y+6	; 0x06
     a62:	fc 01       	movw	r30, r24
     a64:	80 85       	ldd	r24, Z+8	; 0x08
     a66:	91 85       	ldd	r25, Z+9	; 0x09
     a68:	fc 01       	movw	r30, r24
     a6a:	80 81       	ld	r24, Z
     a6c:	8e 30       	cpi	r24, 0x0E	; 14
     a6e:	a1 f4       	brne	.+40     	; 0xa98 <appCommandInd+0x9a>
		{
			NWK_ConfigStatus_t *msg = (NWK_ConfigStatus_t*)ind->data;
     a70:	8d 81       	ldd	r24, Y+5	; 0x05
     a72:	9e 81       	ldd	r25, Y+6	; 0x06
     a74:	fc 01       	movw	r30, r24
     a76:	80 85       	ldd	r24, Z+8	; 0x08
     a78:	91 85       	ldd	r25, Z+9	; 0x09
     a7a:	9c 83       	std	Y+4, r25	; 0x04
     a7c:	8b 83       	std	Y+3, r24	; 0x03
			if(msg->macAddr > 0x0F)
     a7e:	8b 81       	ldd	r24, Y+3	; 0x03
     a80:	9c 81       	ldd	r25, Y+4	; 0x04
     a82:	fc 01       	movw	r30, r24
     a84:	83 81       	ldd	r24, Z+3	; 0x03
     a86:	80 31       	cpi	r24, 0x10	; 16
     a88:	10 f0       	brcs	.+4      	; 0xa8e <appCommandInd+0x90>
			return false;
     a8a:	80 e0       	ldi	r24, 0x00	; 0
     a8c:	08 c0       	rjmp	.+16     	; 0xa9e <appCommandInd+0xa0>
			addConfRequestArray(msg);
     a8e:	8b 81       	ldd	r24, Y+3	; 0x03
     a90:	9c 81       	ldd	r25, Y+4	; 0x04
     a92:	0e 94 b7 03 	call	0x76e	; 0x76e <addConfRequestArray>
     a96:	02 c0       	rjmp	.+4      	; 0xa9c <appCommandInd+0x9e>
			#if PRINT
			// printf("\nCONF %d", msg->macAddr);	
			#endif
		}
		else return false;			
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	01 c0       	rjmp	.+2      	; 0xa9e <appCommandInd+0xa0>
		return true;
     a9c:	81 e0       	ldi	r24, 0x01	; 1
	}
     a9e:	26 96       	adiw	r28, 0x06	; 6
     aa0:	0f b6       	in	r0, 0x3f	; 63
     aa2:	f8 94       	cli
     aa4:	de bf       	out	0x3e, r29	; 62
     aa6:	0f be       	out	0x3f, r0	; 63
     aa8:	cd bf       	out	0x3d, r28	; 61
     aaa:	df 91       	pop	r29
     aac:	cf 91       	pop	r28
     aae:	08 95       	ret

00000ab0 <check_ack_pan>:
	
	bool check_ack_pan(int addr)
	{
     ab0:	cf 93       	push	r28
     ab2:	df 93       	push	r29
     ab4:	00 d0       	rcall	.+0      	; 0xab6 <check_ack_pan+0x6>
     ab6:	00 d0       	rcall	.+0      	; 0xab8 <check_ack_pan+0x8>
     ab8:	00 d0       	rcall	.+0      	; 0xaba <check_ack_pan+0xa>
     aba:	cd b7       	in	r28, 0x3d	; 61
     abc:	de b7       	in	r29, 0x3e	; 62
     abe:	9e 83       	std	Y+6, r25	; 0x06
     ac0:	8d 83       	std	Y+5, r24	; 0x05
		int pos,bit_shift;
		if(addr == 8)
     ac2:	8d 81       	ldd	r24, Y+5	; 0x05
     ac4:	9e 81       	ldd	r25, Y+6	; 0x06
     ac6:	08 97       	sbiw	r24, 0x08	; 8
     ac8:	29 f4       	brne	.+10     	; 0xad4 <check_ack_pan+0x24>
		{
			pos = 0;
     aca:	1a 82       	std	Y+2, r1	; 0x02
     acc:	19 82       	std	Y+1, r1	; 0x01
			bit_shift = 0;
     ace:	1c 82       	std	Y+4, r1	; 0x04
     ad0:	1b 82       	std	Y+3, r1	; 0x03
     ad2:	1e c0       	rjmp	.+60     	; 0xb10 <check_ack_pan+0x60>
		}
		else
		{
			pos =  addr / 8;
     ad4:	8d 81       	ldd	r24, Y+5	; 0x05
     ad6:	9e 81       	ldd	r25, Y+6	; 0x06
     ad8:	99 23       	and	r25, r25
     ada:	0c f4       	brge	.+2      	; 0xade <check_ack_pan+0x2e>
     adc:	07 96       	adiw	r24, 0x07	; 7
     ade:	95 95       	asr	r25
     ae0:	87 95       	ror	r24
     ae2:	95 95       	asr	r25
     ae4:	87 95       	ror	r24
     ae6:	95 95       	asr	r25
     ae8:	87 95       	ror	r24
     aea:	9a 83       	std	Y+2, r25	; 0x02
     aec:	89 83       	std	Y+1, r24	; 0x01
			bit_shift = 8 - addr % 8;
     aee:	8d 81       	ldd	r24, Y+5	; 0x05
     af0:	9e 81       	ldd	r25, Y+6	; 0x06
     af2:	87 70       	andi	r24, 0x07	; 7
     af4:	90 78       	andi	r25, 0x80	; 128
     af6:	99 23       	and	r25, r25
     af8:	24 f4       	brge	.+8      	; 0xb02 <check_ack_pan+0x52>
     afa:	01 97       	sbiw	r24, 0x01	; 1
     afc:	88 6f       	ori	r24, 0xF8	; 248
     afe:	9f 6f       	ori	r25, 0xFF	; 255
     b00:	01 96       	adiw	r24, 0x01	; 1
     b02:	9c 01       	movw	r18, r24
     b04:	88 e0       	ldi	r24, 0x08	; 8
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	82 1b       	sub	r24, r18
     b0a:	93 0b       	sbc	r25, r19
     b0c:	9c 83       	std	Y+4, r25	; 0x04
     b0e:	8b 83       	std	Y+3, r24	; 0x03
		}
		if( ACKFrame.ackFlags[pos] & 1 << bit_shift)
     b10:	89 81       	ldd	r24, Y+1	; 0x01
     b12:	9a 81       	ldd	r25, Y+2	; 0x02
     b14:	8c 57       	subi	r24, 0x7C	; 124
     b16:	9e 4e       	sbci	r25, 0xEE	; 238
     b18:	fc 01       	movw	r30, r24
     b1a:	80 81       	ld	r24, Z
     b1c:	88 2f       	mov	r24, r24
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	0b 80       	ldd	r0, Y+3	; 0x03
     b22:	02 c0       	rjmp	.+4      	; 0xb28 <check_ack_pan+0x78>
     b24:	95 95       	asr	r25
     b26:	87 95       	ror	r24
     b28:	0a 94       	dec	r0
     b2a:	e2 f7       	brpl	.-8      	; 0xb24 <check_ack_pan+0x74>
     b2c:	81 70       	andi	r24, 0x01	; 1
     b2e:	99 27       	eor	r25, r25
     b30:	89 2b       	or	r24, r25
     b32:	11 f0       	breq	.+4      	; 0xb38 <check_ack_pan+0x88>
		{
			return true;
     b34:	81 e0       	ldi	r24, 0x01	; 1
     b36:	01 c0       	rjmp	.+2      	; 0xb3a <check_ack_pan+0x8a>
		}
		else
			return false;
     b38:	80 e0       	ldi	r24, 0x00	; 0
	}
     b3a:	26 96       	adiw	r28, 0x06	; 6
     b3c:	0f b6       	in	r0, 0x3f	; 63
     b3e:	f8 94       	cli
     b40:	de bf       	out	0x3e, r29	; 62
     b42:	0f be       	out	0x3f, r0	; 63
     b44:	cd bf       	out	0x3d, r28	; 61
     b46:	df 91       	pop	r29
     b48:	cf 91       	pop	r28
     b4a:	08 95       	ret

00000b4c <check_ack_aux>:
	
	bool check_ack_aux(int addr)
	{
     b4c:	cf 93       	push	r28
     b4e:	df 93       	push	r29
     b50:	00 d0       	rcall	.+0      	; 0xb52 <check_ack_aux+0x6>
     b52:	00 d0       	rcall	.+0      	; 0xb54 <check_ack_aux+0x8>
     b54:	00 d0       	rcall	.+0      	; 0xb56 <check_ack_aux+0xa>
     b56:	cd b7       	in	r28, 0x3d	; 61
     b58:	de b7       	in	r29, 0x3e	; 62
     b5a:	9e 83       	std	Y+6, r25	; 0x06
     b5c:	8d 83       	std	Y+5, r24	; 0x05
		int pos,bit_shift;
		if(addr == 8)
     b5e:	8d 81       	ldd	r24, Y+5	; 0x05
     b60:	9e 81       	ldd	r25, Y+6	; 0x06
     b62:	08 97       	sbiw	r24, 0x08	; 8
     b64:	29 f4       	brne	.+10     	; 0xb70 <check_ack_aux+0x24>
		{
			pos = 0;
     b66:	1a 82       	std	Y+2, r1	; 0x02
     b68:	19 82       	std	Y+1, r1	; 0x01
			bit_shift = 0;
     b6a:	1c 82       	std	Y+4, r1	; 0x04
     b6c:	1b 82       	std	Y+3, r1	; 0x03
     b6e:	1e c0       	rjmp	.+60     	; 0xbac <check_ack_aux+0x60>
		}
		else
		{
			pos =  addr / 8;
     b70:	8d 81       	ldd	r24, Y+5	; 0x05
     b72:	9e 81       	ldd	r25, Y+6	; 0x06
     b74:	99 23       	and	r25, r25
     b76:	0c f4       	brge	.+2      	; 0xb7a <check_ack_aux+0x2e>
     b78:	07 96       	adiw	r24, 0x07	; 7
     b7a:	95 95       	asr	r25
     b7c:	87 95       	ror	r24
     b7e:	95 95       	asr	r25
     b80:	87 95       	ror	r24
     b82:	95 95       	asr	r25
     b84:	87 95       	ror	r24
     b86:	9a 83       	std	Y+2, r25	; 0x02
     b88:	89 83       	std	Y+1, r24	; 0x01
			bit_shift = 8 - addr % 8;
     b8a:	8d 81       	ldd	r24, Y+5	; 0x05
     b8c:	9e 81       	ldd	r25, Y+6	; 0x06
     b8e:	87 70       	andi	r24, 0x07	; 7
     b90:	90 78       	andi	r25, 0x80	; 128
     b92:	99 23       	and	r25, r25
     b94:	24 f4       	brge	.+8      	; 0xb9e <check_ack_aux+0x52>
     b96:	01 97       	sbiw	r24, 0x01	; 1
     b98:	88 6f       	ori	r24, 0xF8	; 248
     b9a:	9f 6f       	ori	r25, 0xFF	; 255
     b9c:	01 96       	adiw	r24, 0x01	; 1
     b9e:	9c 01       	movw	r18, r24
     ba0:	88 e0       	ldi	r24, 0x08	; 8
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	82 1b       	sub	r24, r18
     ba6:	93 0b       	sbc	r25, r19
     ba8:	9c 83       	std	Y+4, r25	; 0x04
     baa:	8b 83       	std	Y+3, r24	; 0x03
		}
		if( ACKFrame_aux.ackFlags[pos] & 1 << bit_shift)
     bac:	89 81       	ldd	r24, Y+1	; 0x01
     bae:	9a 81       	ldd	r25, Y+2	; 0x02
     bb0:	84 55       	subi	r24, 0x54	; 84
     bb2:	94 4d       	sbci	r25, 0xD4	; 212
     bb4:	fc 01       	movw	r30, r24
     bb6:	80 81       	ld	r24, Z
     bb8:	88 2f       	mov	r24, r24
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	0b 80       	ldd	r0, Y+3	; 0x03
     bbe:	02 c0       	rjmp	.+4      	; 0xbc4 <check_ack_aux+0x78>
     bc0:	95 95       	asr	r25
     bc2:	87 95       	ror	r24
     bc4:	0a 94       	dec	r0
     bc6:	e2 f7       	brpl	.-8      	; 0xbc0 <check_ack_aux+0x74>
     bc8:	81 70       	andi	r24, 0x01	; 1
     bca:	99 27       	eor	r25, r25
     bcc:	89 2b       	or	r24, r25
     bce:	11 f0       	breq	.+4      	; 0xbd4 <check_ack_aux+0x88>
		{
			return true;
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	01 c0       	rjmp	.+2      	; 0xbd6 <check_ack_aux+0x8a>
		}
		else
		return false;
     bd4:	80 e0       	ldi	r24, 0x00	; 0
	}
     bd6:	26 96       	adiw	r28, 0x06	; 6
     bd8:	0f b6       	in	r0, 0x3f	; 63
     bda:	f8 94       	cli
     bdc:	de bf       	out	0x3e, r29	; 62
     bde:	0f be       	out	0x3f, r0	; 63
     be0:	cd bf       	out	0x3d, r28	; 61
     be2:	df 91       	pop	r29
     be4:	cf 91       	pop	r28
     be6:	08 95       	ret

00000be8 <appDataInd>:
	
	static bool appDataInd(NWK_DataInd_t *ind)
	{
     be8:	8f 92       	push	r8
     bea:	9f 92       	push	r9
     bec:	af 92       	push	r10
     bee:	bf 92       	push	r11
     bf0:	cf 92       	push	r12
     bf2:	df 92       	push	r13
     bf4:	ef 92       	push	r14
     bf6:	ff 92       	push	r15
     bf8:	cf 93       	push	r28
     bfa:	df 93       	push	r29
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	2e 97       	sbiw	r28, 0x0e	; 14
     c02:	0f b6       	in	r0, 0x3f	; 63
     c04:	f8 94       	cli
     c06:	de bf       	out	0x3e, r29	; 62
     c08:	0f be       	out	0x3f, r0	; 63
     c0a:	cd bf       	out	0x3d, r28	; 61
     c0c:	9e 87       	std	Y+14, r25	; 0x0e
     c0e:	8d 87       	std	Y+13, r24	; 0x0d
		uint32_t cmp_value = macsc_read_count();
     c10:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <macsc_read_count>
     c14:	dc 01       	movw	r26, r24
     c16:	cb 01       	movw	r24, r22
     c18:	8f 83       	std	Y+7, r24	; 0x07
     c1a:	98 87       	std	Y+8, r25	; 0x08
     c1c:	a9 87       	std	Y+9, r26	; 0x09
     c1e:	ba 87       	std	Y+10, r27	; 0x0a
		int relative_cmp =  cmp_value - cmp_value_start_superframe - 40;
     c20:	2f 81       	ldd	r18, Y+7	; 0x07
     c22:	38 85       	ldd	r19, Y+8	; 0x08
     c24:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <cmp_value_start_superframe>
     c28:	90 91 1d 03 	lds	r25, 0x031D	; 0x80031d <cmp_value_start_superframe+0x1>
     c2c:	a0 91 1e 03 	lds	r26, 0x031E	; 0x80031e <cmp_value_start_superframe+0x2>
     c30:	b0 91 1f 03 	lds	r27, 0x031F	; 0x80031f <cmp_value_start_superframe+0x3>
     c34:	a9 01       	movw	r20, r18
     c36:	48 1b       	sub	r20, r24
     c38:	59 0b       	sbc	r21, r25
     c3a:	ca 01       	movw	r24, r20
     c3c:	88 97       	sbiw	r24, 0x28	; 40
     c3e:	9c 87       	std	Y+12, r25	; 0x0c
     c40:	8b 87       	std	Y+11, r24	; 0x0b
		

		int curr_up_ts = (relative_cmp)/(tTS / (SYMBOL_TIME)) - 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online;
     c42:	8b 85       	ldd	r24, Y+11	; 0x0b
     c44:	9c 85       	ldd	r25, Y+12	; 0x0c
     c46:	09 2e       	mov	r0, r25
     c48:	00 0c       	add	r0, r0
     c4a:	aa 0b       	sbc	r26, r26
     c4c:	bb 0b       	sbc	r27, r27
     c4e:	bc 01       	movw	r22, r24
     c50:	cd 01       	movw	r24, r26
     c52:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
     c56:	6b 01       	movw	r12, r22
     c58:	7c 01       	movw	r14, r24
     c5a:	80 91 a3 2b 	lds	r24, 0x2BA3	; 0x802ba3 <tTS>
     c5e:	90 91 a4 2b 	lds	r25, 0x2BA4	; 0x802ba4 <tTS+0x1>
     c62:	a0 91 a5 2b 	lds	r26, 0x2BA5	; 0x802ba5 <tTS+0x2>
     c66:	b0 91 a6 2b 	lds	r27, 0x2BA6	; 0x802ba6 <tTS+0x3>
     c6a:	2d eb       	ldi	r18, 0xBD	; 189
     c6c:	37 e3       	ldi	r19, 0x37	; 55
     c6e:	46 e8       	ldi	r20, 0x86	; 134
     c70:	57 e3       	ldi	r21, 0x37	; 55
     c72:	bc 01       	movw	r22, r24
     c74:	cd 01       	movw	r24, r26
     c76:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
     c7a:	dc 01       	movw	r26, r24
     c7c:	cb 01       	movw	r24, r22
     c7e:	9c 01       	movw	r18, r24
     c80:	ad 01       	movw	r20, r26
     c82:	c7 01       	movw	r24, r14
     c84:	b6 01       	movw	r22, r12
     c86:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
     c8a:	dc 01       	movw	r26, r24
     c8c:	cb 01       	movw	r24, r22
     c8e:	20 e0       	ldi	r18, 0x00	; 0
     c90:	30 e0       	ldi	r19, 0x00	; 0
     c92:	40 e8       	ldi	r20, 0x80	; 128
     c94:	50 e4       	ldi	r21, 0x40	; 64
     c96:	bc 01       	movw	r22, r24
     c98:	cd 01       	movw	r24, r26
     c9a:	0e 94 4d 55 	call	0xaa9a	; 0xaa9a <__subsf3>
     c9e:	dc 01       	movw	r26, r24
     ca0:	cb 01       	movw	r24, r22
     ca2:	bc 01       	movw	r22, r24
     ca4:	cd 01       	movw	r24, r26
     ca6:	0e 94 2c 56 	call	0xac58	; 0xac58 <__fixsfsi>
     caa:	dc 01       	movw	r26, r24
     cac:	cb 01       	movw	r24, r22
     cae:	9a 83       	std	Y+2, r25	; 0x02
     cb0:	89 83       	std	Y+1, r24	; 0x01
		if(curr_up_ts > assTimeSlot)
     cb2:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
     cb6:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
     cba:	29 81       	ldd	r18, Y+1	; 0x01
     cbc:	3a 81       	ldd	r19, Y+2	; 0x02
     cbe:	82 17       	cp	r24, r18
     cc0:	93 07       	cpc	r25, r19
     cc2:	0c f0       	brlt	.+2      	; 0xcc6 <appDataInd+0xde>
     cc4:	42 c0       	rjmp	.+132    	; 0xd4a <appDataInd+0x162>
		{
			
			int i;
			curr_up_ts -= assTimeSlot+1;
     cc6:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
     cca:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
     cce:	01 96       	adiw	r24, 0x01	; 1
     cd0:	29 81       	ldd	r18, Y+1	; 0x01
     cd2:	3a 81       	ldd	r19, Y+2	; 0x02
     cd4:	f9 01       	movw	r30, r18
     cd6:	e8 1b       	sub	r30, r24
     cd8:	f9 0b       	sbc	r31, r25
     cda:	cf 01       	movw	r24, r30
     cdc:	9a 83       	std	Y+2, r25	; 0x02
     cde:	89 83       	std	Y+1, r24	; 0x01
			for (i = 0; i < assTimeSlot && curr_up_ts > 0; ++i)
     ce0:	1c 82       	std	Y+4, r1	; 0x04
     ce2:	1b 82       	std	Y+3, r1	; 0x03
     ce4:	14 c0       	rjmp	.+40     	; 0xd0e <appDataInd+0x126>
			{
				if(!check_ack_aux(i+1))
     ce6:	8b 81       	ldd	r24, Y+3	; 0x03
     ce8:	9c 81       	ldd	r25, Y+4	; 0x04
     cea:	01 96       	adiw	r24, 0x01	; 1
     cec:	0e 94 a6 05 	call	0xb4c	; 0xb4c <check_ack_aux>
     cf0:	98 2f       	mov	r25, r24
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	89 27       	eor	r24, r25
     cf6:	88 23       	and	r24, r24
     cf8:	29 f0       	breq	.+10     	; 0xd04 <appDataInd+0x11c>
				{
					curr_up_ts--;
     cfa:	89 81       	ldd	r24, Y+1	; 0x01
     cfc:	9a 81       	ldd	r25, Y+2	; 0x02
     cfe:	01 97       	sbiw	r24, 0x01	; 1
     d00:	9a 83       	std	Y+2, r25	; 0x02
     d02:	89 83       	std	Y+1, r24	; 0x01
		if(curr_up_ts > assTimeSlot)
		{
			
			int i;
			curr_up_ts -= assTimeSlot+1;
			for (i = 0; i < assTimeSlot && curr_up_ts > 0; ++i)
     d04:	8b 81       	ldd	r24, Y+3	; 0x03
     d06:	9c 81       	ldd	r25, Y+4	; 0x04
     d08:	01 96       	adiw	r24, 0x01	; 1
     d0a:	9c 83       	std	Y+4, r25	; 0x04
     d0c:	8b 83       	std	Y+3, r24	; 0x03
     d0e:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
     d12:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
     d16:	2b 81       	ldd	r18, Y+3	; 0x03
     d18:	3c 81       	ldd	r19, Y+4	; 0x04
     d1a:	28 17       	cp	r18, r24
     d1c:	39 07       	cpc	r19, r25
     d1e:	2c f4       	brge	.+10     	; 0xd2a <appDataInd+0x142>
     d20:	89 81       	ldd	r24, Y+1	; 0x01
     d22:	9a 81       	ldd	r25, Y+2	; 0x02
     d24:	18 16       	cp	r1, r24
     d26:	19 06       	cpc	r1, r25
     d28:	f4 f2       	brlt	.-68     	; 0xce6 <appDataInd+0xfe>
				if(!check_ack_aux(i+1))
				{
					curr_up_ts--;
				}
			}
			curr_up_ts = i-1*(i!=0);
     d2a:	21 e0       	ldi	r18, 0x01	; 1
     d2c:	8b 81       	ldd	r24, Y+3	; 0x03
     d2e:	9c 81       	ldd	r25, Y+4	; 0x04
     d30:	89 2b       	or	r24, r25
     d32:	09 f4       	brne	.+2      	; 0xd36 <appDataInd+0x14e>
     d34:	20 e0       	ldi	r18, 0x00	; 0
     d36:	82 2f       	mov	r24, r18
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	2b 81       	ldd	r18, Y+3	; 0x03
     d3c:	3c 81       	ldd	r19, Y+4	; 0x04
     d3e:	a9 01       	movw	r20, r18
     d40:	48 1b       	sub	r20, r24
     d42:	59 0b       	sbc	r21, r25
     d44:	ca 01       	movw	r24, r20
     d46:	9a 83       	std	Y+2, r25	; 0x02
     d48:	89 83       	std	Y+1, r24	; 0x01
		}
	
		if(nodes_info_arr[curr_up_ts].mac_addr != ind->data[0])
     d4a:	29 81       	ldd	r18, Y+1	; 0x01
     d4c:	3a 81       	ldd	r19, Y+2	; 0x02
     d4e:	4a e4       	ldi	r20, 0x4A	; 74
     d50:	42 9f       	mul	r20, r18
     d52:	c0 01       	movw	r24, r0
     d54:	43 9f       	mul	r20, r19
     d56:	90 0d       	add	r25, r0
     d58:	11 24       	eor	r1, r1
     d5a:	83 53       	subi	r24, 0x33	; 51
     d5c:	94 4d       	sbci	r25, 0xD4	; 212
     d5e:	fc 01       	movw	r30, r24
     d60:	20 81       	ld	r18, Z
     d62:	31 81       	ldd	r19, Z+1	; 0x01
     d64:	8d 85       	ldd	r24, Y+13	; 0x0d
     d66:	9e 85       	ldd	r25, Y+14	; 0x0e
     d68:	fc 01       	movw	r30, r24
     d6a:	80 85       	ldd	r24, Z+8	; 0x08
     d6c:	91 85       	ldd	r25, Z+9	; 0x09
     d6e:	fc 01       	movw	r30, r24
     d70:	80 81       	ld	r24, Z
     d72:	88 2f       	mov	r24, r24
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	28 17       	cp	r18, r24
     d78:	39 07       	cpc	r19, r25
     d7a:	11 f0       	breq	.+4      	; 0xd80 <appDataInd+0x198>
			return false;
     d7c:	80 e0       	ldi	r24, 0x00	; 0
     d7e:	f8 c0       	rjmp	.+496    	; 0xf70 <appDataInd+0x388>
		nodes_info_arr[curr_up_ts].rssi = ind->rssi;
     d80:	8d 85       	ldd	r24, Y+13	; 0x0d
     d82:	9e 85       	ldd	r25, Y+14	; 0x0e
     d84:	fc 01       	movw	r30, r24
     d86:	84 85       	ldd	r24, Z+12	; 0x0c
     d88:	58 2f       	mov	r21, r24
     d8a:	29 81       	ldd	r18, Y+1	; 0x01
     d8c:	3a 81       	ldd	r19, Y+2	; 0x02
     d8e:	4a e4       	ldi	r20, 0x4A	; 74
     d90:	42 9f       	mul	r20, r18
     d92:	c0 01       	movw	r24, r0
     d94:	43 9f       	mul	r20, r19
     d96:	90 0d       	add	r25, r0
     d98:	11 24       	eor	r1, r1
     d9a:	80 53       	subi	r24, 0x30	; 48
     d9c:	94 4d       	sbci	r25, 0xD4	; 212
     d9e:	fc 01       	movw	r30, r24
     da0:	50 83       	st	Z, r21
		nodes_info_arr[curr_up_ts].average_rssi = (nodes_info_arr[curr_up_ts].rssi + nodes_info_arr[curr_up_ts].average_rssi*nodes_info_arr[curr_up_ts].msg_rec)
     da2:	29 81       	ldd	r18, Y+1	; 0x01
     da4:	3a 81       	ldd	r19, Y+2	; 0x02
     da6:	4a e4       	ldi	r20, 0x4A	; 74
     da8:	42 9f       	mul	r20, r18
     daa:	c0 01       	movw	r24, r0
     dac:	43 9f       	mul	r20, r19
     dae:	90 0d       	add	r25, r0
     db0:	11 24       	eor	r1, r1
     db2:	80 53       	subi	r24, 0x30	; 48
     db4:	94 4d       	sbci	r25, 0xD4	; 212
     db6:	fc 01       	movw	r30, r24
     db8:	80 81       	ld	r24, Z
     dba:	88 2f       	mov	r24, r24
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	09 2e       	mov	r0, r25
     dc0:	00 0c       	add	r0, r0
     dc2:	aa 0b       	sbc	r26, r26
     dc4:	bb 0b       	sbc	r27, r27
     dc6:	bc 01       	movw	r22, r24
     dc8:	cd 01       	movw	r24, r26
     dca:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
     dce:	4b 01       	movw	r8, r22
     dd0:	5c 01       	movw	r10, r24
     dd2:	29 81       	ldd	r18, Y+1	; 0x01
     dd4:	3a 81       	ldd	r19, Y+2	; 0x02
     dd6:	4a e4       	ldi	r20, 0x4A	; 74
     dd8:	42 9f       	mul	r20, r18
     dda:	c0 01       	movw	r24, r0
     ddc:	43 9f       	mul	r20, r19
     dde:	90 0d       	add	r25, r0
     de0:	11 24       	eor	r1, r1
     de2:	8f 52       	subi	r24, 0x2F	; 47
     de4:	94 4d       	sbci	r25, 0xD4	; 212
     de6:	fc 01       	movw	r30, r24
     de8:	c0 80       	ld	r12, Z
     dea:	d1 80       	ldd	r13, Z+1	; 0x01
     dec:	e2 80       	ldd	r14, Z+2	; 0x02
     dee:	f3 80       	ldd	r15, Z+3	; 0x03
     df0:	29 81       	ldd	r18, Y+1	; 0x01
     df2:	3a 81       	ldd	r19, Y+2	; 0x02
     df4:	4a e4       	ldi	r20, 0x4A	; 74
     df6:	42 9f       	mul	r20, r18
     df8:	c0 01       	movw	r24, r0
     dfa:	43 9f       	mul	r20, r19
     dfc:	90 0d       	add	r25, r0
     dfe:	11 24       	eor	r1, r1
     e00:	8f 5e       	subi	r24, 0xEF	; 239
     e02:	93 4d       	sbci	r25, 0xD3	; 211
     e04:	fc 01       	movw	r30, r24
     e06:	80 81       	ld	r24, Z
     e08:	91 81       	ldd	r25, Z+1	; 0x01
     e0a:	cc 01       	movw	r24, r24
     e0c:	a0 e0       	ldi	r26, 0x00	; 0
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	bc 01       	movw	r22, r24
     e12:	cd 01       	movw	r24, r26
     e14:	0e 94 62 56 	call	0xacc4	; 0xacc4 <__floatunsisf>
     e18:	dc 01       	movw	r26, r24
     e1a:	cb 01       	movw	r24, r22
     e1c:	9c 01       	movw	r18, r24
     e1e:	ad 01       	movw	r20, r26
     e20:	c7 01       	movw	r24, r14
     e22:	b6 01       	movw	r22, r12
     e24:	0e 94 f0 56 	call	0xade0	; 0xade0 <__mulsf3>
     e28:	dc 01       	movw	r26, r24
     e2a:	cb 01       	movw	r24, r22
     e2c:	9c 01       	movw	r18, r24
     e2e:	ad 01       	movw	r20, r26
     e30:	c5 01       	movw	r24, r10
     e32:	b4 01       	movw	r22, r8
     e34:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
     e38:	dc 01       	movw	r26, r24
     e3a:	cb 01       	movw	r24, r22
     e3c:	6c 01       	movw	r12, r24
     e3e:	7d 01       	movw	r14, r26
																				/(nodes_info_arr[curr_up_ts].msg_rec + 1);
     e40:	29 81       	ldd	r18, Y+1	; 0x01
     e42:	3a 81       	ldd	r19, Y+2	; 0x02
     e44:	4a e4       	ldi	r20, 0x4A	; 74
     e46:	42 9f       	mul	r20, r18
     e48:	c0 01       	movw	r24, r0
     e4a:	43 9f       	mul	r20, r19
     e4c:	90 0d       	add	r25, r0
     e4e:	11 24       	eor	r1, r1
     e50:	8f 5e       	subi	r24, 0xEF	; 239
     e52:	93 4d       	sbci	r25, 0xD3	; 211
     e54:	fc 01       	movw	r30, r24
     e56:	80 81       	ld	r24, Z
     e58:	91 81       	ldd	r25, Z+1	; 0x01
     e5a:	01 96       	adiw	r24, 0x01	; 1
     e5c:	cc 01       	movw	r24, r24
     e5e:	a0 e0       	ldi	r26, 0x00	; 0
     e60:	b0 e0       	ldi	r27, 0x00	; 0
     e62:	bc 01       	movw	r22, r24
     e64:	cd 01       	movw	r24, r26
     e66:	0e 94 62 56 	call	0xacc4	; 0xacc4 <__floatunsisf>
     e6a:	dc 01       	movw	r26, r24
     e6c:	cb 01       	movw	r24, r22
     e6e:	9c 01       	movw	r18, r24
     e70:	ad 01       	movw	r20, r26
     e72:	c7 01       	movw	r24, r14
     e74:	b6 01       	movw	r22, r12
     e76:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
     e7a:	dc 01       	movw	r26, r24
     e7c:	cb 01       	movw	r24, r22
		}
	
		if(nodes_info_arr[curr_up_ts].mac_addr != ind->data[0])
			return false;
		nodes_info_arr[curr_up_ts].rssi = ind->rssi;
		nodes_info_arr[curr_up_ts].average_rssi = (nodes_info_arr[curr_up_ts].rssi + nodes_info_arr[curr_up_ts].average_rssi*nodes_info_arr[curr_up_ts].msg_rec)
     e7e:	49 81       	ldd	r20, Y+1	; 0x01
     e80:	5a 81       	ldd	r21, Y+2	; 0x02
     e82:	6a e4       	ldi	r22, 0x4A	; 74
     e84:	64 9f       	mul	r22, r20
     e86:	90 01       	movw	r18, r0
     e88:	65 9f       	mul	r22, r21
     e8a:	30 0d       	add	r19, r0
     e8c:	11 24       	eor	r1, r1
     e8e:	2f 52       	subi	r18, 0x2F	; 47
     e90:	34 4d       	sbci	r19, 0xD4	; 212
     e92:	f9 01       	movw	r30, r18
     e94:	80 83       	st	Z, r24
     e96:	91 83       	std	Z+1, r25	; 0x01
     e98:	a2 83       	std	Z+2, r26	; 0x02
     e9a:	b3 83       	std	Z+3, r27	; 0x03
																				/(nodes_info_arr[curr_up_ts].msg_rec + 1);
		nodes_info_arr[curr_up_ts].msg_rec++;
     e9c:	29 81       	ldd	r18, Y+1	; 0x01
     e9e:	3a 81       	ldd	r19, Y+2	; 0x02
     ea0:	4a e4       	ldi	r20, 0x4A	; 74
     ea2:	42 9f       	mul	r20, r18
     ea4:	c0 01       	movw	r24, r0
     ea6:	43 9f       	mul	r20, r19
     ea8:	90 0d       	add	r25, r0
     eaa:	11 24       	eor	r1, r1
     eac:	8f 5e       	subi	r24, 0xEF	; 239
     eae:	93 4d       	sbci	r25, 0xD3	; 211
     eb0:	fc 01       	movw	r30, r24
     eb2:	80 81       	ld	r24, Z
     eb4:	91 81       	ldd	r25, Z+1	; 0x01
     eb6:	9c 01       	movw	r18, r24
     eb8:	2f 5f       	subi	r18, 0xFF	; 255
     eba:	3f 4f       	sbci	r19, 0xFF	; 255
     ebc:	49 81       	ldd	r20, Y+1	; 0x01
     ebe:	5a 81       	ldd	r21, Y+2	; 0x02
     ec0:	6a e4       	ldi	r22, 0x4A	; 74
     ec2:	64 9f       	mul	r22, r20
     ec4:	c0 01       	movw	r24, r0
     ec6:	65 9f       	mul	r22, r21
     ec8:	90 0d       	add	r25, r0
     eca:	11 24       	eor	r1, r1
     ecc:	8f 5e       	subi	r24, 0xEF	; 239
     ece:	93 4d       	sbci	r25, 0xD3	; 211
     ed0:	fc 01       	movw	r30, r24
     ed2:	31 83       	std	Z+1, r19	; 0x01
     ed4:	20 83       	st	Z, r18
	count_up++;
     ed6:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <count_up>
     eda:	90 91 21 03 	lds	r25, 0x0321	; 0x800321 <count_up+0x1>
     ede:	a0 91 22 03 	lds	r26, 0x0322	; 0x800322 <count_up+0x2>
     ee2:	b0 91 23 03 	lds	r27, 0x0323	; 0x800323 <count_up+0x3>
     ee6:	20 e0       	ldi	r18, 0x00	; 0
     ee8:	30 e0       	ldi	r19, 0x00	; 0
     eea:	40 e8       	ldi	r20, 0x80	; 128
     eec:	5f e3       	ldi	r21, 0x3F	; 63
     eee:	bc 01       	movw	r22, r24
     ef0:	cd 01       	movw	r24, r26
     ef2:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
     ef6:	dc 01       	movw	r26, r24
     ef8:	cb 01       	movw	r24, r22
     efa:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <count_up>
     efe:	90 93 21 03 	sts	0x0321, r25	; 0x800321 <count_up+0x1>
     f02:	a0 93 22 03 	sts	0x0322, r26	; 0x800322 <count_up+0x2>
     f06:	b0 93 23 03 	sts	0x0323, r27	; 0x800323 <count_up+0x3>
		addToAckArray(curr_up_ts+1);
     f0a:	89 81       	ldd	r24, Y+1	; 0x01
     f0c:	8f 5f       	subi	r24, 0xFF	; 255
     f0e:	0e 94 4b 03 	call	0x696	; 0x696 <addToAckArray>
		#if PRINT
//  		printf("\n[%d] Data: ", curr_up_ts);
		#endif
		for (int i = 0; i < ind->size; i++)
     f12:	1e 82       	std	Y+6, r1	; 0x06
     f14:	1d 82       	std	Y+5, r1	; 0x05
     f16:	20 c0       	rjmp	.+64     	; 0xf58 <appDataInd+0x370>
		{
			msg_info_array[curr_up_ts].data_payload[i] = ind->data[i];
     f18:	8d 85       	ldd	r24, Y+13	; 0x0d
     f1a:	9e 85       	ldd	r25, Y+14	; 0x0e
     f1c:	fc 01       	movw	r30, r24
     f1e:	20 85       	ldd	r18, Z+8	; 0x08
     f20:	31 85       	ldd	r19, Z+9	; 0x09
     f22:	8d 81       	ldd	r24, Y+5	; 0x05
     f24:	9e 81       	ldd	r25, Y+6	; 0x06
     f26:	82 0f       	add	r24, r18
     f28:	93 1f       	adc	r25, r19
     f2a:	fc 01       	movw	r30, r24
     f2c:	40 81       	ld	r20, Z
     f2e:	89 81       	ldd	r24, Y+1	; 0x01
     f30:	9a 81       	ldd	r25, Y+2	; 0x02
     f32:	54 e8       	ldi	r21, 0x84	; 132
     f34:	58 9f       	mul	r21, r24
     f36:	90 01       	movw	r18, r0
     f38:	59 9f       	mul	r21, r25
     f3a:	30 0d       	add	r19, r0
     f3c:	11 24       	eor	r1, r1
     f3e:	8d 81       	ldd	r24, Y+5	; 0x05
     f40:	9e 81       	ldd	r25, Y+6	; 0x06
     f42:	82 0f       	add	r24, r18
     f44:	93 1f       	adc	r25, r19
     f46:	86 53       	subi	r24, 0x36	; 54
     f48:	9e 4e       	sbci	r25, 0xEE	; 238
     f4a:	fc 01       	movw	r30, r24
     f4c:	40 83       	st	Z, r20
	count_up++;
		addToAckArray(curr_up_ts+1);
		#if PRINT
//  		printf("\n[%d] Data: ", curr_up_ts);
		#endif
		for (int i = 0; i < ind->size; i++)
     f4e:	8d 81       	ldd	r24, Y+5	; 0x05
     f50:	9e 81       	ldd	r25, Y+6	; 0x06
     f52:	01 96       	adiw	r24, 0x01	; 1
     f54:	9e 83       	std	Y+6, r25	; 0x06
     f56:	8d 83       	std	Y+5, r24	; 0x05
     f58:	8d 85       	ldd	r24, Y+13	; 0x0d
     f5a:	9e 85       	ldd	r25, Y+14	; 0x0e
     f5c:	fc 01       	movw	r30, r24
     f5e:	82 85       	ldd	r24, Z+10	; 0x0a
     f60:	28 2f       	mov	r18, r24
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	8d 81       	ldd	r24, Y+5	; 0x05
     f66:	9e 81       	ldd	r25, Y+6	; 0x06
     f68:	82 17       	cp	r24, r18
     f6a:	93 07       	cpc	r25, r19
     f6c:	ac f2       	brlt	.-86     	; 0xf18 <appDataInd+0x330>
			msg_info_array[curr_up_ts].data_payload[i] = ind->data[i];
			#if PRINT
//  			printf("%hhx", msg_info_array[curr_up_ts].data_payload[i]);
			#endif
		}		
		return true;
     f6e:	81 e0       	ldi	r24, 0x01	; 1
// 		printf(" cmp %d", relative_cmp);
	}
     f70:	2e 96       	adiw	r28, 0x0e	; 14
     f72:	0f b6       	in	r0, 0x3f	; 63
     f74:	f8 94       	cli
     f76:	de bf       	out	0x3e, r29	; 62
     f78:	0f be       	out	0x3f, r0	; 63
     f7a:	cd bf       	out	0x3d, r28	; 61
     f7c:	df 91       	pop	r29
     f7e:	cf 91       	pop	r28
     f80:	ff 90       	pop	r15
     f82:	ef 90       	pop	r14
     f84:	df 90       	pop	r13
     f86:	cf 90       	pop	r12
     f88:	bf 90       	pop	r11
     f8a:	af 90       	pop	r10
     f8c:	9f 90       	pop	r9
     f8e:	8f 90       	pop	r8
     f90:	08 95       	ret

00000f92 <appPanPrepareACK>:
	
	static void appPanPrepareACK(void)
	{
     f92:	cf 93       	push	r28
     f94:	df 93       	push	r29
     f96:	cd b7       	in	r28, 0x3d	; 61
     f98:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr		= 0;
     f9a:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0x6>
     f9e:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x5>
		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
     fa2:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <msgReq+0x7>
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
     fa6:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <msgReq+0x8>
		msgReq.options		= NWK_OPT_LLDN_ACK;
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	90 e4       	ldi	r25, 0x40	; 64
     fae:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
     fb2:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
		msgReq.data	= (uint8_t *)&ACKFrame;
     fb6:	83 e8       	ldi	r24, 0x83	; 131
     fb8:	91 e1       	ldi	r25, 0x11	; 17
     fba:	90 93 f4 02 	sts	0x02F4, r25	; 0x8002f4 <msgReq+0xe>
     fbe:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <msgReq+0xd>
		msgReq.size	= sizeof(uint8_t)*(ACKFrame_size + 1);
     fc2:	80 91 fe 02 	lds	r24, 0x02FE	; 0x8002fe <ACKFrame_size>
     fc6:	90 91 ff 02 	lds	r25, 0x02FF	; 0x8002ff <ACKFrame_size+0x1>
     fca:	8f 5f       	subi	r24, 0xFF	; 255
     fcc:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <msgReq+0xf>

	}
     fd0:	00 00       	nop
     fd2:	df 91       	pop	r29
     fd4:	cf 91       	pop	r28
     fd6:	08 95       	ret

00000fd8 <appPanReset>:

	static void appPanReset(void)
	{
     fd8:	cf 93       	push	r28
     fda:	df 93       	push	r29
     fdc:	00 d0       	rcall	.+0      	; 0xfde <appPanReset+0x6>
     fde:	00 d0       	rcall	.+0      	; 0xfe0 <appPanReset+0x8>
     fe0:	00 d0       	rcall	.+0      	; 0xfe2 <appPanReset+0xa>
     fe2:	cd b7       	in	r28, 0x3d	; 61
     fe4:	de b7       	in	r29, 0x3e	; 62
		// prepare beacon reset message
		msgReq.dstAddr		= 0;
     fe6:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0x6>
     fea:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x5>
		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
     fee:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <msgReq+0x7>
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
     ff2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <msgReq+0x8>
		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
     ff6:	80 e4       	ldi	r24, 0x40	; 64
     ff8:	94 e0       	ldi	r25, 0x04	; 4
     ffa:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
     ffe:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
		msgReq.data			= NULL;
    1002:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    1006:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
		msgReq.size			= 0;
    100a:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>

		for(int i = 0; i < 32; i++)
    100e:	1a 82       	std	Y+2, r1	; 0x02
    1010:	19 82       	std	Y+1, r1	; 0x01
    1012:	0b c0       	rjmp	.+22     	; 0x102a <__EEPROM_REGION_LENGTH__+0x2a>
			ACKFrame.ackFlags[i] = 0;
    1014:	89 81       	ldd	r24, Y+1	; 0x01
    1016:	9a 81       	ldd	r25, Y+2	; 0x02
    1018:	8c 57       	subi	r24, 0x7C	; 124
    101a:	9e 4e       	sbci	r25, 0xEE	; 238
    101c:	fc 01       	movw	r30, r24
    101e:	10 82       	st	Z, r1
		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
		msgReq.data			= NULL;
		msgReq.size			= 0;

		for(int i = 0; i < 32; i++)
    1020:	89 81       	ldd	r24, Y+1	; 0x01
    1022:	9a 81       	ldd	r25, Y+2	; 0x02
    1024:	01 96       	adiw	r24, 0x01	; 1
    1026:	9a 83       	std	Y+2, r25	; 0x02
    1028:	89 83       	std	Y+1, r24	; 0x01
    102a:	89 81       	ldd	r24, Y+1	; 0x01
    102c:	9a 81       	ldd	r25, Y+2	; 0x02
    102e:	80 97       	sbiw	r24, 0x20	; 32
    1030:	8c f3       	brlt	.-30     	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
			ACKFrame.ackFlags[i] = 0;
			
		for (int i = 0; i < 50; i++)
    1032:	1c 82       	std	Y+4, r1	; 0x04
    1034:	1b 82       	std	Y+3, r1	; 0x03
    1036:	55 c0       	rjmp	.+170    	; 0x10e2 <__EEPROM_REGION_LENGTH__+0xe2>
		{
			nodes_info_arr[i].mac_addr = 0;
    1038:	2b 81       	ldd	r18, Y+3	; 0x03
    103a:	3c 81       	ldd	r19, Y+4	; 0x04
    103c:	4a e4       	ldi	r20, 0x4A	; 74
    103e:	42 9f       	mul	r20, r18
    1040:	c0 01       	movw	r24, r0
    1042:	43 9f       	mul	r20, r19
    1044:	90 0d       	add	r25, r0
    1046:	11 24       	eor	r1, r1
    1048:	83 53       	subi	r24, 0x33	; 51
    104a:	94 4d       	sbci	r25, 0xD4	; 212
    104c:	fc 01       	movw	r30, r24
    104e:	11 82       	std	Z+1, r1	; 0x01
    1050:	10 82       	st	Z, r1
			nodes_info_arr[i].msg_rec = 0;
    1052:	2b 81       	ldd	r18, Y+3	; 0x03
    1054:	3c 81       	ldd	r19, Y+4	; 0x04
    1056:	4a e4       	ldi	r20, 0x4A	; 74
    1058:	42 9f       	mul	r20, r18
    105a:	c0 01       	movw	r24, r0
    105c:	43 9f       	mul	r20, r19
    105e:	90 0d       	add	r25, r0
    1060:	11 24       	eor	r1, r1
    1062:	8f 5e       	subi	r24, 0xEF	; 239
    1064:	93 4d       	sbci	r25, 0xD3	; 211
    1066:	fc 01       	movw	r30, r24
    1068:	11 82       	std	Z+1, r1	; 0x01
    106a:	10 82       	st	Z, r1

			
			msg_info_array[i].mac_addr = 0;
    106c:	2b 81       	ldd	r18, Y+3	; 0x03
    106e:	3c 81       	ldd	r19, Y+4	; 0x04
    1070:	44 e8       	ldi	r20, 0x84	; 132
    1072:	42 9f       	mul	r20, r18
    1074:	c0 01       	movw	r24, r0
    1076:	43 9f       	mul	r20, r19
    1078:	90 0d       	add	r25, r0
    107a:	11 24       	eor	r1, r1
    107c:	8b 53       	subi	r24, 0x3B	; 59
    107e:	9e 4e       	sbci	r25, 0xEE	; 238
    1080:	fc 01       	movw	r30, r24
    1082:	11 82       	std	Z+1, r1	; 0x01
    1084:	10 82       	st	Z, r1
			msg_info_array[i].coop_addr = 0;
    1086:	2b 81       	ldd	r18, Y+3	; 0x03
    1088:	3c 81       	ldd	r19, Y+4	; 0x04
    108a:	44 e8       	ldi	r20, 0x84	; 132
    108c:	42 9f       	mul	r20, r18
    108e:	c0 01       	movw	r24, r0
    1090:	43 9f       	mul	r20, r19
    1092:	90 0d       	add	r25, r0
    1094:	11 24       	eor	r1, r1
    1096:	89 53       	subi	r24, 0x39	; 57
    1098:	9e 4e       	sbci	r25, 0xEE	; 238
    109a:	fc 01       	movw	r30, r24
    109c:	11 82       	std	Z+1, r1	; 0x01
    109e:	10 82       	st	Z, r1
			for (int j = 0; j < 50; j++)
    10a0:	1e 82       	std	Y+6, r1	; 0x06
    10a2:	1d 82       	std	Y+5, r1	; 0x05
    10a4:	15 c0       	rjmp	.+42     	; 0x10d0 <__EEPROM_REGION_LENGTH__+0xd0>
				nodes_info_arr[i].neighbors[j] = 0;
    10a6:	8b 81       	ldd	r24, Y+3	; 0x03
    10a8:	9c 81       	ldd	r25, Y+4	; 0x04
    10aa:	4a e4       	ldi	r20, 0x4A	; 74
    10ac:	48 9f       	mul	r20, r24
    10ae:	90 01       	movw	r18, r0
    10b0:	49 9f       	mul	r20, r25
    10b2:	30 0d       	add	r19, r0
    10b4:	11 24       	eor	r1, r1
    10b6:	8d 81       	ldd	r24, Y+5	; 0x05
    10b8:	9e 81       	ldd	r25, Y+6	; 0x06
    10ba:	82 0f       	add	r24, r18
    10bc:	93 1f       	adc	r25, r19
    10be:	8b 52       	subi	r24, 0x2B	; 43
    10c0:	94 4d       	sbci	r25, 0xD4	; 212
    10c2:	fc 01       	movw	r30, r24
    10c4:	10 82       	st	Z, r1
			nodes_info_arr[i].msg_rec = 0;

			
			msg_info_array[i].mac_addr = 0;
			msg_info_array[i].coop_addr = 0;
			for (int j = 0; j < 50; j++)
    10c6:	8d 81       	ldd	r24, Y+5	; 0x05
    10c8:	9e 81       	ldd	r25, Y+6	; 0x06
    10ca:	01 96       	adiw	r24, 0x01	; 1
    10cc:	9e 83       	std	Y+6, r25	; 0x06
    10ce:	8d 83       	std	Y+5, r24	; 0x05
    10d0:	8d 81       	ldd	r24, Y+5	; 0x05
    10d2:	9e 81       	ldd	r25, Y+6	; 0x06
    10d4:	c2 97       	sbiw	r24, 0x32	; 50
    10d6:	3c f3       	brlt	.-50     	; 0x10a6 <__EEPROM_REGION_LENGTH__+0xa6>
		msgReq.size			= 0;

		for(int i = 0; i < 32; i++)
			ACKFrame.ackFlags[i] = 0;
			
		for (int i = 0; i < 50; i++)
    10d8:	8b 81       	ldd	r24, Y+3	; 0x03
    10da:	9c 81       	ldd	r25, Y+4	; 0x04
    10dc:	01 96       	adiw	r24, 0x01	; 1
    10de:	9c 83       	std	Y+4, r25	; 0x04
    10e0:	8b 83       	std	Y+3, r24	; 0x03
    10e2:	8b 81       	ldd	r24, Y+3	; 0x03
    10e4:	9c 81       	ldd	r25, Y+4	; 0x04
    10e6:	c2 97       	sbiw	r24, 0x32	; 50
    10e8:	0c f4       	brge	.+2      	; 0x10ec <__EEPROM_REGION_LENGTH__+0xec>
    10ea:	a6 cf       	rjmp	.-180    	; 0x1038 <__EEPROM_REGION_LENGTH__+0x38>
			msg_info_array[i].mac_addr = 0;
			msg_info_array[i].coop_addr = 0;
			for (int j = 0; j < 50; j++)
				nodes_info_arr[i].neighbors[j] = 0;
		}
		ACKFrame_size = 0;
    10ec:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <ACKFrame_size+0x1>
    10f0:	10 92 fe 02 	sts	0x02FE, r1	; 0x8002fe <ACKFrame_size>
		counter_associados = 0;
    10f4:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <counter_associados+0x1>
    10f8:	10 92 0a 03 	sts	0x030A, r1	; 0x80030a <counter_associados>
		macLLDNnumUplinkTS = 0;
    10fc:	10 92 a8 2b 	sts	0x2BA8, r1	; 0x802ba8 <macLLDNnumUplinkTS+0x1>
    1100:	10 92 a7 2b 	sts	0x2BA7, r1	; 0x802ba7 <macLLDNnumUplinkTS>
		n = 0;
    1104:	10 92 c4 11 	sts	0x11C4, r1	; 0x8011c4 <n>
	}
    1108:	00 00       	nop
    110a:	26 96       	adiw	r28, 0x06	; 6
    110c:	0f b6       	in	r0, 0x3f	; 63
    110e:	f8 94       	cli
    1110:	de bf       	out	0x3e, r29	; 62
    1112:	0f be       	out	0x3f, r0	; 63
    1114:	cd bf       	out	0x3d, r28	; 61
    1116:	df 91       	pop	r29
    1118:	cf 91       	pop	r28
    111a:	08 95       	ret

0000111c <appPanDiscInit>:

	static void appPanDiscInit(void)
	{	
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	00 d0       	rcall	.+0      	; 0x1122 <appPanDiscInit+0x6>
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
		/* clearray of previous discovery state */

		/* Prepare Beacon Message as first beacon in discovery state */		
		msgReq.dstAddr				= 0;
    1126:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0x6>
    112a:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x5>
		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
    112e:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <msgReq+0x7>
		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
    1132:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <msgReq+0x8>
		msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE;
    1136:	80 e4       	ldi	r24, 0x40	; 64
    1138:	91 e0       	ldi	r25, 0x01	; 1
    113a:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    113e:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
		msgReq.data					= NULL;
    1142:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    1146:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
		msgReq.size					= 0;
    114a:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
		
		macLLDNnumTimeSlots = 2;
    114e:	82 e0       	ldi	r24, 0x02	; 2
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	90 93 aa 2b 	sts	0x2BAA, r25	; 0x802baa <macLLDNnumTimeSlots+0x1>
    1156:	80 93 a9 2b 	sts	0x2BA9, r24	; 0x802ba9 <macLLDNnumTimeSlots>
		accepting_requests = 1;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <accepting_requests+0x1>
    1162:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <accepting_requests>
		/* Only start timers if it is the first association process */
		if(cycles_counter == 0) 
    1166:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    116a:	88 23       	and	r24, r24
    116c:	09 f0       	breq	.+2      	; 0x1170 <appPanDiscInit+0x54>
    116e:	91 c0       	rjmp	.+290    	; 0x1292 <appPanDiscInit+0x176>
		{
		for(int i = 0; i < 32; i++)
    1170:	1a 82       	std	Y+2, r1	; 0x02
    1172:	19 82       	std	Y+1, r1	; 0x01
    1174:	0b c0       	rjmp	.+22     	; 0x118c <appPanDiscInit+0x70>
		ACKFrame.ackFlags[i] = 0;
    1176:	89 81       	ldd	r24, Y+1	; 0x01
    1178:	9a 81       	ldd	r25, Y+2	; 0x02
    117a:	8c 57       	subi	r24, 0x7C	; 124
    117c:	9e 4e       	sbci	r25, 0xEE	; 238
    117e:	fc 01       	movw	r30, r24
    1180:	10 82       	st	Z, r1
		macLLDNnumTimeSlots = 2;
		accepting_requests = 1;
		/* Only start timers if it is the first association process */
		if(cycles_counter == 0) 
		{
		for(int i = 0; i < 32; i++)
    1182:	89 81       	ldd	r24, Y+1	; 0x01
    1184:	9a 81       	ldd	r25, Y+2	; 0x02
    1186:	01 96       	adiw	r24, 0x01	; 1
    1188:	9a 83       	std	Y+2, r25	; 0x02
    118a:	89 83       	std	Y+1, r24	; 0x01
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	9a 81       	ldd	r25, Y+2	; 0x02
    1190:	80 97       	sbiw	r24, 0x20	; 32
    1192:	8c f3       	brlt	.-30     	; 0x1176 <appPanDiscInit+0x5a>
		ACKFrame.ackFlags[i] = 0;
		ACKFrame_size = 0;
    1194:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <ACKFrame_size+0x1>
    1198:	10 92 fe 02 	sts	0x02FE, r1	; 0x8002fe <ACKFrame_size>
		/* Calculates Beacon Intervals according to 802.15.4e - 2012 p. 70 */
		n = 127; 
    119c:	8f e7       	ldi	r24, 0x7F	; 127
    119e:	80 93 c4 11 	sts	0x11C4, r24	; 0x8011c4 <n>
		tTS =  ((p_var*sp + (m+n)*sm + macMinLIFSPeriod)/v_var);
    11a2:	80 91 c4 11 	lds	r24, 0x11C4	; 0x8011c4 <n>
    11a6:	88 2f       	mov	r24, r24
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	03 96       	adiw	r24, 0x03	; 3
    11ac:	88 0f       	add	r24, r24
    11ae:	99 1f       	adc	r25, r25
    11b0:	09 2e       	mov	r0, r25
    11b2:	00 0c       	add	r0, r0
    11b4:	aa 0b       	sbc	r26, r26
    11b6:	bb 0b       	sbc	r27, r27
    11b8:	bc 01       	movw	r22, r24
    11ba:	cd 01       	movw	r24, r26
    11bc:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    11c0:	dc 01       	movw	r26, r24
    11c2:	cb 01       	movw	r24, r22
    11c4:	20 e0       	ldi	r18, 0x00	; 0
    11c6:	30 e0       	ldi	r19, 0x00	; 0
    11c8:	40 e4       	ldi	r20, 0x40	; 64
    11ca:	51 e4       	ldi	r21, 0x41	; 65
    11cc:	bc 01       	movw	r22, r24
    11ce:	cd 01       	movw	r24, r26
    11d0:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    11d4:	dc 01       	movw	r26, r24
    11d6:	cb 01       	movw	r24, r22
    11d8:	20 e0       	ldi	r18, 0x00	; 0
    11da:	30 e0       	ldi	r19, 0x00	; 0
    11dc:	40 e2       	ldi	r20, 0x20	; 32
    11de:	52 e4       	ldi	r21, 0x42	; 66
    11e0:	bc 01       	movw	r22, r24
    11e2:	cd 01       	movw	r24, r26
    11e4:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    11e8:	dc 01       	movw	r26, r24
    11ea:	cb 01       	movw	r24, r22
    11ec:	20 e0       	ldi	r18, 0x00	; 0
    11ee:	34 e2       	ldi	r19, 0x24	; 36
    11f0:	44 e7       	ldi	r20, 0x74	; 116
    11f2:	57 e4       	ldi	r21, 0x47	; 71
    11f4:	bc 01       	movw	r22, r24
    11f6:	cd 01       	movw	r24, r26
    11f8:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    11fc:	dc 01       	movw	r26, r24
    11fe:	cb 01       	movw	r24, r22
    1200:	80 93 a3 2b 	sts	0x2BA3, r24	; 0x802ba3 <tTS>
    1204:	90 93 a4 2b 	sts	0x2BA4, r25	; 0x802ba4 <tTS+0x1>
    1208:	a0 93 a5 2b 	sts	0x2BA5, r26	; 0x802ba5 <tTS+0x2>
    120c:	b0 93 a6 2b 	sts	0x2BA6, r27	; 0x802ba6 <tTS+0x3>
		#if (MASTER_MACSC == 1)
		
			beaconInterval_association = 2 * numBaseTimeSlotperMgmt_association * (tTS) / (SYMBOL_TIME);
    1210:	80 91 a3 2b 	lds	r24, 0x2BA3	; 0x802ba3 <tTS>
    1214:	90 91 a4 2b 	lds	r25, 0x2BA4	; 0x802ba4 <tTS+0x1>
    1218:	a0 91 a5 2b 	lds	r26, 0x2BA5	; 0x802ba5 <tTS+0x2>
    121c:	b0 91 a6 2b 	lds	r27, 0x2BA6	; 0x802ba6 <tTS+0x3>
    1220:	20 e0       	ldi	r18, 0x00	; 0
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	40 e8       	ldi	r20, 0x80	; 128
    1226:	50 e4       	ldi	r21, 0x40	; 64
    1228:	bc 01       	movw	r22, r24
    122a:	cd 01       	movw	r24, r26
    122c:	0e 94 f0 56 	call	0xade0	; 0xade0 <__mulsf3>
    1230:	dc 01       	movw	r26, r24
    1232:	cb 01       	movw	r24, r22
    1234:	2d eb       	ldi	r18, 0xBD	; 189
    1236:	37 e3       	ldi	r19, 0x37	; 55
    1238:	46 e8       	ldi	r20, 0x86	; 134
    123a:	57 e3       	ldi	r21, 0x37	; 55
    123c:	bc 01       	movw	r22, r24
    123e:	cd 01       	movw	r24, r26
    1240:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    1244:	dc 01       	movw	r26, r24
    1246:	cb 01       	movw	r24, r22
    1248:	80 93 04 03 	sts	0x0304, r24	; 0x800304 <beaconInterval_association>
    124c:	90 93 05 03 	sts	0x0305, r25	; 0x800305 <beaconInterval_association+0x1>
    1250:	a0 93 06 03 	sts	0x0306, r26	; 0x800306 <beaconInterval_association+0x2>
    1254:	b0 93 07 03 	sts	0x0307, r27	; 0x800307 <beaconInterval_association+0x3>
			#endif
			/*
			* Configure interrupts callback functions
			* overflow interrupt, compare 1,2,3 interrupts
			*/
			macsc_set_cmp1_int_cb(lldn_server_beacon);
    1258:	83 e2       	ldi	r24, 0x23	; 35
    125a:	93 e0       	ldi	r25, 0x03	; 3
    125c:	0e 94 bf 3d 	call	0x7b7e	; 0x7b7e <macsc_set_cmp1_int_cb>
			/*
			* Configure MACSC to generate compare interrupts from channels 1,2,3
			* Set compare mode to absolute, set compare value.
			*/
			macsc_enable_manual_bts();
    1260:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
			macsc_enable_cmp_int(MACSC_CC1);
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_enable_cmp_int>

			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association , MACSC_CC1);
    126a:	80 91 04 03 	lds	r24, 0x0304	; 0x800304 <beaconInterval_association>
    126e:	90 91 05 03 	lds	r25, 0x0305	; 0x800305 <beaconInterval_association+0x1>
    1272:	a0 91 06 03 	lds	r26, 0x0306	; 0x800306 <beaconInterval_association+0x2>
    1276:	b0 91 07 03 	lds	r27, 0x0307	; 0x800307 <beaconInterval_association+0x3>
    127a:	bc 01       	movw	r22, r24
    127c:	cd 01       	movw	r24, r26
    127e:	0e 94 33 56 	call	0xac66	; 0xac66 <__fixunssfsi>
    1282:	dc 01       	movw	r26, r24
    1284:	cb 01       	movw	r24, r22
    1286:	21 e0       	ldi	r18, 0x01	; 1
    1288:	ac 01       	movw	r20, r24
    128a:	bd 01       	movw	r22, r26
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <macsc_use_cmp>
			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association / 2, MACSC_CC2);
			#endif
			
		#endif
		}
	}
    1292:	00 00       	nop
    1294:	0f 90       	pop	r0
    1296:	0f 90       	pop	r0
    1298:	df 91       	pop	r29
    129a:	cf 91       	pop	r28
    129c:	08 95       	ret

0000129e <end_of_superframe_Online>:
	
	static void end_of_superframe_Online(void)
	{
    129e:	cf 93       	push	r28
    12a0:	df 93       	push	r29
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
    12a6:	88 e0       	ldi	r24, 0x08	; 8
    12a8:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
		if(cycles_counter>0)
    12ac:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    12b0:	88 23       	and	r24, r24
    12b2:	21 f0       	breq	.+8      	; 0x12bc <end_of_superframe_Online+0x1e>
			appState = APP_STATE_SEND;
    12b4:	82 e0       	ldi	r24, 0x02	; 2
    12b6:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
		else
		appState = APP_STATE_ATT_PAN_STATE;

	}
    12ba:	03 c0       	rjmp	.+6      	; 0x12c2 <end_of_superframe_Online+0x24>
	{
		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
		if(cycles_counter>0)
			appState = APP_STATE_SEND;
		else
		appState = APP_STATE_ATT_PAN_STATE;
    12bc:	83 e0       	ldi	r24, 0x03	; 3
    12be:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>

	}
    12c2:	00 00       	nop
    12c4:	df 91       	pop	r29
    12c6:	cf 91       	pop	r28
    12c8:	08 95       	ret

000012ca <send_gack>:
	
	static void send_gack(void)
	{
    12ca:	cf 93       	push	r28
    12cc:	df 93       	push	r29
    12ce:	00 d0       	rcall	.+0      	; 0x12d0 <send_gack+0x6>
    12d0:	cd b7       	in	r28, 0x3d	; 61
    12d2:	de b7       	in	r29, 0x3e	; 62
		msgReqGACK.size = sizeof(uint8_t)*(macLLDNRetransmitTS + 1);
    12d4:	80 91 8d 2b 	lds	r24, 0x2B8D	; 0x802b8d <macLLDNRetransmitTS>
    12d8:	90 91 8e 2b 	lds	r25, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS+0x1>
    12dc:	8f 5f       	subi	r24, 0xFF	; 255
    12de:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <msgReqGACK+0xf>
		NWK_DataReq(&msgReqGACK);
    12e2:	83 e1       	ldi	r24, 0x13	; 19
    12e4:	92 e0       	ldi	r25, 0x02	; 2
    12e6:	0e 94 21 11 	call	0x2242	; 0x2242 <NWK_DataReq>
		ACKFrame_aux = ACKFrame;
    12ea:	81 e2       	ldi	r24, 0x21	; 33
    12ec:	e3 e8       	ldi	r30, 0x83	; 131
    12ee:	f1 e1       	ldi	r31, 0x11	; 17
    12f0:	ab ea       	ldi	r26, 0xAB	; 171
    12f2:	bb e2       	ldi	r27, 0x2B	; 43
    12f4:	01 90       	ld	r0, Z+
    12f6:	0d 92       	st	X+, r0
    12f8:	8a 95       	dec	r24
    12fa:	e1 f7       	brne	.-8      	; 0x12f4 <send_gack+0x2a>
		#if PRINT
// 		printf("\n%hhx ", ACKFrame.ackFlags[0]);
		#endif
		if(cycles_counter<NUMERO_CICLOS_ONLINE-1)
    12fc:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1300:	8c 33       	cpi	r24, 0x3C	; 60
    1302:	08 f0       	brcs	.+2      	; 0x1306 <send_gack+0x3c>
    1304:	53 c0       	rjmp	.+166    	; 0x13ac <send_gack+0xe2>
		{
			for (int i  = 0; i < assTimeSlot;i++)
    1306:	1a 82       	std	Y+2, r1	; 0x02
    1308:	19 82       	std	Y+1, r1	; 0x01
    130a:	46 c0       	rjmp	.+140    	; 0x1398 <send_gack+0xce>
				if(!check_ack_pan(i+1))
    130c:	89 81       	ldd	r24, Y+1	; 0x01
    130e:	9a 81       	ldd	r25, Y+2	; 0x02
    1310:	01 96       	adiw	r24, 0x01	; 1
    1312:	0e 94 58 05 	call	0xab0	; 0xab0 <check_ack_pan>
    1316:	98 2f       	mov	r25, r24
    1318:	81 e0       	ldi	r24, 0x01	; 1
    131a:	89 27       	eor	r24, r25
    131c:	88 23       	and	r24, r24
    131e:	b9 f1       	breq	.+110    	; 0x138e <send_gack+0xc4>
				{
					nodes_info_arr[i].msg_not_rec++;
    1320:	29 81       	ldd	r18, Y+1	; 0x01
    1322:	3a 81       	ldd	r19, Y+2	; 0x02
    1324:	4a e4       	ldi	r20, 0x4A	; 74
    1326:	42 9f       	mul	r20, r18
    1328:	c0 01       	movw	r24, r0
    132a:	43 9f       	mul	r20, r19
    132c:	90 0d       	add	r25, r0
    132e:	11 24       	eor	r1, r1
    1330:	8d 5e       	subi	r24, 0xED	; 237
    1332:	93 4d       	sbci	r25, 0xD3	; 211
    1334:	fc 01       	movw	r30, r24
    1336:	80 81       	ld	r24, Z
    1338:	91 81       	ldd	r25, Z+1	; 0x01
    133a:	9c 01       	movw	r18, r24
    133c:	2f 5f       	subi	r18, 0xFF	; 255
    133e:	3f 4f       	sbci	r19, 0xFF	; 255
    1340:	49 81       	ldd	r20, Y+1	; 0x01
    1342:	5a 81       	ldd	r21, Y+2	; 0x02
    1344:	6a e4       	ldi	r22, 0x4A	; 74
    1346:	64 9f       	mul	r22, r20
    1348:	c0 01       	movw	r24, r0
    134a:	65 9f       	mul	r22, r21
    134c:	90 0d       	add	r25, r0
    134e:	11 24       	eor	r1, r1
    1350:	8d 5e       	subi	r24, 0xED	; 237
    1352:	93 4d       	sbci	r25, 0xD3	; 211
    1354:	fc 01       	movw	r30, r24
    1356:	31 83       	std	Z+1, r19	; 0x01
    1358:	20 83       	st	Z, r18
					count_lost_superframe++;
    135a:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <count_lost_superframe>
    135e:	90 91 25 03 	lds	r25, 0x0325	; 0x800325 <count_lost_superframe+0x1>
    1362:	a0 91 26 03 	lds	r26, 0x0326	; 0x800326 <count_lost_superframe+0x2>
    1366:	b0 91 27 03 	lds	r27, 0x0327	; 0x800327 <count_lost_superframe+0x3>
    136a:	20 e0       	ldi	r18, 0x00	; 0
    136c:	30 e0       	ldi	r19, 0x00	; 0
    136e:	40 e8       	ldi	r20, 0x80	; 128
    1370:	5f e3       	ldi	r21, 0x3F	; 63
    1372:	bc 01       	movw	r22, r24
    1374:	cd 01       	movw	r24, r26
    1376:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    137a:	dc 01       	movw	r26, r24
    137c:	cb 01       	movw	r24, r22
    137e:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <count_lost_superframe>
    1382:	90 93 25 03 	sts	0x0325, r25	; 0x800325 <count_lost_superframe+0x1>
    1386:	a0 93 26 03 	sts	0x0326, r26	; 0x800326 <count_lost_superframe+0x2>
    138a:	b0 93 27 03 	sts	0x0327, r27	; 0x800327 <count_lost_superframe+0x3>
		#if PRINT
// 		printf("\n%hhx ", ACKFrame.ackFlags[0]);
		#endif
		if(cycles_counter<NUMERO_CICLOS_ONLINE-1)
		{
			for (int i  = 0; i < assTimeSlot;i++)
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	9a 81       	ldd	r25, Y+2	; 0x02
    1392:	01 96       	adiw	r24, 0x01	; 1
    1394:	9a 83       	std	Y+2, r25	; 0x02
    1396:	89 83       	std	Y+1, r24	; 0x01
    1398:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    139c:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    13a0:	29 81       	ldd	r18, Y+1	; 0x01
    13a2:	3a 81       	ldd	r19, Y+2	; 0x02
    13a4:	28 17       	cp	r18, r24
    13a6:	39 07       	cpc	r19, r25
    13a8:	0c f4       	brge	.+2      	; 0x13ac <send_gack+0xe2>
    13aa:	b0 cf       	rjmp	.-160    	; 0x130c <send_gack+0x42>
				{
					nodes_info_arr[i].msg_not_rec++;
					count_lost_superframe++;
			}
		}
	}
    13ac:	00 00       	nop
    13ae:	0f 90       	pop	r0
    13b0:	0f 90       	pop	r0
    13b2:	df 91       	pop	r29
    13b4:	cf 91       	pop	r28
    13b6:	08 95       	ret

000013b8 <appPanOnlineInit>:

	static void appPanOnlineInit()
	{
    13b8:	8f 92       	push	r8
    13ba:	9f 92       	push	r9
    13bc:	af 92       	push	r10
    13be:	bf 92       	push	r11
    13c0:	cf 92       	push	r12
    13c2:	df 92       	push	r13
    13c4:	ef 92       	push	r14
    13c6:	ff 92       	push	r15
    13c8:	0f 93       	push	r16
    13ca:	1f 93       	push	r17
    13cc:	cf 93       	push	r28
    13ce:	df 93       	push	r29
    13d0:	00 d0       	rcall	.+0      	; 0x13d2 <appPanOnlineInit+0x1a>
    13d2:	00 d0       	rcall	.+0      	; 0x13d4 <appPanOnlineInit+0x1c>
    13d4:	00 d0       	rcall	.+0      	; 0x13d6 <appPanOnlineInit+0x1e>
    13d6:	cd b7       	in	r28, 0x3d	; 61
    13d8:	de b7       	in	r29, 0x3e	; 62
			
			macLLDNnumUplinkTS = (assTimeSlot) * 2 + 1;
    13da:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    13de:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    13e2:	88 0f       	add	r24, r24
    13e4:	99 1f       	adc	r25, r25
    13e6:	01 96       	adiw	r24, 0x01	; 1
    13e8:	90 93 a8 2b 	sts	0x2BA8, r25	; 0x802ba8 <macLLDNnumUplinkTS+0x1>
    13ec:	80 93 a7 2b 	sts	0x2BA7, r24	; 0x802ba7 <macLLDNnumUplinkTS>
			macLLDNRetransmitTS = assTimeSlot;
    13f0:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    13f4:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    13f8:	90 93 8e 2b 	sts	0x2B8E, r25	; 0x802b8e <macLLDNRetransmitTS+0x1>
    13fc:	80 93 8d 2b 	sts	0x2B8D, r24	; 0x802b8d <macLLDNRetransmitTS>
			macLLDNnumTimeSlots = macLLDNnumUplinkTS + 2 *MacLLDNMgmtTS;			
    1400:	80 91 a7 2b 	lds	r24, 0x2BA7	; 0x802ba7 <macLLDNnumUplinkTS>
    1404:	90 91 a8 2b 	lds	r25, 0x2BA8	; 0x802ba8 <macLLDNnumUplinkTS+0x1>
    1408:	02 96       	adiw	r24, 0x02	; 2
    140a:	90 93 aa 2b 	sts	0x2BAA, r25	; 0x802baa <macLLDNnumTimeSlots+0x1>
    140e:	80 93 a9 2b 	sts	0x2BA9, r24	; 0x802ba9 <macLLDNnumTimeSlots>
			
// 			printf("\nmacLLDNnumUplinkTS : %d\nmacLLDNRetransmitTS : %d\nmacLLDNnumTimeSlots : %d",macLLDNnumUplinkTS,macLLDNRetransmitTS,macLLDNnumTimeSlots );
			
			config_request_frame.conf.tsDuration = 75;
    1412:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    1416:	80 78       	andi	r24, 0x80	; 128
    1418:	8b 64       	ori	r24, 0x4B	; 75
    141a:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <config_request_frame+0x5>

			tTS =  ((p_var*sp + (m+ config_request_frame.conf.tsDuration )*sm + macMinLIFSPeriod)/v_var);
    141e:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    1422:	8f 77       	andi	r24, 0x7F	; 127
    1424:	88 2f       	mov	r24, r24
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	03 96       	adiw	r24, 0x03	; 3
    142a:	88 0f       	add	r24, r24
    142c:	99 1f       	adc	r25, r25
    142e:	09 2e       	mov	r0, r25
    1430:	00 0c       	add	r0, r0
    1432:	aa 0b       	sbc	r26, r26
    1434:	bb 0b       	sbc	r27, r27
    1436:	bc 01       	movw	r22, r24
    1438:	cd 01       	movw	r24, r26
    143a:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    143e:	dc 01       	movw	r26, r24
    1440:	cb 01       	movw	r24, r22
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	30 e0       	ldi	r19, 0x00	; 0
    1446:	40 e4       	ldi	r20, 0x40	; 64
    1448:	51 e4       	ldi	r21, 0x41	; 65
    144a:	bc 01       	movw	r22, r24
    144c:	cd 01       	movw	r24, r26
    144e:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    1452:	dc 01       	movw	r26, r24
    1454:	cb 01       	movw	r24, r22
    1456:	20 e0       	ldi	r18, 0x00	; 0
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	40 e2       	ldi	r20, 0x20	; 32
    145c:	52 e4       	ldi	r21, 0x42	; 66
    145e:	bc 01       	movw	r22, r24
    1460:	cd 01       	movw	r24, r26
    1462:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    1466:	dc 01       	movw	r26, r24
    1468:	cb 01       	movw	r24, r22
    146a:	20 e0       	ldi	r18, 0x00	; 0
    146c:	34 e2       	ldi	r19, 0x24	; 36
    146e:	44 e7       	ldi	r20, 0x74	; 116
    1470:	57 e4       	ldi	r21, 0x47	; 71
    1472:	bc 01       	movw	r22, r24
    1474:	cd 01       	movw	r24, r26
    1476:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    147a:	dc 01       	movw	r26, r24
    147c:	cb 01       	movw	r24, r22
    147e:	80 93 a3 2b 	sts	0x2BA3, r24	; 0x802ba3 <tTS>
    1482:	90 93 a4 2b 	sts	0x2BA4, r25	; 0x802ba4 <tTS+0x1>
    1486:	a0 93 a5 2b 	sts	0x2BA5, r26	; 0x802ba5 <tTS+0x2>
    148a:	b0 93 a6 2b 	sts	0x2BA6, r27	; 0x802ba6 <tTS+0x3>
				
			n = config_request_frame.conf.tsDuration;
    148e:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <config_request_frame+0x5>
    1492:	8f 77       	andi	r24, 0x7F	; 127
    1494:	80 93 c4 11 	sts	0x11C4, r24	; 0x8011c4 <n>
			

			msgReq.dstAddr				= 0;
    1498:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0x6>
    149c:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x5>
			msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
    14a0:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <msgReq+0x7>
			msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
    14a4:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <msgReq+0x8>
			msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_ONLINE_STATE;
    14a8:	80 ec       	ldi	r24, 0xC0	; 192
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    14b0:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
			msgReq.data					= NULL;
    14b4:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    14b8:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
			msgReq.size					= 0;
    14bc:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
			
			beaconInterval= (macLLDNnumUplinkTS + 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online) * tTS / (SYMBOL_TIME);
    14c0:	80 91 a7 2b 	lds	r24, 0x2BA7	; 0x802ba7 <macLLDNnumUplinkTS>
    14c4:	90 91 a8 2b 	lds	r25, 0x2BA8	; 0x802ba8 <macLLDNnumUplinkTS+0x1>
    14c8:	04 96       	adiw	r24, 0x04	; 4
    14ca:	09 2e       	mov	r0, r25
    14cc:	00 0c       	add	r0, r0
    14ce:	aa 0b       	sbc	r26, r26
    14d0:	bb 0b       	sbc	r27, r27
    14d2:	bc 01       	movw	r22, r24
    14d4:	cd 01       	movw	r24, r26
    14d6:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    14da:	7b 01       	movw	r14, r22
    14dc:	8c 01       	movw	r16, r24
    14de:	80 91 a3 2b 	lds	r24, 0x2BA3	; 0x802ba3 <tTS>
    14e2:	90 91 a4 2b 	lds	r25, 0x2BA4	; 0x802ba4 <tTS+0x1>
    14e6:	a0 91 a5 2b 	lds	r26, 0x2BA5	; 0x802ba5 <tTS+0x2>
    14ea:	b0 91 a6 2b 	lds	r27, 0x2BA6	; 0x802ba6 <tTS+0x3>
    14ee:	9c 01       	movw	r18, r24
    14f0:	ad 01       	movw	r20, r26
    14f2:	c8 01       	movw	r24, r16
    14f4:	b7 01       	movw	r22, r14
    14f6:	0e 94 f0 56 	call	0xade0	; 0xade0 <__mulsf3>
    14fa:	dc 01       	movw	r26, r24
    14fc:	cb 01       	movw	r24, r22
    14fe:	2d eb       	ldi	r18, 0xBD	; 189
    1500:	37 e3       	ldi	r19, 0x37	; 55
    1502:	46 e8       	ldi	r20, 0x86	; 134
    1504:	57 e3       	ldi	r21, 0x37	; 55
    1506:	bc 01       	movw	r22, r24
    1508:	cd 01       	movw	r24, r26
    150a:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    150e:	dc 01       	movw	r26, r24
    1510:	cb 01       	movw	r24, r22
    1512:	80 93 00 03 	sts	0x0300, r24	; 0x800300 <beaconInterval>
    1516:	90 93 01 03 	sts	0x0301, r25	; 0x800301 <beaconInterval+0x1>
    151a:	a0 93 02 03 	sts	0x0302, r26	; 0x800302 <beaconInterval+0x2>
    151e:	b0 93 03 03 	sts	0x0303, r27	; 0x800303 <beaconInterval+0x3>
			float GACK_tTS = (assTimeSlot + 0.2 + 2*MacLLDNMgmtTS*numBaseTimeSlotperMgmt_online) * tTS / (SYMBOL_TIME);
    1522:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    1526:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    152a:	09 2e       	mov	r0, r25
    152c:	00 0c       	add	r0, r0
    152e:	aa 0b       	sbc	r26, r26
    1530:	bb 0b       	sbc	r27, r27
    1532:	bc 01       	movw	r22, r24
    1534:	cd 01       	movw	r24, r26
    1536:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    153a:	dc 01       	movw	r26, r24
    153c:	cb 01       	movw	r24, r22
    153e:	2d ec       	ldi	r18, 0xCD	; 205
    1540:	3c ec       	ldi	r19, 0xCC	; 204
    1542:	4c e4       	ldi	r20, 0x4C	; 76
    1544:	5e e3       	ldi	r21, 0x3E	; 62
    1546:	bc 01       	movw	r22, r24
    1548:	cd 01       	movw	r24, r26
    154a:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    154e:	dc 01       	movw	r26, r24
    1550:	cb 01       	movw	r24, r22
    1552:	20 e0       	ldi	r18, 0x00	; 0
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	40 e8       	ldi	r20, 0x80	; 128
    1558:	50 e4       	ldi	r21, 0x40	; 64
    155a:	bc 01       	movw	r22, r24
    155c:	cd 01       	movw	r24, r26
    155e:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    1562:	dc 01       	movw	r26, r24
    1564:	cb 01       	movw	r24, r22
    1566:	7c 01       	movw	r14, r24
    1568:	8d 01       	movw	r16, r26
    156a:	80 91 a3 2b 	lds	r24, 0x2BA3	; 0x802ba3 <tTS>
    156e:	90 91 a4 2b 	lds	r25, 0x2BA4	; 0x802ba4 <tTS+0x1>
    1572:	a0 91 a5 2b 	lds	r26, 0x2BA5	; 0x802ba5 <tTS+0x2>
    1576:	b0 91 a6 2b 	lds	r27, 0x2BA6	; 0x802ba6 <tTS+0x3>
    157a:	9c 01       	movw	r18, r24
    157c:	ad 01       	movw	r20, r26
    157e:	c8 01       	movw	r24, r16
    1580:	b7 01       	movw	r22, r14
    1582:	0e 94 f0 56 	call	0xade0	; 0xade0 <__mulsf3>
    1586:	dc 01       	movw	r26, r24
    1588:	cb 01       	movw	r24, r22
    158a:	2d eb       	ldi	r18, 0xBD	; 189
    158c:	37 e3       	ldi	r19, 0x37	; 55
    158e:	46 e8       	ldi	r20, 0x86	; 134
    1590:	57 e3       	ldi	r21, 0x37	; 55
    1592:	bc 01       	movw	r22, r24
    1594:	cd 01       	movw	r24, r26
    1596:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    159a:	dc 01       	movw	r26, r24
    159c:	cb 01       	movw	r24, r22
    159e:	8b 83       	std	Y+3, r24	; 0x03
    15a0:	9c 83       	std	Y+4, r25	; 0x04
    15a2:	ad 83       	std	Y+5, r26	; 0x05
    15a4:	be 83       	std	Y+6, r27	; 0x06
			macsc_write_count(0);
    15a6:	60 e0       	ldi	r22, 0x00	; 0
    15a8:	70 e0       	ldi	r23, 0x00	; 0
    15aa:	cb 01       	movw	r24, r22
    15ac:	0e 94 ae 02 	call	0x55c	; 0x55c <macsc_write_count>
			macsc_set_cmp1_int_cb(end_of_superframe_Online);
    15b0:	8f e4       	ldi	r24, 0x4F	; 79
    15b2:	99 e0       	ldi	r25, 0x09	; 9
    15b4:	0e 94 bf 3d 	call	0x7b7e	; 0x7b7e <macsc_set_cmp1_int_cb>
			macsc_enable_cmp_int(MACSC_CC1);
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_enable_cmp_int>

			macsc_set_cmp2_int_cb(send_gack);
    15be:	85 e6       	ldi	r24, 0x65	; 101
    15c0:	99 e0       	ldi	r25, 0x09	; 9
    15c2:	0e 94 d2 3d 	call	0x7ba4	; 0x7ba4 <macsc_set_cmp2_int_cb>
			if(cycles_counter != NUMERO_CICLOS_ONLINE)
    15c6:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    15ca:	8d 33       	cpi	r24, 0x3D	; 61
    15cc:	19 f0       	breq	.+6      	; 0x15d4 <appPanOnlineInit+0x21c>
				macsc_enable_cmp_int(MACSC_CC2);
    15ce:	82 e0       	ldi	r24, 0x02	; 2
    15d0:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_enable_cmp_int>

			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval, MACSC_CC1);
    15d4:	80 91 00 03 	lds	r24, 0x0300	; 0x800300 <beaconInterval>
    15d8:	90 91 01 03 	lds	r25, 0x0301	; 0x800301 <beaconInterval+0x1>
    15dc:	a0 91 02 03 	lds	r26, 0x0302	; 0x800302 <beaconInterval+0x2>
    15e0:	b0 91 03 03 	lds	r27, 0x0303	; 0x800303 <beaconInterval+0x3>
    15e4:	bc 01       	movw	r22, r24
    15e6:	cd 01       	movw	r24, r26
    15e8:	0e 94 33 56 	call	0xac66	; 0xac66 <__fixunssfsi>
    15ec:	dc 01       	movw	r26, r24
    15ee:	cb 01       	movw	r24, r22
    15f0:	21 e0       	ldi	r18, 0x01	; 1
    15f2:	ac 01       	movw	r20, r24
    15f4:	bd 01       	movw	r22, r26
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <macsc_use_cmp>
			macsc_use_cmp(MACSC_RELATIVE_CMP, GACK_tTS, MACSC_CC2);
    15fc:	6b 81       	ldd	r22, Y+3	; 0x03
    15fe:	7c 81       	ldd	r23, Y+4	; 0x04
    1600:	8d 81       	ldd	r24, Y+5	; 0x05
    1602:	9e 81       	ldd	r25, Y+6	; 0x06
    1604:	0e 94 33 56 	call	0xac66	; 0xac66 <__fixunssfsi>
    1608:	dc 01       	movw	r26, r24
    160a:	cb 01       	movw	r24, r22
    160c:	22 e0       	ldi	r18, 0x02	; 2
    160e:	ac 01       	movw	r20, r24
    1610:	bd 01       	movw	r22, r26
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <macsc_use_cmp>
			macsc_enable_manual_bts();
    1618:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
			
			cmp_value_start_superframe = macsc_read_count();
    161c:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <macsc_read_count>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <cmp_value_start_superframe>
    1628:	90 93 1d 03 	sts	0x031D, r25	; 0x80031d <cmp_value_start_superframe+0x1>
    162c:	a0 93 1e 03 	sts	0x031E, r26	; 0x80031e <cmp_value_start_superframe+0x2>
    1630:	b0 93 1f 03 	sts	0x031F, r27	; 0x80031f <cmp_value_start_superframe+0x3>


			for(int i = 0; i < 32; i++)
    1634:	1a 82       	std	Y+2, r1	; 0x02
    1636:	19 82       	std	Y+1, r1	; 0x01
    1638:	11 c0       	rjmp	.+34     	; 0x165c <appPanOnlineInit+0x2a4>
			{
				ACKFrame.ackFlags[i] = 0;
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	9a 81       	ldd	r25, Y+2	; 0x02
    163e:	8c 57       	subi	r24, 0x7C	; 124
    1640:	9e 4e       	sbci	r25, 0xEE	; 238
    1642:	fc 01       	movw	r30, r24
    1644:	10 82       	st	Z, r1
				retransmit_ts_array[i] = 0;
    1646:	89 81       	ldd	r24, Y+1	; 0x01
    1648:	9a 81       	ldd	r25, Y+2	; 0x02
    164a:	8c 55       	subi	r24, 0x5C	; 92
    164c:	9e 4e       	sbci	r25, 0xEE	; 238
    164e:	fc 01       	movw	r30, r24
    1650:	10 82       	st	Z, r1
			macsc_enable_manual_bts();
			
			cmp_value_start_superframe = macsc_read_count();


			for(int i = 0; i < 32; i++)
    1652:	89 81       	ldd	r24, Y+1	; 0x01
    1654:	9a 81       	ldd	r25, Y+2	; 0x02
    1656:	01 96       	adiw	r24, 0x01	; 1
    1658:	9a 83       	std	Y+2, r25	; 0x02
    165a:	89 83       	std	Y+1, r24	; 0x01
    165c:	89 81       	ldd	r24, Y+1	; 0x01
    165e:	9a 81       	ldd	r25, Y+2	; 0x02
    1660:	80 97       	sbiw	r24, 0x20	; 32
    1662:	5c f3       	brlt	.-42     	; 0x163a <appPanOnlineInit+0x282>
			{
				ACKFrame.ackFlags[i] = 0;
				retransmit_ts_array[i] = 0;
			}
			retransmit_ts_array_counter = 0;
    1664:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <retransmit_ts_array_counter+0x1>
    1668:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <retransmit_ts_array_counter>
			ACKFrame_size = 0;
    166c:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <ACKFrame_size+0x1>
    1670:	10 92 fe 02 	sts	0x02FE, r1	; 0x8002fe <ACKFrame_size>
			if (cycles_counter < NUMERO_CICLOS_ONLINE-1)
    1674:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1678:	8c 33       	cpi	r24, 0x3C	; 60
    167a:	08 f0       	brcs	.+2      	; 0x167e <appPanOnlineInit+0x2c6>
    167c:	78 c0       	rjmp	.+240    	; 0x176e <appPanOnlineInit+0x3b6>
			{
				printf("\n%.3f %.3f",/*PER*/ count_lost_superframe/assTimeSlot , /*PLR*/1 - count_up/assTimeSlot);
    167e:	c0 90 20 03 	lds	r12, 0x0320	; 0x800320 <count_up>
    1682:	d0 90 21 03 	lds	r13, 0x0321	; 0x800321 <count_up+0x1>
    1686:	e0 90 22 03 	lds	r14, 0x0322	; 0x800322 <count_up+0x2>
    168a:	f0 90 23 03 	lds	r15, 0x0323	; 0x800323 <count_up+0x3>
    168e:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    1692:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    1696:	09 2e       	mov	r0, r25
    1698:	00 0c       	add	r0, r0
    169a:	aa 0b       	sbc	r26, r26
    169c:	bb 0b       	sbc	r27, r27
    169e:	bc 01       	movw	r22, r24
    16a0:	cd 01       	movw	r24, r26
    16a2:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    16a6:	dc 01       	movw	r26, r24
    16a8:	cb 01       	movw	r24, r22
    16aa:	9c 01       	movw	r18, r24
    16ac:	ad 01       	movw	r20, r26
    16ae:	c7 01       	movw	r24, r14
    16b0:	b6 01       	movw	r22, r12
    16b2:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    16b6:	dc 01       	movw	r26, r24
    16b8:	cb 01       	movw	r24, r22
    16ba:	9c 01       	movw	r18, r24
    16bc:	ad 01       	movw	r20, r26
    16be:	60 e0       	ldi	r22, 0x00	; 0
    16c0:	70 e0       	ldi	r23, 0x00	; 0
    16c2:	80 e8       	ldi	r24, 0x80	; 128
    16c4:	9f e3       	ldi	r25, 0x3F	; 63
    16c6:	0e 94 4d 55 	call	0xaa9a	; 0xaa9a <__subsf3>
    16ca:	dc 01       	movw	r26, r24
    16cc:	cb 01       	movw	r24, r22
    16ce:	4c 01       	movw	r8, r24
    16d0:	5d 01       	movw	r10, r26
    16d2:	c0 90 24 03 	lds	r12, 0x0324	; 0x800324 <count_lost_superframe>
    16d6:	d0 90 25 03 	lds	r13, 0x0325	; 0x800325 <count_lost_superframe+0x1>
    16da:	e0 90 26 03 	lds	r14, 0x0326	; 0x800326 <count_lost_superframe+0x2>
    16de:	f0 90 27 03 	lds	r15, 0x0327	; 0x800327 <count_lost_superframe+0x3>
    16e2:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    16e6:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    16ea:	09 2e       	mov	r0, r25
    16ec:	00 0c       	add	r0, r0
    16ee:	aa 0b       	sbc	r26, r26
    16f0:	bb 0b       	sbc	r27, r27
    16f2:	bc 01       	movw	r22, r24
    16f4:	cd 01       	movw	r24, r26
    16f6:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    16fa:	dc 01       	movw	r26, r24
    16fc:	cb 01       	movw	r24, r22
    16fe:	9c 01       	movw	r18, r24
    1700:	ad 01       	movw	r20, r26
    1702:	c7 01       	movw	r24, r14
    1704:	b6 01       	movw	r22, r12
    1706:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    170a:	dc 01       	movw	r26, r24
    170c:	cb 01       	movw	r24, r22
    170e:	2b 2d       	mov	r18, r11
    1710:	2f 93       	push	r18
    1712:	2a 2d       	mov	r18, r10
    1714:	2f 93       	push	r18
    1716:	29 2d       	mov	r18, r9
    1718:	2f 93       	push	r18
    171a:	28 2d       	mov	r18, r8
    171c:	2f 93       	push	r18
    171e:	2b 2f       	mov	r18, r27
    1720:	2f 93       	push	r18
    1722:	2a 2f       	mov	r18, r26
    1724:	2f 93       	push	r18
    1726:	29 2f       	mov	r18, r25
    1728:	2f 93       	push	r18
    172a:	8f 93       	push	r24
    172c:	86 e3       	ldi	r24, 0x36	; 54
    172e:	92 e0       	ldi	r25, 0x02	; 2
    1730:	89 2f       	mov	r24, r25
    1732:	8f 93       	push	r24
    1734:	86 e3       	ldi	r24, 0x36	; 54
    1736:	92 e0       	ldi	r25, 0x02	; 2
    1738:	8f 93       	push	r24
    173a:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    173e:	8d b7       	in	r24, 0x3d	; 61
    1740:	9e b7       	in	r25, 0x3e	; 62
    1742:	0a 96       	adiw	r24, 0x0a	; 10
    1744:	0f b6       	in	r0, 0x3f	; 63
    1746:	f8 94       	cli
    1748:	de bf       	out	0x3e, r29	; 62
    174a:	0f be       	out	0x3f, r0	; 63
    174c:	cd bf       	out	0x3d, r28	; 61
				count_up = 0;
    174e:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <count_up>
    1752:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <count_up+0x1>
    1756:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <count_up+0x2>
    175a:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <count_up+0x3>
				count_lost_superframe = 0;
    175e:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <count_lost_superframe>
    1762:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <count_lost_superframe+0x1>
    1766:	10 92 26 03 	sts	0x0326, r1	; 0x800326 <count_lost_superframe+0x2>
    176a:	10 92 27 03 	sts	0x0327, r1	; 0x800327 <count_lost_superframe+0x3>
			}
			NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
    176e:	64 ef       	ldi	r22, 0xF4	; 244
    1770:	75 e0       	ldi	r23, 0x05	; 5
    1772:	81 e0       	ldi	r24, 0x01	; 1
    1774:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <NWK_OpenEndpoint>
	}
    1778:	00 00       	nop
    177a:	26 96       	adiw	r28, 0x06	; 6
    177c:	0f b6       	in	r0, 0x3f	; 63
    177e:	f8 94       	cli
    1780:	de bf       	out	0x3e, r29	; 62
    1782:	0f be       	out	0x3f, r0	; 63
    1784:	cd bf       	out	0x3d, r28	; 61
    1786:	df 91       	pop	r29
    1788:	cf 91       	pop	r28
    178a:	1f 91       	pop	r17
    178c:	0f 91       	pop	r16
    178e:	ff 90       	pop	r15
    1790:	ef 90       	pop	r14
    1792:	df 90       	pop	r13
    1794:	cf 90       	pop	r12
    1796:	bf 90       	pop	r11
    1798:	af 90       	pop	r10
    179a:	9f 90       	pop	r9
    179c:	8f 90       	pop	r8
    179e:	08 95       	ret

000017a0 <appInit>:
	
	
#endif // APP_COORDINATOR

static void appInit(void)
{
    17a0:	cf 93       	push	r28
    17a2:	df 93       	push	r29
    17a4:	cd b7       	in	r28, 0x3d	; 61
    17a6:	de b7       	in	r29, 0x3e	; 62
	NWK_SetAddr(APP_ADDR);
    17a8:	80 e0       	ldi	r24, 0x00	; 0
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	0e 94 3c 10 	call	0x2078	; 0x2078 <NWK_SetAddr>
	PHY_SetChannel(APP_CHANNEL);
    17b0:	8f e0       	ldi	r24, 0x0F	; 15
    17b2:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <PHY_SetChannel>
	PHY_SetRxState(true);
    17b6:	81 e0       	ldi	r24, 0x01	; 1
    17b8:	0e 94 16 26 	call	0x4c2c	; 0x4c2c <PHY_SetRxState>
// 	  
		/* 
		* Disable CSMA/CA
		* Disable auto ACK
		*/
		NWK_SetPanId(APP_PANID);
    17bc:	8e ef       	ldi	r24, 0xFE	; 254
    17be:	9a ec       	ldi	r25, 0xCA	; 202
    17c0:	0e 94 53 10 	call	0x20a6	; 0x20a6 <NWK_SetPanId>
		PanId = APP_PANID;
    17c4:	8e ef       	ldi	r24, 0xFE	; 254
    17c6:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <PanId>
		ACKFrame.sourceId = APP_PANID;
    17ca:	8e ef       	ldi	r24, 0xFE	; 254
    17cc:	80 93 83 11 	sts	0x1183, r24	; 0x801183 <ACKFrame>
		PHY_SetTdmaMode(true);
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	0e 94 65 25 	call	0x4aca	; 0x4aca <PHY_SetTdmaMode>
	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
    17d6:	6f ef       	ldi	r22, 0xFF	; 255
    17d8:	74 e0       	ldi	r23, 0x04	; 4
    17da:	83 e0       	ldi	r24, 0x03	; 3
    17dc:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <NWK_OpenEndpoint>
		/*
		* Configure interrupts callback functions
		*/
		
	#endif // APP_COORDENATOR
	PHY_SetPromiscuousMode(true);
    17e0:	81 e0       	ldi	r24, 0x01	; 1
    17e2:	0e 94 a0 25 	call	0x4b40	; 0x4b40 <PHY_SetPromiscuousMode>

}
    17e6:	00 00       	nop
    17e8:	df 91       	pop	r29
    17ea:	cf 91       	pop	r28
    17ec:	08 95       	ret

000017ee <APP_TaskHandler>:

static void APP_TaskHandler(void)
{
    17ee:	cf 92       	push	r12
    17f0:	df 92       	push	r13
    17f2:	ef 92       	push	r14
    17f4:	ff 92       	push	r15
    17f6:	cf 93       	push	r28
    17f8:	df 93       	push	r29
    17fa:	cd b7       	in	r28, 0x3d	; 61
    17fc:	de b7       	in	r29, 0x3e	; 62
    17fe:	60 97       	sbiw	r28, 0x10	; 16
    1800:	0f b6       	in	r0, 0x3f	; 63
    1802:	f8 94       	cli
    1804:	de bf       	out	0x3e, r29	; 62
    1806:	0f be       	out	0x3f, r0	; 63
    1808:	cd bf       	out	0x3d, r28	; 61
	switch (appState){
    180a:	80 91 e5 02 	lds	r24, 0x02E5	; 0x8002e5 <appState>
    180e:	88 2f       	mov	r24, r24
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	82 30       	cpi	r24, 0x02	; 2
    1814:	91 05       	cpc	r25, r1
    1816:	61 f0       	breq	.+24     	; 0x1830 <APP_TaskHandler+0x42>
    1818:	83 30       	cpi	r24, 0x03	; 3
    181a:	91 05       	cpc	r25, r1
    181c:	79 f0       	breq	.+30     	; 0x183c <APP_TaskHandler+0x4e>
    181e:	89 2b       	or	r24, r25
    1820:	09 f0       	breq	.+2      	; 0x1824 <APP_TaskHandler+0x36>
			break;
		}
		#endif
		default:
		{
			break;
    1822:	ac c3       	rjmp	.+1880   	; 0x1f7c <APP_TaskHandler+0x78e>
static void APP_TaskHandler(void)
{
	switch (appState){
		case APP_STATE_INITIAL:
		{
			appInit();
    1824:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <appInit>
			#if APP_COORDINATOR
				appState = APP_STATE_ATT_PAN_STATE;
    1828:	83 e0       	ldi	r24, 0x03	; 3
    182a:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
			#else
				appState = APP_STATE_IDLE;
			#endif
			break;
    182e:	a6 c3       	rjmp	.+1868   	; 0x1f7c <APP_TaskHandler+0x78e>
		}
		case APP_STATE_SEND:
		{
			appSendData();
    1830:	0e 94 11 03 	call	0x622	; 0x622 <appSendData>
			#if APP_COORDINATOR
				/* Every time a message is send updates coordinator to prepare next message */
				appState = APP_STATE_ATT_PAN_STATE;
    1834:	83 e0       	ldi	r24, 0x03	; 3
    1836:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
			#else
				appState = APP_STATE_IDLE;
			#endif
			break;
    183a:	a0 c3       	rjmp	.+1856   	; 0x1f7c <APP_TaskHandler+0x78e>
		}
		#if APP_COORDINATOR // COORDINATOR SPECIFIC STATE MACHINE
		case APP_STATE_ATT_PAN_STATE:
		{
			switch(appPanState)
    183c:	80 91 fb 02 	lds	r24, 0x02FB	; 0x8002fb <appPanState>
    1840:	88 2f       	mov	r24, r24
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	09 2e       	mov	r0, r25
    1846:	00 0c       	add	r0, r0
    1848:	aa 0b       	sbc	r26, r26
    184a:	bb 0b       	sbc	r27, r27
    184c:	40 e0       	ldi	r20, 0x00	; 0
    184e:	50 e0       	ldi	r21, 0x00	; 0
    1850:	2d e0       	ldi	r18, 0x0D	; 13
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	84 1b       	sub	r24, r20
    1856:	95 0b       	sbc	r25, r21
    1858:	28 17       	cp	r18, r24
    185a:	39 07       	cpc	r19, r25
    185c:	08 f4       	brcc	.+2      	; 0x1860 <APP_TaskHandler+0x72>
    185e:	8d c3       	rjmp	.+1818   	; 0x1f7a <APP_TaskHandler+0x78c>
    1860:	80 57       	subi	r24, 0x70	; 112
    1862:	9f 4f       	sbci	r25, 0xFF	; 255
    1864:	fc 01       	movw	r30, r24
    1866:	0c 94 93 57 	jmp	0xaf26	; 0xaf26 <__tablejump2__>
			{
				/* Prepare beacon to desassociate all nodes */
				case APP_PAN_STATE_RESET:
				{
					appPanReset();
    186a:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <appPanReset>
					appPanState = APP_PAN_STATE_DISC_INITIAL;
    186e:	81 e0       	ldi	r24, 0x01	; 1
    1870:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					appState	= APP_STATE_SEND;
    1874:	82 e0       	ldi	r24, 0x02	; 2
    1876:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					cycles_counter = 0;
    187a:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <cycles_counter>
					break;
    187e:	7d c3       	rjmp	.+1786   	; 0x1f7a <APP_TaskHandler+0x78c>
				{
					/* if nodes associated is equal to expected number of associated nodes stop association process 
					 * this implementation was done as is to be used in tests, for real network functionality 
					 * the number of max association processes must be done through macLLDNdiscoveryModeTimeout
					 */
					if(counter_associados == NODOS_ASSOCIADOS_ESPERADOS || cycles_counter >= 10)
    1880:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <counter_associados>
    1884:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <counter_associados+0x1>
    1888:	0c 97       	sbiw	r24, 0x0c	; 12
    188a:	29 f0       	breq	.+10     	; 0x1896 <APP_TaskHandler+0xa8>
    188c:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1890:	8a 30       	cpi	r24, 0x0A	; 10
    1892:	08 f4       	brcc	.+2      	; 0x1896 <APP_TaskHandler+0xa8>
    1894:	4f c0       	rjmp	.+158    	; 0x1934 <APP_TaskHandler+0x146>
					{	
						printf("\n%d, %d", cycles_counter, counter_associados);
    1896:	20 91 0a 03 	lds	r18, 0x030A	; 0x80030a <counter_associados>
    189a:	30 91 0b 03 	lds	r19, 0x030B	; 0x80030b <counter_associados+0x1>
    189e:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    18a2:	88 2f       	mov	r24, r24
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	43 2f       	mov	r20, r19
    18a8:	4f 93       	push	r20
    18aa:	2f 93       	push	r18
    18ac:	29 2f       	mov	r18, r25
    18ae:	2f 93       	push	r18
    18b0:	8f 93       	push	r24
    18b2:	81 e4       	ldi	r24, 0x41	; 65
    18b4:	92 e0       	ldi	r25, 0x02	; 2
    18b6:	89 2f       	mov	r24, r25
    18b8:	8f 93       	push	r24
    18ba:	81 e4       	ldi	r24, 0x41	; 65
    18bc:	92 e0       	ldi	r25, 0x02	; 2
    18be:	8f 93       	push	r24
    18c0:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    18c4:	0f 90       	pop	r0
    18c6:	0f 90       	pop	r0
    18c8:	0f 90       	pop	r0
    18ca:	0f 90       	pop	r0
    18cc:	0f 90       	pop	r0
    18ce:	0f 90       	pop	r0
						counter_associados = 0;
    18d0:	10 92 0b 03 	sts	0x030B, r1	; 0x80030b <counter_associados+0x1>
    18d4:	10 92 0a 03 	sts	0x030A, r1	; 0x80030a <counter_associados>
						/* if all nodes expected where associated stop beacon generation interruptions */
						macsc_disable_cmp_int(MACSC_CC1);
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	0e 94 ad 3c 	call	0x795a	; 0x795a <macsc_disable_cmp_int>
						macsc_disable_cmp_int(MACSC_CC2);
    18de:	82 e0       	ldi	r24, 0x02	; 2
    18e0:	0e 94 ad 3c 	call	0x795a	; 0x795a <macsc_disable_cmp_int>
						msgReq.options = 0;
    18e4:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xa>
    18e8:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0x9>
						
						/* reseting ack bitmap */
						for(int i = 0; i < 32; i++)
    18ec:	1a 82       	std	Y+2, r1	; 0x02
    18ee:	19 82       	std	Y+1, r1	; 0x01
    18f0:	0b c0       	rjmp	.+22     	; 0x1908 <APP_TaskHandler+0x11a>
						ACKFrame.ackFlags[i] = 0;
    18f2:	89 81       	ldd	r24, Y+1	; 0x01
    18f4:	9a 81       	ldd	r25, Y+2	; 0x02
    18f6:	8c 57       	subi	r24, 0x7C	; 124
    18f8:	9e 4e       	sbci	r25, 0xEE	; 238
    18fa:	fc 01       	movw	r30, r24
    18fc:	10 82       	st	Z, r1
						macsc_disable_cmp_int(MACSC_CC1);
						macsc_disable_cmp_int(MACSC_CC2);
						msgReq.options = 0;
						
						/* reseting ack bitmap */
						for(int i = 0; i < 32; i++)
    18fe:	89 81       	ldd	r24, Y+1	; 0x01
    1900:	9a 81       	ldd	r25, Y+2	; 0x02
    1902:	01 96       	adiw	r24, 0x01	; 1
    1904:	9a 83       	std	Y+2, r25	; 0x02
    1906:	89 83       	std	Y+1, r24	; 0x01
    1908:	89 81       	ldd	r24, Y+1	; 0x01
    190a:	9a 81       	ldd	r25, Y+2	; 0x02
    190c:	80 97       	sbiw	r24, 0x20	; 32
    190e:	8c f3       	brlt	.-30     	; 0x18f2 <APP_TaskHandler+0x104>
						ACKFrame.ackFlags[i] = 0;
						ACKFrame_size = 0;
    1910:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <ACKFrame_size+0x1>
    1914:	10 92 fe 02 	sts	0x02FE, r1	; 0x8002fe <ACKFrame_size>
						accepting_requests = 0;
    1918:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <accepting_requests+0x1>
    191c:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <accepting_requests>
						appState = APP_STATE_ATT_PAN_STATE;
    1920:	83 e0       	ldi	r24, 0x03	; 3
    1922:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_ONLINE_INITIAL; // APP_PAN_STATE_ONLINE_INIT
    1926:	88 e0       	ldi	r24, 0x08	; 8
    1928:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
						cycles_counter = NUMERO_CICLOS_ONLINE;
    192c:	8d e3       	ldi	r24, 0x3D	; 61
    192e:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
						/* prepare beacon message and start timers for beacon */
						appPanDiscInit();
						appState	= APP_STATE_IDLE;
						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
					}
					break;
    1932:	23 c3       	rjmp	.+1606   	; 0x1f7a <APP_TaskHandler+0x78c>
					}
					/* if not all nodes expected where associated run through association process again */
					else 
					{
						/* prepare beacon message and start timers for beacon */
						appPanDiscInit();
    1934:	0e 94 8e 08 	call	0x111c	; 0x111c <appPanDiscInit>
						appState	= APP_STATE_IDLE;
    1938:	81 e0       	ldi	r24, 0x01	; 1
    193a:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
    193e:	82 e0       	ldi	r24, 0x02	; 2
    1940:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					}
					break;
    1944:	1a c3       	rjmp	.+1588   	; 0x1f7a <APP_TaskHandler+0x78c>
				}
				case APP_PAN_STATE_DISC_SECOND_BE:
				{
					/* Prepares message as: Discovery Beacon and Second Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE | NWK_OPT_SECOND_BEACON ;
    1946:	80 e4       	ldi	r24, 0x40	; 64
    1948:	99 e0       	ldi	r25, 0x09	; 9
    194a:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    194e:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
					msgReq.data = NULL;
    1952:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    1956:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
					msgReq.size = 0;
    195a:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					appPanState = APP_PAN_STATE_DISC_PREPARE_ACK;
    1964:	83 e0       	ldi	r24, 0x03	; 3
    1966:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					break;
    196a:	07 c3       	rjmp	.+1550   	; 0x1f7a <APP_TaskHandler+0x78c>
				case APP_PAN_STATE_DISC_PREPARE_ACK:
				{
					/* This timer implements a delay between messages, 
					 * if not used the nodes are not able to receive the message
					 */
					appPanPrepareACK();
    196c:	0e 94 c9 07 	call	0xf92	; 0xf92 <appPanPrepareACK>
					appState = APP_STATE_SEND;
    1970:	82 e0       	ldi	r24, 0x02	; 2
    1972:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					// SYS_TimerStart(&tmrDelay);
					
					appPanState = APP_PAN_STATE_CONFIG_INITIAL;
    1976:	84 e0       	ldi	r24, 0x04	; 4
    1978:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					appState = APP_STATE_IDLE;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					break;
    1982:	fb c2       	rjmp	.+1526   	; 0x1f7a <APP_TaskHandler+0x78c>
				}
				case APP_PAN_STATE_CONFIG_INITIAL:
				{
					/* Prepares the message as: Configuration Beacon and First State Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE;
    1984:	80 e4       	ldi	r24, 0x40	; 64
    1986:	92 e0       	ldi	r25, 0x02	; 2
    1988:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    198c:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
					msgReq.data = NULL;
    1990:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    1994:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
					msgReq.size = 0;
    1998:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					appPanState = APP_PAN_STATE_CONFIG_SECOND_BEACON;
    19a2:	86 e0       	ldi	r24, 0x06	; 6
    19a4:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					break;
    19a8:	e8 c2       	rjmp	.+1488   	; 0x1f7a <APP_TaskHandler+0x78c>

				}
				case APP_PAN_STATE_CONFIG_SECOND_BEACON:
				{
					/* Prepares the message as: Configuration Beacon and Second State Beacon */
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_SECOND_BEACON;
    19aa:	80 e4       	ldi	r24, 0x40	; 64
    19ac:	9a e0       	ldi	r25, 0x0A	; 10
    19ae:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    19b2:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
					msgReq.data = NULL;
    19b6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    19ba:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
					msgReq.size = 0;
    19be:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
					
					counter_delay_msg = 0;
    19c2:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <counter_delay_msg+0x1>
    19c6:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <counter_delay_msg>
					
					appState	= APP_STATE_IDLE;
    19ca:	81 e0       	ldi	r24, 0x01	; 1
    19cc:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
    19d0:	85 e0       	ldi	r24, 0x05	; 5
    19d2:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					
					break;
    19d6:	d1 c2       	rjmp	.+1442   	; 0x1f7a <APP_TaskHandler+0x78c>
				}
				case APP_PAN_STATE_SEND_CONF_REQUEST:
				{
					if(conf_req_list != NULL)
    19d8:	80 91 fc 02 	lds	r24, 0x02FC	; 0x8002fc <conf_req_list>
    19dc:	90 91 fd 02 	lds	r25, 0x02FD	; 0x8002fd <conf_req_list+0x1>
    19e0:	89 2b       	or	r24, r25
    19e2:	e1 f1       	breq	.+120    	; 0x1a5c <APP_TaskHandler+0x26e>
					{
						if(CopyToConfigRequest())
    19e4:	0e 94 b3 04 	call	0x966	; 0x966 <CopyToConfigRequest>
    19e8:	88 23       	and	r24, r24
    19ea:	b1 f0       	breq	.+44     	; 0x1a18 <APP_TaskHandler+0x22a>
						{
						msgReq.options		= NWK_OPT_MAC_COMMAND;
    19ec:	80 e0       	ldi	r24, 0x00	; 0
    19ee:	90 e8       	ldi	r25, 0x80	; 128
    19f0:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    19f4:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
						msgReq.data			= (uint8_t*)&config_request_frame;
    19f8:	8c e0       	ldi	r24, 0x0C	; 12
    19fa:	92 e0       	ldi	r25, 0x02	; 2
    19fc:	90 93 f4 02 	sts	0x02F4, r25	; 0x8002f4 <msgReq+0xe>
    1a00:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <msgReq+0xd>
						msgReq.size			= sizeof(NWK_ConfigRequest_t);
    1a04:	86 e0       	ldi	r24, 0x06	; 6
    1a06:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <msgReq+0xf>
						appState	= APP_STATE_IDLE;
    1a0a:	81 e0       	ldi	r24, 0x01	; 1
    1a0c:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
    1a10:	85 e0       	ldi	r24, 0x05	; 5
    1a12:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
    1a16:	04 c0       	rjmp	.+8      	; 0x1a20 <APP_TaskHandler+0x232>
// 						printf("  assts %d %hhx",config_request_frame.assTimeSlot,  config_request_frame.macAddr);
						// Delay between messages
						}
						else
						{
							msgReq.options = 0;
    1a18:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xa>
    1a1c:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0x9>
						}
						macsc_set_cmp1_int_cb(downlink_delay_handler);
    1a20:	80 e3       	ldi	r24, 0x30	; 48
    1a22:	93 e0       	ldi	r25, 0x03	; 3
    1a24:	0e 94 bf 3d 	call	0x7b7e	; 0x7b7e <macsc_set_cmp1_int_cb>
						macsc_disable_cmp_int(MACSC_CC1);
    1a28:	81 e0       	ldi	r24, 0x01	; 1
    1a2a:	0e 94 ad 3c 	call	0x795a	; 0x795a <macsc_disable_cmp_int>
						macsc_enable_manual_bts();
    1a2e:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
						macsc_enable_cmp_int(MACSC_CC1);
    1a32:	81 e0       	ldi	r24, 0x01	; 1
    1a34:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_enable_cmp_int>
						macsc_use_cmp(MACSC_RELATIVE_CMP, DELAY, MACSC_CC1);
    1a38:	21 e0       	ldi	r18, 0x01	; 1
    1a3a:	4b e4       	ldi	r20, 0x4B	; 75
    1a3c:	50 e0       	ldi	r21, 0x00	; 0
    1a3e:	60 e0       	ldi	r22, 0x00	; 0
    1a40:	70 e0       	ldi	r23, 0x00	; 0
    1a42:	81 e0       	ldi	r24, 0x01	; 1
    1a44:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <macsc_use_cmp>
						
						counter_associados++;
    1a48:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <counter_associados>
    1a4c:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <counter_associados+0x1>
    1a50:	01 96       	adiw	r24, 0x01	; 1
    1a52:	90 93 0b 03 	sts	0x030B, r25	; 0x80030b <counter_associados+0x1>
    1a56:	80 93 0a 03 	sts	0x030A, r24	; 0x80030a <counter_associados>
						}
						
						appState	= APP_STATE_ATT_PAN_STATE;
						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
					}
					break;
    1a5a:	8f c2       	rjmp	.+1310   	; 0x1f7a <APP_TaskHandler+0x78c>
						
						counter_associados++;
					}
					else
					{
						msgReq.options = 0;
    1a5c:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xa>
    1a60:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0x9>

						if(counter_delay_msg > 0)
    1a64:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <counter_delay_msg>
    1a68:	90 91 1b 03 	lds	r25, 0x031B	; 0x80031b <counter_delay_msg+0x1>
    1a6c:	18 16       	cp	r1, r24
    1a6e:	19 06       	cpc	r1, r25
    1a70:	e4 f5       	brge	.+120    	; 0x1aea <APP_TaskHandler+0x2fc>
						{
							macsc_set_cmp1_int_cb(lldn_server_beacon);
    1a72:	83 e2       	ldi	r24, 0x23	; 35
    1a74:	93 e0       	ldi	r25, 0x03	; 3
    1a76:	0e 94 bf 3d 	call	0x7b7e	; 0x7b7e <macsc_set_cmp1_int_cb>
							macsc_disable_cmp_int(MACSC_CC1);
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	0e 94 ad 3c 	call	0x795a	; 0x795a <macsc_disable_cmp_int>
							macsc_enable_manual_bts();
    1a80:	0e 94 f7 02 	call	0x5ee	; 0x5ee <macsc_enable_manual_bts>
							macsc_enable_cmp_int(MACSC_CC1);
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	0e 94 38 3c 	call	0x7870	; 0x7870 <macsc_enable_cmp_int>
							macsc_use_cmp(MACSC_RELATIVE_CMP,beaconInterval_association - counter_delay_msg * DELAY, MACSC_CC1);
    1a8a:	c0 90 04 03 	lds	r12, 0x0304	; 0x800304 <beaconInterval_association>
    1a8e:	d0 90 05 03 	lds	r13, 0x0305	; 0x800305 <beaconInterval_association+0x1>
    1a92:	e0 90 06 03 	lds	r14, 0x0306	; 0x800306 <beaconInterval_association+0x2>
    1a96:	f0 90 07 03 	lds	r15, 0x0307	; 0x800307 <beaconInterval_association+0x3>
    1a9a:	20 91 1a 03 	lds	r18, 0x031A	; 0x80031a <counter_delay_msg>
    1a9e:	30 91 1b 03 	lds	r19, 0x031B	; 0x80031b <counter_delay_msg+0x1>
    1aa2:	4b e4       	ldi	r20, 0x4B	; 75
    1aa4:	42 9f       	mul	r20, r18
    1aa6:	c0 01       	movw	r24, r0
    1aa8:	43 9f       	mul	r20, r19
    1aaa:	90 0d       	add	r25, r0
    1aac:	11 24       	eor	r1, r1
    1aae:	09 2e       	mov	r0, r25
    1ab0:	00 0c       	add	r0, r0
    1ab2:	aa 0b       	sbc	r26, r26
    1ab4:	bb 0b       	sbc	r27, r27
    1ab6:	bc 01       	movw	r22, r24
    1ab8:	cd 01       	movw	r24, r26
    1aba:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    1abe:	dc 01       	movw	r26, r24
    1ac0:	cb 01       	movw	r24, r22
    1ac2:	9c 01       	movw	r18, r24
    1ac4:	ad 01       	movw	r20, r26
    1ac6:	c7 01       	movw	r24, r14
    1ac8:	b6 01       	movw	r22, r12
    1aca:	0e 94 4d 55 	call	0xaa9a	; 0xaa9a <__subsf3>
    1ace:	dc 01       	movw	r26, r24
    1ad0:	cb 01       	movw	r24, r22
    1ad2:	bc 01       	movw	r22, r24
    1ad4:	cd 01       	movw	r24, r26
    1ad6:	0e 94 33 56 	call	0xac66	; 0xac66 <__fixunssfsi>
    1ada:	dc 01       	movw	r26, r24
    1adc:	cb 01       	movw	r24, r22
    1ade:	21 e0       	ldi	r18, 0x01	; 1
    1ae0:	ac 01       	movw	r20, r24
    1ae2:	bd 01       	movw	r22, r26
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	0e 94 ec 3c 	call	0x79d8	; 0x79d8 <macsc_use_cmp>
						}
						
						appState	= APP_STATE_ATT_PAN_STATE;
    1aea:	83 e0       	ldi	r24, 0x03	; 3
    1aec:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
    1af0:	87 e0       	ldi	r24, 0x07	; 7
    1af2:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					}
					break;
    1af6:	41 c2       	rjmp	.+1154   	; 0x1f7a <APP_TaskHandler+0x78c>
				}
				case APP_PAN_STATE_CONFIG_THIRD_BEACON:
				{
					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_THIRD_BEACON;
    1af8:	80 e4       	ldi	r24, 0x40	; 64
    1afa:	92 e1       	ldi	r25, 0x12	; 18
    1afc:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    1b00:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
					msgReq.data = NULL;
    1b04:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <msgReq+0xe>
    1b08:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <msgReq+0xd>
					msgReq.size = 0;
    1b0c:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <msgReq+0xf>
					
					appState	= APP_STATE_IDLE;
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					appPanState = APP_PAN_STATE_DISC_INITIAL;
    1b16:	81 e0       	ldi	r24, 0x01	; 1
    1b18:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					cycles_counter++;	
    1b1c:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1b20:	8f 5f       	subi	r24, 0xFF	; 255
    1b22:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
					
					break;
    1b26:	29 c2       	rjmp	.+1106   	; 0x1f7a <APP_TaskHandler+0x78c>
				}
				case APP_PAN_STATE_ONLINE_INITIAL:
				{

					if(cycles_counter != 0)
    1b28:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1b2c:	88 23       	and	r24, r24
    1b2e:	71 f0       	breq	.+28     	; 0x1b4c <APP_TaskHandler+0x35e>
					{
						appPanOnlineInit();
    1b30:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <appPanOnlineInit>
						
						appState = APP_STATE_IDLE;
    1b34:	81 e0       	ldi	r24, 0x01	; 1
    1b36:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_IDLE;
    1b3a:	8d e0       	ldi	r24, 0x0D	; 13
    1b3c:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
						
						cycles_counter--;
    1b40:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <cycles_counter>
    1b44:	81 50       	subi	r24, 0x01	; 1
    1b46:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <cycles_counter>
							PER = uplink_lost_packets / expected_messages;
							printf("\nPLR , %.3f\nPER , %.3f, nodos associados %d", PLR, PER, assTimeSlot);
							
						}
					}
					break;
    1b4a:	16 c2       	rjmp	.+1068   	; 0x1f78 <APP_TaskHandler+0x78a>
						
						cycles_counter--;
					}
					else
					{
						appState = APP_STATE_IDLE;
    1b4c:	81 e0       	ldi	r24, 0x01	; 1
    1b4e:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
						appPanState = APP_PAN_STATE_IDLE;
    1b52:	8d e0       	ldi	r24, 0x0D	; 13
    1b54:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
						macsc_disable_cmp_int(MACSC_CC1);
    1b58:	81 e0       	ldi	r24, 0x01	; 1
    1b5a:	0e 94 ad 3c 	call	0x795a	; 0x795a <macsc_disable_cmp_int>
						
						printf("\n\n Mtricas (%d Ciclos):\n", NUMERO_CICLOS_ONLINE -1);
    1b5e:	1f 92       	push	r1
    1b60:	8c e3       	ldi	r24, 0x3C	; 60
    1b62:	8f 93       	push	r24
    1b64:	89 e4       	ldi	r24, 0x49	; 73
    1b66:	92 e0       	ldi	r25, 0x02	; 2
    1b68:	89 2f       	mov	r24, r25
    1b6a:	8f 93       	push	r24
    1b6c:	89 e4       	ldi	r24, 0x49	; 73
    1b6e:	92 e0       	ldi	r25, 0x02	; 2
    1b70:	8f 93       	push	r24
    1b72:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1b76:	0f 90       	pop	r0
    1b78:	0f 90       	pop	r0
    1b7a:	0f 90       	pop	r0
    1b7c:	0f 90       	pop	r0
						int total_msg = 0;
    1b7e:	1c 82       	std	Y+4, r1	; 0x04
    1b80:	1b 82       	std	Y+3, r1	; 0x03
						float uplink_lost_packets = 0;
    1b82:	1d 82       	std	Y+5, r1	; 0x05
    1b84:	1e 82       	std	Y+6, r1	; 0x06
    1b86:	1f 82       	std	Y+7, r1	; 0x07
    1b88:	18 86       	std	Y+8, r1	; 0x08
						float expected_messages = assTimeSlot * (float)(NUMERO_CICLOS_ONLINE - 1);
    1b8a:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    1b8e:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    1b92:	09 2e       	mov	r0, r25
    1b94:	00 0c       	add	r0, r0
    1b96:	aa 0b       	sbc	r26, r26
    1b98:	bb 0b       	sbc	r27, r27
    1b9a:	bc 01       	movw	r22, r24
    1b9c:	cd 01       	movw	r24, r26
    1b9e:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    1ba2:	dc 01       	movw	r26, r24
    1ba4:	cb 01       	movw	r24, r22
    1ba6:	20 e0       	ldi	r18, 0x00	; 0
    1ba8:	30 e0       	ldi	r19, 0x00	; 0
    1baa:	40 e7       	ldi	r20, 0x70	; 112
    1bac:	52 e4       	ldi	r21, 0x42	; 66
    1bae:	bc 01       	movw	r22, r24
    1bb0:	cd 01       	movw	r24, r26
    1bb2:	0e 94 f0 56 	call	0xade0	; 0xade0 <__mulsf3>
    1bb6:	dc 01       	movw	r26, r24
    1bb8:	cb 01       	movw	r24, r22
    1bba:	8d 87       	std	Y+13, r24	; 0x0d
    1bbc:	9e 87       	std	Y+14, r25	; 0x0e
    1bbe:	af 87       	std	Y+15, r26	; 0x0f
    1bc0:	b8 8b       	std	Y+16, r27	; 0x10
						for(int i = 0; nodes_info_arr[i].mac_addr != 0 && assTimeSlot > i; i++)
    1bc2:	1a 86       	std	Y+10, r1	; 0x0a
    1bc4:	19 86       	std	Y+9, r1	; 0x09
    1bc6:	f4 c0       	rjmp	.+488    	; 0x1db0 <APP_TaskHandler+0x5c2>
						{
							printf("\nAddrs , %hhx", nodes_info_arr[i].mac_addr);
    1bc8:	29 85       	ldd	r18, Y+9	; 0x09
    1bca:	3a 85       	ldd	r19, Y+10	; 0x0a
    1bcc:	4a e4       	ldi	r20, 0x4A	; 74
    1bce:	42 9f       	mul	r20, r18
    1bd0:	c0 01       	movw	r24, r0
    1bd2:	43 9f       	mul	r20, r19
    1bd4:	90 0d       	add	r25, r0
    1bd6:	11 24       	eor	r1, r1
    1bd8:	83 53       	subi	r24, 0x33	; 51
    1bda:	94 4d       	sbci	r25, 0xD4	; 212
    1bdc:	fc 01       	movw	r30, r24
    1bde:	80 81       	ld	r24, Z
    1be0:	91 81       	ldd	r25, Z+1	; 0x01
    1be2:	29 2f       	mov	r18, r25
    1be4:	2f 93       	push	r18
    1be6:	8f 93       	push	r24
    1be8:	83 e6       	ldi	r24, 0x63	; 99
    1bea:	92 e0       	ldi	r25, 0x02	; 2
    1bec:	89 2f       	mov	r24, r25
    1bee:	8f 93       	push	r24
    1bf0:	83 e6       	ldi	r24, 0x63	; 99
    1bf2:	92 e0       	ldi	r25, 0x02	; 2
    1bf4:	8f 93       	push	r24
    1bf6:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	0f 90       	pop	r0
    1c00:	0f 90       	pop	r0
							printf("\nPLR ,  %.3f", 1 - nodes_info_arr[i].msg_rec / (float)(NUMERO_CICLOS_ONLINE - 1));
    1c02:	29 85       	ldd	r18, Y+9	; 0x09
    1c04:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c06:	4a e4       	ldi	r20, 0x4A	; 74
    1c08:	42 9f       	mul	r20, r18
    1c0a:	c0 01       	movw	r24, r0
    1c0c:	43 9f       	mul	r20, r19
    1c0e:	90 0d       	add	r25, r0
    1c10:	11 24       	eor	r1, r1
    1c12:	8f 5e       	subi	r24, 0xEF	; 239
    1c14:	93 4d       	sbci	r25, 0xD3	; 211
    1c16:	fc 01       	movw	r30, r24
    1c18:	80 81       	ld	r24, Z
    1c1a:	91 81       	ldd	r25, Z+1	; 0x01
    1c1c:	cc 01       	movw	r24, r24
    1c1e:	a0 e0       	ldi	r26, 0x00	; 0
    1c20:	b0 e0       	ldi	r27, 0x00	; 0
    1c22:	bc 01       	movw	r22, r24
    1c24:	cd 01       	movw	r24, r26
    1c26:	0e 94 62 56 	call	0xacc4	; 0xacc4 <__floatunsisf>
    1c2a:	dc 01       	movw	r26, r24
    1c2c:	cb 01       	movw	r24, r22
    1c2e:	20 e0       	ldi	r18, 0x00	; 0
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	40 e7       	ldi	r20, 0x70	; 112
    1c34:	52 e4       	ldi	r21, 0x42	; 66
    1c36:	bc 01       	movw	r22, r24
    1c38:	cd 01       	movw	r24, r26
    1c3a:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    1c3e:	dc 01       	movw	r26, r24
    1c40:	cb 01       	movw	r24, r22
    1c42:	9c 01       	movw	r18, r24
    1c44:	ad 01       	movw	r20, r26
    1c46:	60 e0       	ldi	r22, 0x00	; 0
    1c48:	70 e0       	ldi	r23, 0x00	; 0
    1c4a:	80 e8       	ldi	r24, 0x80	; 128
    1c4c:	9f e3       	ldi	r25, 0x3F	; 63
    1c4e:	0e 94 4d 55 	call	0xaa9a	; 0xaa9a <__subsf3>
    1c52:	dc 01       	movw	r26, r24
    1c54:	cb 01       	movw	r24, r22
    1c56:	2b 2f       	mov	r18, r27
    1c58:	2f 93       	push	r18
    1c5a:	2a 2f       	mov	r18, r26
    1c5c:	2f 93       	push	r18
    1c5e:	29 2f       	mov	r18, r25
    1c60:	2f 93       	push	r18
    1c62:	8f 93       	push	r24
    1c64:	81 e7       	ldi	r24, 0x71	; 113
    1c66:	92 e0       	ldi	r25, 0x02	; 2
    1c68:	89 2f       	mov	r24, r25
    1c6a:	8f 93       	push	r24
    1c6c:	81 e7       	ldi	r24, 0x71	; 113
    1c6e:	92 e0       	ldi	r25, 0x02	; 2
    1c70:	8f 93       	push	r24
    1c72:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1c76:	0f 90       	pop	r0
    1c78:	0f 90       	pop	r0
    1c7a:	0f 90       	pop	r0
    1c7c:	0f 90       	pop	r0
    1c7e:	0f 90       	pop	r0
    1c80:	0f 90       	pop	r0
							printf("\nPER ,  %.3f", nodes_info_arr[i].msg_not_rec / (float)(NUMERO_CICLOS_ONLINE - 1));
    1c82:	29 85       	ldd	r18, Y+9	; 0x09
    1c84:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c86:	4a e4       	ldi	r20, 0x4A	; 74
    1c88:	42 9f       	mul	r20, r18
    1c8a:	c0 01       	movw	r24, r0
    1c8c:	43 9f       	mul	r20, r19
    1c8e:	90 0d       	add	r25, r0
    1c90:	11 24       	eor	r1, r1
    1c92:	8d 5e       	subi	r24, 0xED	; 237
    1c94:	93 4d       	sbci	r25, 0xD3	; 211
    1c96:	fc 01       	movw	r30, r24
    1c98:	80 81       	ld	r24, Z
    1c9a:	91 81       	ldd	r25, Z+1	; 0x01
    1c9c:	cc 01       	movw	r24, r24
    1c9e:	a0 e0       	ldi	r26, 0x00	; 0
    1ca0:	b0 e0       	ldi	r27, 0x00	; 0
    1ca2:	bc 01       	movw	r22, r24
    1ca4:	cd 01       	movw	r24, r26
    1ca6:	0e 94 62 56 	call	0xacc4	; 0xacc4 <__floatunsisf>
    1caa:	dc 01       	movw	r26, r24
    1cac:	cb 01       	movw	r24, r22
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	40 e7       	ldi	r20, 0x70	; 112
    1cb4:	52 e4       	ldi	r21, 0x42	; 66
    1cb6:	bc 01       	movw	r22, r24
    1cb8:	cd 01       	movw	r24, r26
    1cba:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    1cbe:	dc 01       	movw	r26, r24
    1cc0:	cb 01       	movw	r24, r22
    1cc2:	2b 2f       	mov	r18, r27
    1cc4:	2f 93       	push	r18
    1cc6:	2a 2f       	mov	r18, r26
    1cc8:	2f 93       	push	r18
    1cca:	29 2f       	mov	r18, r25
    1ccc:	2f 93       	push	r18
    1cce:	8f 93       	push	r24
    1cd0:	8e e7       	ldi	r24, 0x7E	; 126
    1cd2:	92 e0       	ldi	r25, 0x02	; 2
    1cd4:	89 2f       	mov	r24, r25
    1cd6:	8f 93       	push	r24
    1cd8:	8e e7       	ldi	r24, 0x7E	; 126
    1cda:	92 e0       	ldi	r25, 0x02	; 2
    1cdc:	8f 93       	push	r24
    1cde:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1ce2:	0f 90       	pop	r0
    1ce4:	0f 90       	pop	r0
    1ce6:	0f 90       	pop	r0
    1ce8:	0f 90       	pop	r0
    1cea:	0f 90       	pop	r0
    1cec:	0f 90       	pop	r0
							printf("\nRssi Mdio , %f\n", nodes_info_arr[i].average_rssi);
    1cee:	29 85       	ldd	r18, Y+9	; 0x09
    1cf0:	3a 85       	ldd	r19, Y+10	; 0x0a
    1cf2:	4a e4       	ldi	r20, 0x4A	; 74
    1cf4:	42 9f       	mul	r20, r18
    1cf6:	c0 01       	movw	r24, r0
    1cf8:	43 9f       	mul	r20, r19
    1cfa:	90 0d       	add	r25, r0
    1cfc:	11 24       	eor	r1, r1
    1cfe:	8f 52       	subi	r24, 0x2F	; 47
    1d00:	94 4d       	sbci	r25, 0xD4	; 212
    1d02:	fc 01       	movw	r30, r24
    1d04:	80 81       	ld	r24, Z
    1d06:	91 81       	ldd	r25, Z+1	; 0x01
    1d08:	a2 81       	ldd	r26, Z+2	; 0x02
    1d0a:	b3 81       	ldd	r27, Z+3	; 0x03
    1d0c:	2b 2f       	mov	r18, r27
    1d0e:	2f 93       	push	r18
    1d10:	2a 2f       	mov	r18, r26
    1d12:	2f 93       	push	r18
    1d14:	29 2f       	mov	r18, r25
    1d16:	2f 93       	push	r18
    1d18:	8f 93       	push	r24
    1d1a:	8b e8       	ldi	r24, 0x8B	; 139
    1d1c:	92 e0       	ldi	r25, 0x02	; 2
    1d1e:	89 2f       	mov	r24, r25
    1d20:	8f 93       	push	r24
    1d22:	8b e8       	ldi	r24, 0x8B	; 139
    1d24:	92 e0       	ldi	r25, 0x02	; 2
    1d26:	8f 93       	push	r24
    1d28:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1d2c:	0f 90       	pop	r0
    1d2e:	0f 90       	pop	r0
    1d30:	0f 90       	pop	r0
    1d32:	0f 90       	pop	r0
    1d34:	0f 90       	pop	r0
    1d36:	0f 90       	pop	r0
							
							total_msg = total_msg + nodes_info_arr[i].msg_rec;
    1d38:	29 85       	ldd	r18, Y+9	; 0x09
    1d3a:	3a 85       	ldd	r19, Y+10	; 0x0a
    1d3c:	4a e4       	ldi	r20, 0x4A	; 74
    1d3e:	42 9f       	mul	r20, r18
    1d40:	c0 01       	movw	r24, r0
    1d42:	43 9f       	mul	r20, r19
    1d44:	90 0d       	add	r25, r0
    1d46:	11 24       	eor	r1, r1
    1d48:	8f 5e       	subi	r24, 0xEF	; 239
    1d4a:	93 4d       	sbci	r25, 0xD3	; 211
    1d4c:	fc 01       	movw	r30, r24
    1d4e:	20 81       	ld	r18, Z
    1d50:	31 81       	ldd	r19, Z+1	; 0x01
    1d52:	8b 81       	ldd	r24, Y+3	; 0x03
    1d54:	9c 81       	ldd	r25, Y+4	; 0x04
    1d56:	82 0f       	add	r24, r18
    1d58:	93 1f       	adc	r25, r19
    1d5a:	9c 83       	std	Y+4, r25	; 0x04
    1d5c:	8b 83       	std	Y+3, r24	; 0x03
							uplink_lost_packets += nodes_info_arr[i].msg_not_rec;
    1d5e:	29 85       	ldd	r18, Y+9	; 0x09
    1d60:	3a 85       	ldd	r19, Y+10	; 0x0a
    1d62:	4a e4       	ldi	r20, 0x4A	; 74
    1d64:	42 9f       	mul	r20, r18
    1d66:	c0 01       	movw	r24, r0
    1d68:	43 9f       	mul	r20, r19
    1d6a:	90 0d       	add	r25, r0
    1d6c:	11 24       	eor	r1, r1
    1d6e:	8d 5e       	subi	r24, 0xED	; 237
    1d70:	93 4d       	sbci	r25, 0xD3	; 211
    1d72:	fc 01       	movw	r30, r24
    1d74:	80 81       	ld	r24, Z
    1d76:	91 81       	ldd	r25, Z+1	; 0x01
    1d78:	cc 01       	movw	r24, r24
    1d7a:	a0 e0       	ldi	r26, 0x00	; 0
    1d7c:	b0 e0       	ldi	r27, 0x00	; 0
    1d7e:	bc 01       	movw	r22, r24
    1d80:	cd 01       	movw	r24, r26
    1d82:	0e 94 62 56 	call	0xacc4	; 0xacc4 <__floatunsisf>
    1d86:	dc 01       	movw	r26, r24
    1d88:	cb 01       	movw	r24, r22
    1d8a:	9c 01       	movw	r18, r24
    1d8c:	ad 01       	movw	r20, r26
    1d8e:	6d 81       	ldd	r22, Y+5	; 0x05
    1d90:	7e 81       	ldd	r23, Y+6	; 0x06
    1d92:	8f 81       	ldd	r24, Y+7	; 0x07
    1d94:	98 85       	ldd	r25, Y+8	; 0x08
    1d96:	0e 94 4e 55 	call	0xaa9c	; 0xaa9c <__addsf3>
    1d9a:	dc 01       	movw	r26, r24
    1d9c:	cb 01       	movw	r24, r22
    1d9e:	8d 83       	std	Y+5, r24	; 0x05
    1da0:	9e 83       	std	Y+6, r25	; 0x06
    1da2:	af 83       	std	Y+7, r26	; 0x07
    1da4:	b8 87       	std	Y+8, r27	; 0x08
						
						printf("\n\n Mtricas (%d Ciclos):\n", NUMERO_CICLOS_ONLINE -1);
						int total_msg = 0;
						float uplink_lost_packets = 0;
						float expected_messages = assTimeSlot * (float)(NUMERO_CICLOS_ONLINE - 1);
						for(int i = 0; nodes_info_arr[i].mac_addr != 0 && assTimeSlot > i; i++)
    1da6:	89 85       	ldd	r24, Y+9	; 0x09
    1da8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1daa:	01 96       	adiw	r24, 0x01	; 1
    1dac:	9a 87       	std	Y+10, r25	; 0x0a
    1dae:	89 87       	std	Y+9, r24	; 0x09
    1db0:	29 85       	ldd	r18, Y+9	; 0x09
    1db2:	3a 85       	ldd	r19, Y+10	; 0x0a
    1db4:	4a e4       	ldi	r20, 0x4A	; 74
    1db6:	42 9f       	mul	r20, r18
    1db8:	c0 01       	movw	r24, r0
    1dba:	43 9f       	mul	r20, r19
    1dbc:	90 0d       	add	r25, r0
    1dbe:	11 24       	eor	r1, r1
    1dc0:	83 53       	subi	r24, 0x33	; 51
    1dc2:	94 4d       	sbci	r25, 0xD4	; 212
    1dc4:	fc 01       	movw	r30, r24
    1dc6:	80 81       	ld	r24, Z
    1dc8:	91 81       	ldd	r25, Z+1	; 0x01
    1dca:	89 2b       	or	r24, r25
    1dcc:	51 f0       	breq	.+20     	; 0x1de2 <APP_TaskHandler+0x5f4>
    1dce:	20 91 08 03 	lds	r18, 0x0308	; 0x800308 <assTimeSlot>
    1dd2:	30 91 09 03 	lds	r19, 0x0309	; 0x800309 <assTimeSlot+0x1>
    1dd6:	89 85       	ldd	r24, Y+9	; 0x09
    1dd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dda:	82 17       	cp	r24, r18
    1ddc:	93 07       	cpc	r25, r19
    1dde:	0c f4       	brge	.+2      	; 0x1de2 <APP_TaskHandler+0x5f4>
    1de0:	f3 ce       	rjmp	.-538    	; 0x1bc8 <APP_TaskHandler+0x3da>
							printf("\nRssi Mdio , %f\n", nodes_info_arr[i].average_rssi);
							
							total_msg = total_msg + nodes_info_arr[i].msg_rec;
							uplink_lost_packets += nodes_info_arr[i].msg_not_rec;
						}
						if(assTimeSlot > 0 && total_msg > 0)
    1de2:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <assTimeSlot>
    1de6:	90 91 09 03 	lds	r25, 0x0309	; 0x800309 <assTimeSlot+0x1>
    1dea:	18 16       	cp	r1, r24
    1dec:	19 06       	cpc	r1, r25
    1dee:	0c f0       	brlt	.+2      	; 0x1df2 <APP_TaskHandler+0x604>
    1df0:	c3 c0       	rjmp	.+390    	; 0x1f78 <APP_TaskHandler+0x78a>
    1df2:	8b 81       	ldd	r24, Y+3	; 0x03
    1df4:	9c 81       	ldd	r25, Y+4	; 0x04
    1df6:	18 16       	cp	r1, r24
    1df8:	19 06       	cpc	r1, r25
    1dfa:	0c f0       	brlt	.+2      	; 0x1dfe <APP_TaskHandler+0x610>
    1dfc:	bd c0       	rjmp	.+378    	; 0x1f78 <APP_TaskHandler+0x78a>
						{
							PLR = 1 - total_msg / expected_messages;
    1dfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1e00:	9c 81       	ldd	r25, Y+4	; 0x04
    1e02:	09 2e       	mov	r0, r25
    1e04:	00 0c       	add	r0, r0
    1e06:	aa 0b       	sbc	r26, r26
    1e08:	bb 0b       	sbc	r27, r27
    1e0a:	bc 01       	movw	r22, r24
    1e0c:	cd 01       	movw	r24, r26
    1e0e:	0e 94 64 56 	call	0xacc8	; 0xacc8 <__floatsisf>
    1e12:	dc 01       	movw	r26, r24
    1e14:	cb 01       	movw	r24, r22
    1e16:	2d 85       	ldd	r18, Y+13	; 0x0d
    1e18:	3e 85       	ldd	r19, Y+14	; 0x0e
    1e1a:	4f 85       	ldd	r20, Y+15	; 0x0f
    1e1c:	58 89       	ldd	r21, Y+16	; 0x10
    1e1e:	bc 01       	movw	r22, r24
    1e20:	cd 01       	movw	r24, r26
    1e22:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    1e26:	dc 01       	movw	r26, r24
    1e28:	cb 01       	movw	r24, r22
    1e2a:	9c 01       	movw	r18, r24
    1e2c:	ad 01       	movw	r20, r26
    1e2e:	60 e0       	ldi	r22, 0x00	; 0
    1e30:	70 e0       	ldi	r23, 0x00	; 0
    1e32:	80 e8       	ldi	r24, 0x80	; 128
    1e34:	9f e3       	ldi	r25, 0x3F	; 63
    1e36:	0e 94 4d 55 	call	0xaa9a	; 0xaa9a <__subsf3>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <PLR>
    1e42:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <PLR+0x1>
    1e46:	a0 93 12 03 	sts	0x0312, r26	; 0x800312 <PLR+0x2>
    1e4a:	b0 93 13 03 	sts	0x0313, r27	; 0x800313 <PLR+0x3>
							PER = uplink_lost_packets / expected_messages;
    1e4e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1e50:	3e 85       	ldd	r19, Y+14	; 0x0e
    1e52:	4f 85       	ldd	r20, Y+15	; 0x0f
    1e54:	58 89       	ldd	r21, Y+16	; 0x10
    1e56:	6d 81       	ldd	r22, Y+5	; 0x05
    1e58:	7e 81       	ldd	r23, Y+6	; 0x06
    1e5a:	8f 81       	ldd	r24, Y+7	; 0x07
    1e5c:	98 85       	ldd	r25, Y+8	; 0x08
    1e5e:	0e 94 ba 55 	call	0xab74	; 0xab74 <__divsf3>
    1e62:	dc 01       	movw	r26, r24
    1e64:	cb 01       	movw	r24, r22
    1e66:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <PER>
    1e6a:	90 93 15 03 	sts	0x0315, r25	; 0x800315 <PER+0x1>
    1e6e:	a0 93 16 03 	sts	0x0316, r26	; 0x800316 <PER+0x2>
    1e72:	b0 93 17 03 	sts	0x0317, r27	; 0x800317 <PER+0x3>
							printf("\nPLR , %.3f\nPER , %.3f, nodos associados %d", PLR, PER, assTimeSlot);
    1e76:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <assTimeSlot>
    1e7a:	70 91 09 03 	lds	r23, 0x0309	; 0x800309 <assTimeSlot+0x1>
    1e7e:	20 91 14 03 	lds	r18, 0x0314	; 0x800314 <PER>
    1e82:	30 91 15 03 	lds	r19, 0x0315	; 0x800315 <PER+0x1>
    1e86:	40 91 16 03 	lds	r20, 0x0316	; 0x800316 <PER+0x2>
    1e8a:	50 91 17 03 	lds	r21, 0x0317	; 0x800317 <PER+0x3>
    1e8e:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <PLR>
    1e92:	90 91 11 03 	lds	r25, 0x0311	; 0x800311 <PLR+0x1>
    1e96:	a0 91 12 03 	lds	r26, 0x0312	; 0x800312 <PLR+0x2>
    1e9a:	b0 91 13 03 	lds	r27, 0x0313	; 0x800313 <PLR+0x3>
    1e9e:	e7 2f       	mov	r30, r23
    1ea0:	ef 93       	push	r30
    1ea2:	6f 93       	push	r22
    1ea4:	65 2f       	mov	r22, r21
    1ea6:	6f 93       	push	r22
    1ea8:	64 2f       	mov	r22, r20
    1eaa:	6f 93       	push	r22
    1eac:	63 2f       	mov	r22, r19
    1eae:	6f 93       	push	r22
    1eb0:	2f 93       	push	r18
    1eb2:	2b 2f       	mov	r18, r27
    1eb4:	2f 93       	push	r18
    1eb6:	2a 2f       	mov	r18, r26
    1eb8:	2f 93       	push	r18
    1eba:	29 2f       	mov	r18, r25
    1ebc:	2f 93       	push	r18
    1ebe:	8f 93       	push	r24
    1ec0:	8d e9       	ldi	r24, 0x9D	; 157
    1ec2:	92 e0       	ldi	r25, 0x02	; 2
    1ec4:	89 2f       	mov	r24, r25
    1ec6:	8f 93       	push	r24
    1ec8:	8d e9       	ldi	r24, 0x9D	; 157
    1eca:	92 e0       	ldi	r25, 0x02	; 2
    1ecc:	8f 93       	push	r24
    1ece:	0e 94 ab 5a 	call	0xb556	; 0xb556 <printf>
    1ed2:	8d b7       	in	r24, 0x3d	; 61
    1ed4:	9e b7       	in	r25, 0x3e	; 62
    1ed6:	0c 96       	adiw	r24, 0x0c	; 12
    1ed8:	0f b6       	in	r0, 0x3f	; 63
    1eda:	f8 94       	cli
    1edc:	de bf       	out	0x3e, r29	; 62
    1ede:	0f be       	out	0x3f, r0	; 63
    1ee0:	cd bf       	out	0x3d, r28	; 61
							
						}
					}
					break;
    1ee2:	4a c0       	rjmp	.+148    	; 0x1f78 <APP_TaskHandler+0x78a>
				}
				case APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP:
				{
					for(int i = 0; i < 32; i++)
    1ee4:	1c 86       	std	Y+12, r1	; 0x0c
    1ee6:	1b 86       	std	Y+11, r1	; 0x0b
    1ee8:	11 c0       	rjmp	.+34     	; 0x1f0c <APP_TaskHandler+0x71e>
					{
						ACKFrame.ackFlags[i] = 0;
    1eea:	8b 85       	ldd	r24, Y+11	; 0x0b
    1eec:	9c 85       	ldd	r25, Y+12	; 0x0c
    1eee:	8c 57       	subi	r24, 0x7C	; 124
    1ef0:	9e 4e       	sbci	r25, 0xEE	; 238
    1ef2:	fc 01       	movw	r30, r24
    1ef4:	10 82       	st	Z, r1
						retransmit_ts_array[i] = 0;
    1ef6:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ef8:	9c 85       	ldd	r25, Y+12	; 0x0c
    1efa:	8c 55       	subi	r24, 0x5C	; 92
    1efc:	9e 4e       	sbci	r25, 0xEE	; 238
    1efe:	fc 01       	movw	r30, r24
    1f00:	10 82       	st	Z, r1
					}
					break;
				}
				case APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP:
				{
					for(int i = 0; i < 32; i++)
    1f02:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f04:	9c 85       	ldd	r25, Y+12	; 0x0c
    1f06:	01 96       	adiw	r24, 0x01	; 1
    1f08:	9c 87       	std	Y+12, r25	; 0x0c
    1f0a:	8b 87       	std	Y+11, r24	; 0x0b
    1f0c:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f0e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1f10:	80 97       	sbiw	r24, 0x20	; 32
    1f12:	5c f3       	brlt	.-42     	; 0x1eea <APP_TaskHandler+0x6fc>
					{
						ACKFrame.ackFlags[i] = 0;
						retransmit_ts_array[i] = 0;
					}
					retransmit_ts_array_counter = 0;
    1f14:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <retransmit_ts_array_counter+0x1>
    1f18:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <retransmit_ts_array_counter>
					ACKFrame_size = 0;
    1f1c:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <ACKFrame_size+0x1>
    1f20:	10 92 fe 02 	sts	0x02FE, r1	; 0x8002fe <ACKFrame_size>
					
					msgReq.dstAddr		= 0;
    1f24:	10 92 ec 02 	sts	0x02EC, r1	; 0x8002ec <msgReq+0x6>
    1f28:	10 92 eb 02 	sts	0x02EB, r1	; 0x8002eb <msgReq+0x5>
					msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
    1f2c:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <msgReq+0x7>
					msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
    1f30:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <msgReq+0x8>
					msgReq.options		= NWK_OPT_LLDN_ACK;
    1f34:	80 e0       	ldi	r24, 0x00	; 0
    1f36:	90 e4       	ldi	r25, 0x40	; 64
    1f38:	90 93 f0 02 	sts	0x02F0, r25	; 0x8002f0 <msgReq+0xa>
    1f3c:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <msgReq+0x9>
					msgReq.data	= (uint8_t *)&ACKFrame;
    1f40:	83 e8       	ldi	r24, 0x83	; 131
    1f42:	91 e1       	ldi	r25, 0x11	; 17
    1f44:	90 93 f4 02 	sts	0x02F4, r25	; 0x8002f4 <msgReq+0xe>
    1f48:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <msgReq+0xd>
					msgReq.size	= sizeof(uint8_t)*(macLLDNRetransmitTS + 1);
    1f4c:	80 91 8d 2b 	lds	r24, 0x2B8D	; 0x802b8d <macLLDNRetransmitTS>
    1f50:	90 91 8e 2b 	lds	r25, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS+0x1>
    1f54:	8f 5f       	subi	r24, 0xFF	; 255
    1f56:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <msgReq+0xf>

					appState = APP_STATE_IDLE;
    1f5a:	81 e0       	ldi	r24, 0x01	; 1
    1f5c:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					appPanState = APP_PAN_STATE_IDLE;
    1f60:	8d e0       	ldi	r24, 0x0D	; 13
    1f62:	80 93 fb 02 	sts	0x02FB, r24	; 0x8002fb <appPanState>
					break;
    1f66:	09 c0       	rjmp	.+18     	; 0x1f7a <APP_TaskHandler+0x78c>
				}				
				case APP_PAN_STATE_IDLE:
				{

					msgReq.options = 0;
    1f68:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <msgReq+0xa>
    1f6c:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <msgReq+0x9>
					appState = APP_STATE_IDLE;
    1f70:	81 e0       	ldi	r24, 0x01	; 1
    1f72:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <appState>
					break;
    1f76:	01 c0       	rjmp	.+2      	; 0x1f7a <APP_TaskHandler+0x78c>
							PER = uplink_lost_packets / expected_messages;
							printf("\nPLR , %.3f\nPER , %.3f, nodos associados %d", PLR, PER, assTimeSlot);
							
						}
					}
					break;
    1f78:	00 00       	nop
					msgReq.options = 0;
					appState = APP_STATE_IDLE;
					break;
				}
			}
			break;	
    1f7a:	00 00       	nop
		default:
		{
			break;
		}
	}
}
    1f7c:	00 00       	nop
    1f7e:	60 96       	adiw	r28, 0x10	; 16
    1f80:	0f b6       	in	r0, 0x3f	; 63
    1f82:	f8 94       	cli
    1f84:	de bf       	out	0x3e, r29	; 62
    1f86:	0f be       	out	0x3f, r0	; 63
    1f88:	cd bf       	out	0x3d, r28	; 61
    1f8a:	df 91       	pop	r29
    1f8c:	cf 91       	pop	r28
    1f8e:	ff 90       	pop	r15
    1f90:	ef 90       	pop	r14
    1f92:	df 90       	pop	r13
    1f94:	cf 90       	pop	r12
    1f96:	08 95       	ret

00001f98 <main>:

	/*****************************************************************************
	*****************************************************************************/
	int main(void)
	{
    1f98:	0f 93       	push	r16
    1f9a:	1f 93       	push	r17
    1f9c:	cf 93       	push	r28
    1f9e:	df 93       	push	r29
    1fa0:	cd b7       	in	r28, 0x3d	; 61
    1fa2:	de b7       	in	r29, 0x3e	; 62
    1fa4:	27 97       	sbiw	r28, 0x07	; 7
    1fa6:	0f b6       	in	r0, 0x3f	; 63
    1fa8:	f8 94       	cli
    1faa:	de bf       	out	0x3e, r29	; 62
    1fac:	0f be       	out	0x3f, r0	; 63
    1fae:	cd bf       	out	0x3d, r28	; 61
		sysclk_init();
    1fb0:	0e 94 02 45 	call	0x8a04	; 0x8a04 <sysclk_init>
		board_init();
    1fb4:	0e 94 37 48 	call	0x906e	; 0x906e <board_init>

		SYS_Init();
    1fb8:	0e 94 25 29 	call	0x524a	; 0x524a <SYS_Init>
		/* Disable CSMA/CA
		 * Disable auto ACK
		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
		 */

		sm_init();
    1fbc:	0e 94 65 3a 	call	0x74ca	; 0x74ca <sm_init>

		// Initialize interrupt vector table support.
	#if (SIO2HOST_CHANNEL == SIO_USB)
		irq_initialize_vectors();
	#endif
		cpu_irq_enable();
    1fc0:	78 94       	sei

	#if 1
	#if (SIO2HOST_CHANNEL == SIO_USB)
		stdio_usb_init();
	#else
		const usart_serial_options_t usart_serial_options =
    1fc2:	27 e0       	ldi	r18, 0x07	; 7
    1fc4:	e9 ec       	ldi	r30, 0xC9	; 201
    1fc6:	f2 e0       	ldi	r31, 0x02	; 2
    1fc8:	ce 01       	movw	r24, r28
    1fca:	01 96       	adiw	r24, 0x01	; 1
    1fcc:	dc 01       	movw	r26, r24
    1fce:	01 90       	ld	r0, Z+
    1fd0:	0d 92       	st	X+, r0
    1fd2:	2a 95       	dec	r18
    1fd4:	e1 f7       	brne	.-8      	; 0x1fce <main+0x36>
			.charlength   = USART_HOST_CHAR_LENGTH,
			.paritytype   = USART_HOST_PARITY,
			.stopbits     = USART_HOST_STOP_BITS
		};

		stdio_serial_init(USART_HOST, &usart_serial_options);
    1fd6:	ce 01       	movw	r24, r28
    1fd8:	01 96       	adiw	r24, 0x01	; 1
    1fda:	bc 01       	movw	r22, r24
    1fdc:	80 ec       	ldi	r24, 0xC0	; 192
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	0e 94 48 02 	call	0x490	; 0x490 <stdio_serial_init>
		usart_double_baud_enable(USART_HOST);
    1fe4:	80 ec       	ldi	r24, 0xC0	; 192
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	0e 94 c4 01 	call	0x388	; 0x388 <usart_double_baud_enable>
		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
    1fec:	0e 94 b7 01 	call	0x36e	; 0x36e <sysclk_get_source_clock_hz>
    1ff0:	dc 01       	movw	r26, r24
    1ff2:	cb 01       	movw	r24, r22
    1ff4:	8c 01       	movw	r16, r24
    1ff6:	9d 01       	movw	r18, r26
    1ff8:	40 e0       	ldi	r20, 0x00	; 0
    1ffa:	52 ec       	ldi	r21, 0xC2	; 194
    1ffc:	61 e0       	ldi	r22, 0x01	; 1
    1ffe:	70 e0       	ldi	r23, 0x00	; 0
    2000:	80 ec       	ldi	r24, 0xC0	; 192
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <usart_set_baudrate_precalculated>

	#endif
	#endif
		for(;;)
		{
			SYS_TaskHandler();
    2008:	0e 94 35 29 	call	0x526a	; 0x526a <SYS_TaskHandler>
			APP_TaskHandler();
    200c:	0e 94 f7 0b 	call	0x17ee	; 0x17ee <APP_TaskHandler>
		}
    2010:	fb cf       	rjmp	.-10     	; 0x2008 <main+0x70>

00002012 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2012:	cf 93       	push	r28
    2014:	df 93       	push	r29
    2016:	1f 92       	push	r1
    2018:	cd b7       	in	r28, 0x3d	; 61
    201a:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    201c:	10 92 44 3a 	sts	0x3A44, r1	; 0x803a44 <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    2020:	10 92 45 3a 	sts	0x3A45, r1	; 0x803a45 <nwkIb+0x5>
	nwkIb.addr = 0;
    2024:	10 92 41 3a 	sts	0x3A41, r1	; 0x803a41 <nwkIb+0x1>
    2028:	10 92 40 3a 	sts	0x3A40, r1	; 0x803a40 <nwkIb>
	nwkIb.lock = 0;
    202c:	10 92 67 3a 	sts	0x3A67, r1	; 0x803a67 <nwkIb+0x27>
    2030:	10 92 66 3a 	sts	0x3A66, r1	; 0x803a66 <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2034:	19 82       	std	Y+1, r1	; 0x01
    2036:	0e c0       	rjmp	.+28     	; 0x2054 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    2038:	89 81       	ldd	r24, Y+1	; 0x01
    203a:	88 2f       	mov	r24, r24
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	03 96       	adiw	r24, 0x03	; 3
    2040:	88 0f       	add	r24, r24
    2042:	99 1f       	adc	r25, r25
    2044:	80 5c       	subi	r24, 0xC0	; 192
    2046:	95 4c       	sbci	r25, 0xC5	; 197
    2048:	fc 01       	movw	r30, r24
    204a:	11 82       	std	Z+1, r1	; 0x01
    204c:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    204e:	89 81       	ldd	r24, Y+1	; 0x01
    2050:	8f 5f       	subi	r24, 0xFF	; 255
    2052:	89 83       	std	Y+1, r24	; 0x01
    2054:	89 81       	ldd	r24, Y+1	; 0x01
    2056:	80 31       	cpi	r24, 0x10	; 16
    2058:	78 f3       	brcs	.-34     	; 0x2038 <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    205a:	0e 94 e7 1f 	call	0x3fce	; 0x3fce <nwkTxInit>
	nwkRxInit();
    205e:	0e 94 d1 17 	call	0x2fa2	; 0x2fa2 <nwkRxInit>
	nwkFrameInit();
    2062:	0e 94 6f 15 	call	0x2ade	; 0x2ade <nwkFrameInit>
	nwkDataReqInit();
    2066:	0e 94 15 11 	call	0x222a	; 0x222a <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    206a:	0e 94 0b 17 	call	0x2e16	; 0x2e16 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    206e:	00 00       	nop
    2070:	0f 90       	pop	r0
    2072:	df 91       	pop	r29
    2074:	cf 91       	pop	r28
    2076:	08 95       	ret

00002078 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2078:	cf 93       	push	r28
    207a:	df 93       	push	r29
    207c:	00 d0       	rcall	.+0      	; 0x207e <NWK_SetAddr+0x6>
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	9a 83       	std	Y+2, r25	; 0x02
    2084:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    2086:	89 81       	ldd	r24, Y+1	; 0x01
    2088:	9a 81       	ldd	r25, Y+2	; 0x02
    208a:	90 93 41 3a 	sts	0x3A41, r25	; 0x803a41 <nwkIb+0x1>
    208e:	80 93 40 3a 	sts	0x3A40, r24	; 0x803a40 <nwkIb>
	PHY_SetShortAddr(addr);
    2092:	89 81       	ldd	r24, Y+1	; 0x01
    2094:	9a 81       	ldd	r25, Y+2	; 0x02
    2096:	0e 94 60 26 	call	0x4cc0	; 0x4cc0 <PHY_SetShortAddr>
}
    209a:	00 00       	nop
    209c:	0f 90       	pop	r0
    209e:	0f 90       	pop	r0
    20a0:	df 91       	pop	r29
    20a2:	cf 91       	pop	r28
    20a4:	08 95       	ret

000020a6 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    20a6:	cf 93       	push	r28
    20a8:	df 93       	push	r29
    20aa:	00 d0       	rcall	.+0      	; 0x20ac <NWK_SetPanId+0x6>
    20ac:	cd b7       	in	r28, 0x3d	; 61
    20ae:	de b7       	in	r29, 0x3e	; 62
    20b0:	9a 83       	std	Y+2, r25	; 0x02
    20b2:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    20b4:	89 81       	ldd	r24, Y+1	; 0x01
    20b6:	9a 81       	ldd	r25, Y+2	; 0x02
    20b8:	90 93 43 3a 	sts	0x3A43, r25	; 0x803a43 <nwkIb+0x3>
    20bc:	80 93 42 3a 	sts	0x3A42, r24	; 0x803a42 <nwkIb+0x2>
	PHY_SetPanId(panId);
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
    20c2:	9a 81       	ldd	r25, Y+2	; 0x02
    20c4:	0e 94 3c 26 	call	0x4c78	; 0x4c78 <PHY_SetPanId>
}
    20c8:	00 00       	nop
    20ca:	0f 90       	pop	r0
    20cc:	0f 90       	pop	r0
    20ce:	df 91       	pop	r29
    20d0:	cf 91       	pop	r28
    20d2:	08 95       	ret

000020d4 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    20d4:	cf 93       	push	r28
    20d6:	df 93       	push	r29
    20d8:	00 d0       	rcall	.+0      	; 0x20da <NWK_OpenEndpoint+0x6>
    20da:	1f 92       	push	r1
    20dc:	cd b7       	in	r28, 0x3d	; 61
    20de:	de b7       	in	r29, 0x3e	; 62
    20e0:	89 83       	std	Y+1, r24	; 0x01
    20e2:	7b 83       	std	Y+3, r23	; 0x03
    20e4:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    20e6:	89 81       	ldd	r24, Y+1	; 0x01
    20e8:	88 2f       	mov	r24, r24
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	03 96       	adiw	r24, 0x03	; 3
    20ee:	88 0f       	add	r24, r24
    20f0:	99 1f       	adc	r25, r25
    20f2:	80 5c       	subi	r24, 0xC0	; 192
    20f4:	95 4c       	sbci	r25, 0xC5	; 197
    20f6:	2a 81       	ldd	r18, Y+2	; 0x02
    20f8:	3b 81       	ldd	r19, Y+3	; 0x03
    20fa:	fc 01       	movw	r30, r24
    20fc:	31 83       	std	Z+1, r19	; 0x01
    20fe:	20 83       	st	Z, r18
}
    2100:	00 00       	nop
    2102:	0f 90       	pop	r0
    2104:	0f 90       	pop	r0
    2106:	0f 90       	pop	r0
    2108:	df 91       	pop	r29
    210a:	cf 91       	pop	r28
    210c:	08 95       	ret

0000210e <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    210e:	cf 93       	push	r28
    2110:	df 93       	push	r29
    2112:	cd b7       	in	r28, 0x3d	; 61
    2114:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    2116:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    211a:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    211e:	21 e0       	ldi	r18, 0x01	; 1
    2120:	89 2b       	or	r24, r25
    2122:	09 f4       	brne	.+2      	; 0x2126 <NWK_Busy+0x18>
    2124:	20 e0       	ldi	r18, 0x00	; 0
    2126:	82 2f       	mov	r24, r18
}
    2128:	df 91       	pop	r29
    212a:	cf 91       	pop	r28
    212c:	08 95       	ret

0000212e <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    212e:	cf 93       	push	r28
    2130:	df 93       	push	r29
    2132:	cd b7       	in	r28, 0x3d	; 61
    2134:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    2136:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    213a:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    213e:	01 96       	adiw	r24, 0x01	; 1
    2140:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2144:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
}
    2148:	00 00       	nop
    214a:	df 91       	pop	r29
    214c:	cf 91       	pop	r28
    214e:	08 95       	ret

00002150 <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    2150:	cf 93       	push	r28
    2152:	df 93       	push	r29
    2154:	cd b7       	in	r28, 0x3d	; 61
    2156:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    2158:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    215c:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2160:	01 97       	sbiw	r24, 0x01	; 1
    2162:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2166:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
}
    216a:	00 00       	nop
    216c:	df 91       	pop	r29
    216e:	cf 91       	pop	r28
    2170:	08 95       	ret

00002172 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    2172:	cf 93       	push	r28
    2174:	df 93       	push	r29
    2176:	cd b7       	in	r28, 0x3d	; 61
    2178:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    217a:	0e 94 9a 26 	call	0x4d34	; 0x4d34 <PHY_Sleep>
}
    217e:	00 00       	nop
    2180:	df 91       	pop	r29
    2182:	cf 91       	pop	r28
    2184:	08 95       	ret

00002186 <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    2186:	cf 93       	push	r28
    2188:	df 93       	push	r29
    218a:	cd b7       	in	r28, 0x3d	; 61
    218c:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    218e:	0e 94 c8 26 	call	0x4d90	; 0x4d90 <PHY_Wakeup>
}
    2192:	00 00       	nop
    2194:	df 91       	pop	r29
    2196:	cf 91       	pop	r28
    2198:	08 95       	ret

0000219a <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    219a:	cf 93       	push	r28
    219c:	df 93       	push	r29
    219e:	cd b7       	in	r28, 0x3d	; 61
    21a0:	de b7       	in	r29, 0x3e	; 62
    21a2:	2c 97       	sbiw	r28, 0x0c	; 12
    21a4:	0f b6       	in	r0, 0x3f	; 63
    21a6:	f8 94       	cli
    21a8:	de bf       	out	0x3e, r29	; 62
    21aa:	0f be       	out	0x3f, r0	; 63
    21ac:	cd bf       	out	0x3d, r28	; 61
    21ae:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    21b0:	89 e0       	ldi	r24, 0x09	; 9
    21b2:	e0 ed       	ldi	r30, 0xD0	; 208
    21b4:	f2 e0       	ldi	r31, 0x02	; 2
    21b6:	de 01       	movw	r26, r28
    21b8:	13 96       	adiw	r26, 0x03	; 3
    21ba:	01 90       	ld	r0, Z+
    21bc:	0d 92       	st	X+, r0
    21be:	8a 95       	dec	r24
    21c0:	e1 f7       	brne	.-8      	; 0x21ba <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    21c2:	89 e1       	ldi	r24, 0x19	; 25
    21c4:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    21c6:	1a 82       	std	Y+2, r1	; 0x02
    21c8:	15 c0       	rjmp	.+42     	; 0x21f4 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    21ca:	9c 85       	ldd	r25, Y+12	; 0x0c
    21cc:	89 81       	ldd	r24, Y+1	; 0x01
    21ce:	98 17       	cp	r25, r24
    21d0:	58 f4       	brcc	.+22     	; 0x21e8 <NWK_LinearizeLqi+0x4e>
			return val[i];
    21d2:	8a 81       	ldd	r24, Y+2	; 0x02
    21d4:	88 2f       	mov	r24, r24
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	9e 01       	movw	r18, r28
    21da:	2d 5f       	subi	r18, 0xFD	; 253
    21dc:	3f 4f       	sbci	r19, 0xFF	; 255
    21de:	82 0f       	add	r24, r18
    21e0:	93 1f       	adc	r25, r19
    21e2:	fc 01       	movw	r30, r24
    21e4:	80 81       	ld	r24, Z
    21e6:	0a c0       	rjmp	.+20     	; 0x21fc <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    21e8:	89 81       	ldd	r24, Y+1	; 0x01
    21ea:	87 5e       	subi	r24, 0xE7	; 231
    21ec:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    21ee:	8a 81       	ldd	r24, Y+2	; 0x02
    21f0:	8f 5f       	subi	r24, 0xFF	; 255
    21f2:	8a 83       	std	Y+2, r24	; 0x02
    21f4:	8a 81       	ldd	r24, Y+2	; 0x02
    21f6:	89 30       	cpi	r24, 0x09	; 9
    21f8:	40 f3       	brcs	.-48     	; 0x21ca <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    21fa:	8f ef       	ldi	r24, 0xFF	; 255
}
    21fc:	2c 96       	adiw	r28, 0x0c	; 12
    21fe:	0f b6       	in	r0, 0x3f	; 63
    2200:	f8 94       	cli
    2202:	de bf       	out	0x3e, r29	; 62
    2204:	0f be       	out	0x3f, r0	; 63
    2206:	cd bf       	out	0x3d, r28	; 61
    2208:	df 91       	pop	r29
    220a:	cf 91       	pop	r28
    220c:	08 95       	ret

0000220e <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    220e:	cf 93       	push	r28
    2210:	df 93       	push	r29
    2212:	cd b7       	in	r28, 0x3d	; 61
    2214:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    2216:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <nwkRxTaskHandler>
	nwkTxTaskHandler();
    221a:	0e 94 a6 23 	call	0x474c	; 0x474c <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    221e:	0e 94 39 15 	call	0x2a72	; 0x2a72 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    2222:	00 00       	nop
    2224:	df 91       	pop	r29
    2226:	cf 91       	pop	r28
    2228:	08 95       	ret

0000222a <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    222a:	cf 93       	push	r28
    222c:	df 93       	push	r29
    222e:	cd b7       	in	r28, 0x3d	; 61
    2230:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    2232:	10 92 29 03 	sts	0x0329, r1	; 0x800329 <nwkDataReqQueue+0x1>
    2236:	10 92 28 03 	sts	0x0328, r1	; 0x800328 <nwkDataReqQueue>
}
    223a:	00 00       	nop
    223c:	df 91       	pop	r29
    223e:	cf 91       	pop	r28
    2240:	08 95       	ret

00002242 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    2242:	cf 93       	push	r28
    2244:	df 93       	push	r29
    2246:	00 d0       	rcall	.+0      	; 0x2248 <NWK_DataReq+0x6>
    2248:	cd b7       	in	r28, 0x3d	; 61
    224a:	de b7       	in	r29, 0x3e	; 62
    224c:	9a 83       	std	Y+2, r25	; 0x02
    224e:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2250:	89 81       	ldd	r24, Y+1	; 0x01
    2252:	9a 81       	ldd	r25, Y+2	; 0x02
    2254:	fc 01       	movw	r30, r24
    2256:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	9a 81       	ldd	r25, Y+2	; 0x02
    225c:	fc 01       	movw	r30, r24
    225e:	12 8a       	std	Z+18, r1	; 0x12
	req->frame = NULL;
    2260:	89 81       	ldd	r24, Y+1	; 0x01
    2262:	9a 81       	ldd	r25, Y+2	; 0x02
    2264:	fc 01       	movw	r30, r24
    2266:	13 82       	std	Z+3, r1	; 0x03
    2268:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    226a:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    226e:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2272:	01 96       	adiw	r24, 0x01	; 1
    2274:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2278:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    227c:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <nwkDataReqQueue>
    2280:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    2284:	89 2b       	or	r24, r25
    2286:	61 f4       	brne	.+24     	; 0x22a0 <NWK_DataReq+0x5e>
		req->next = NULL;
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	9a 81       	ldd	r25, Y+2	; 0x02
    228c:	fc 01       	movw	r30, r24
    228e:	11 82       	std	Z+1, r1	; 0x01
    2290:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    2292:	89 81       	ldd	r24, Y+1	; 0x01
    2294:	9a 81       	ldd	r25, Y+2	; 0x02
    2296:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <nwkDataReqQueue+0x1>
    229a:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    229e:	0f c0       	rjmp	.+30     	; 0x22be <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    22a0:	20 91 28 03 	lds	r18, 0x0328	; 0x800328 <nwkDataReqQueue>
    22a4:	30 91 29 03 	lds	r19, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    22a8:	89 81       	ldd	r24, Y+1	; 0x01
    22aa:	9a 81       	ldd	r25, Y+2	; 0x02
    22ac:	fc 01       	movw	r30, r24
    22ae:	31 83       	std	Z+1, r19	; 0x01
    22b0:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	9a 81       	ldd	r25, Y+2	; 0x02
    22b6:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <nwkDataReqQueue+0x1>
    22ba:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <nwkDataReqQueue>
	}
}
    22be:	00 00       	nop
    22c0:	0f 90       	pop	r0
    22c2:	0f 90       	pop	r0
    22c4:	df 91       	pop	r29
    22c6:	cf 91       	pop	r28
    22c8:	08 95       	ret

000022ca <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    22ca:	cf 93       	push	r28
    22cc:	df 93       	push	r29
    22ce:	00 d0       	rcall	.+0      	; 0x22d0 <nwkDataReqSendFrame+0x6>
    22d0:	00 d0       	rcall	.+0      	; 0x22d2 <nwkDataReqSendFrame+0x8>
    22d2:	00 d0       	rcall	.+0      	; 0x22d4 <nwkDataReqSendFrame+0xa>
    22d4:	cd b7       	in	r28, 0x3d	; 61
    22d6:	de b7       	in	r29, 0x3e	; 62
    22d8:	9e 83       	std	Y+6, r25	; 0x06
    22da:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *frame;
	if(req->options < NWK_OPT_LLDN_BEACON ) // use original frame allocation
    22dc:	8d 81       	ldd	r24, Y+5	; 0x05
    22de:	9e 81       	ldd	r25, Y+6	; 0x06
    22e0:	fc 01       	movw	r30, r24
    22e2:	81 85       	ldd	r24, Z+9	; 0x09
    22e4:	92 85       	ldd	r25, Z+10	; 0x0a
    22e6:	80 34       	cpi	r24, 0x40	; 64
    22e8:	91 05       	cpc	r25, r1
    22ea:	98 f4       	brcc	.+38     	; 0x2312 <nwkDataReqSendFrame+0x48>
	{																			 	// this is not optimezed for
		if(NULL == (frame = nwkFrameAlloc()))	// NWK_OPT_BEACON
    22ec:	0e 94 8e 15 	call	0x2b1c	; 0x2b1c <nwkFrameAlloc>
    22f0:	9a 83       	std	Y+2, r25	; 0x02
    22f2:	89 83       	std	Y+1, r24	; 0x01
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	9a 81       	ldd	r25, Y+2	; 0x02
    22f8:	89 2b       	or	r24, r25
    22fa:	61 f5       	brne	.+88     	; 0x2354 <nwkDataReqSendFrame+0x8a>
		{
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    22fc:	8d 81       	ldd	r24, Y+5	; 0x05
    22fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2300:	22 e0       	ldi	r18, 0x02	; 2
    2302:	fc 01       	movw	r30, r24
    2304:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    2306:	8d 81       	ldd	r24, Y+5	; 0x05
    2308:	9e 81       	ldd	r25, Y+6	; 0x06
    230a:	22 e0       	ldi	r18, 0x02	; 2
    230c:	fc 01       	movw	r30, r24
    230e:	22 8b       	std	Z+18, r18	; 0x12
			return;
    2310:	fa c2       	rjmp	.+1524   	; 0x2906 <nwkDataReqSendFrame+0x63c>
		}
	}	else {		// use LLDN allocation, alocattes depending on header size
		if( NULL == (frame = ((req->options & NWK_OPT_LLDN_BEACON) ? nwkFrameAlloc_LLDN(true) : nwkFrameAlloc_LLDN(false))))
    2312:	8d 81       	ldd	r24, Y+5	; 0x05
    2314:	9e 81       	ldd	r25, Y+6	; 0x06
    2316:	fc 01       	movw	r30, r24
    2318:	81 85       	ldd	r24, Z+9	; 0x09
    231a:	92 85       	ldd	r25, Z+10	; 0x0a
    231c:	80 74       	andi	r24, 0x40	; 64
    231e:	99 27       	eor	r25, r25
    2320:	89 2b       	or	r24, r25
    2322:	21 f0       	breq	.+8      	; 0x232c <nwkDataReqSendFrame+0x62>
    2324:	81 e0       	ldi	r24, 0x01	; 1
    2326:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkFrameAlloc_LLDN>
    232a:	03 c0       	rjmp	.+6      	; 0x2332 <nwkDataReqSendFrame+0x68>
    232c:	80 e0       	ldi	r24, 0x00	; 0
    232e:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkFrameAlloc_LLDN>
    2332:	9a 83       	std	Y+2, r25	; 0x02
    2334:	89 83       	std	Y+1, r24	; 0x01
    2336:	89 81       	ldd	r24, Y+1	; 0x01
    2338:	9a 81       	ldd	r25, Y+2	; 0x02
    233a:	89 2b       	or	r24, r25
    233c:	59 f4       	brne	.+22     	; 0x2354 <nwkDataReqSendFrame+0x8a>
		{
			// if there isn't space avaible in frame buffer queue, requested message
			// can't be process
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    233e:	8d 81       	ldd	r24, Y+5	; 0x05
    2340:	9e 81       	ldd	r25, Y+6	; 0x06
    2342:	22 e0       	ldi	r18, 0x02	; 2
    2344:	fc 01       	movw	r30, r24
    2346:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    2348:	8d 81       	ldd	r24, Y+5	; 0x05
    234a:	9e 81       	ldd	r25, Y+6	; 0x06
    234c:	22 e0       	ldi	r18, 0x02	; 2
    234e:	fc 01       	movw	r30, r24
    2350:	22 8b       	std	Z+18, r18	; 0x12
			return;
    2352:	d9 c2       	rjmp	.+1458   	; 0x2906 <nwkDataReqSendFrame+0x63c>
		}
	}

	if(req->options & NWK_OPT_LLDN_BEACON)
    2354:	8d 81       	ldd	r24, Y+5	; 0x05
    2356:	9e 81       	ldd	r25, Y+6	; 0x06
    2358:	fc 01       	movw	r30, r24
    235a:	81 85       	ldd	r24, Z+9	; 0x09
    235c:	92 85       	ldd	r25, Z+10	; 0x0a
    235e:	80 74       	andi	r24, 0x40	; 64
    2360:	99 27       	eor	r25, r25
    2362:	89 2b       	or	r24, r25
    2364:	09 f4       	brne	.+2      	; 0x2368 <nwkDataReqSendFrame+0x9e>
    2366:	c5 c0       	rjmp	.+394    	; 0x24f2 <nwkDataReqSendFrame+0x228>
	{
		nwkTxBeaconFrameLLDN(frame);
    2368:	89 81       	ldd	r24, Y+1	; 0x01
    236a:	9a 81       	ldd	r25, Y+2	; 0x02
    236c:	0e 94 66 20 	call	0x40cc	; 0x40cc <nwkTxBeaconFrameLLDN>
		frame->tx.control = 0;
    2370:	89 81       	ldd	r24, Y+1	; 0x01
    2372:	9a 81       	ldd	r25, Y+2	; 0x02
    2374:	8a 57       	subi	r24, 0x7A	; 122
    2376:	9f 4f       	sbci	r25, 0xFF	; 255
    2378:	fc 01       	movw	r30, r24
    237a:	10 82       	st	Z, r1
		// Set Flag depending on current state of coordinator
		if (req->options & NWK_OPT_ONLINE_STATE)
    237c:	8d 81       	ldd	r24, Y+5	; 0x05
    237e:	9e 81       	ldd	r25, Y+6	; 0x06
    2380:	fc 01       	movw	r30, r24
    2382:	81 85       	ldd	r24, Z+9	; 0x09
    2384:	92 85       	ldd	r25, Z+10	; 0x0a
    2386:	80 78       	andi	r24, 0x80	; 128
    2388:	99 27       	eor	r25, r25
    238a:	89 2b       	or	r24, r25
    238c:	89 f1       	breq	.+98     	; 0x23f0 <nwkDataReqSendFrame+0x126>
		{
			if(macLLDNRetransmitTS > 0)
    238e:	80 91 8d 2b 	lds	r24, 0x2B8D	; 0x802b8d <macLLDNRetransmitTS>
    2392:	90 91 8e 2b 	lds	r25, 0x2B8E	; 0x802b8e <macLLDNRetransmitTS+0x1>
    2396:	18 16       	cp	r1, r24
    2398:	19 06       	cpc	r1, r25
    239a:	14 f5       	brge	.+68     	; 0x23e0 <nwkDataReqSendFrame+0x116>
			{
				memcpy(frame->payload, req->data, req->size);
    239c:	8d 81       	ldd	r24, Y+5	; 0x05
    239e:	9e 81       	ldd	r25, Y+6	; 0x06
    23a0:	fc 01       	movw	r30, r24
    23a2:	87 85       	ldd	r24, Z+15	; 0x0f
    23a4:	48 2f       	mov	r20, r24
    23a6:	50 e0       	ldi	r21, 0x00	; 0
    23a8:	8d 81       	ldd	r24, Y+5	; 0x05
    23aa:	9e 81       	ldd	r25, Y+6	; 0x06
    23ac:	fc 01       	movw	r30, r24
    23ae:	25 85       	ldd	r18, Z+13	; 0x0d
    23b0:	36 85       	ldd	r19, Z+14	; 0x0e
    23b2:	89 81       	ldd	r24, Y+1	; 0x01
    23b4:	9a 81       	ldd	r25, Y+2	; 0x02
    23b6:	8f 57       	subi	r24, 0x7F	; 127
    23b8:	9f 4f       	sbci	r25, 0xFF	; 255
    23ba:	fc 01       	movw	r30, r24
    23bc:	80 81       	ld	r24, Z
    23be:	91 81       	ldd	r25, Z+1	; 0x01
    23c0:	b9 01       	movw	r22, r18
    23c2:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>
				frame->size += req->size;
    23c6:	89 81       	ldd	r24, Y+1	; 0x01
    23c8:	9a 81       	ldd	r25, Y+2	; 0x02
    23ca:	fc 01       	movw	r30, r24
    23cc:	21 81       	ldd	r18, Z+1	; 0x01
    23ce:	8d 81       	ldd	r24, Y+5	; 0x05
    23d0:	9e 81       	ldd	r25, Y+6	; 0x06
    23d2:	fc 01       	movw	r30, r24
    23d4:	87 85       	ldd	r24, Z+15	; 0x0f
    23d6:	28 0f       	add	r18, r24
    23d8:	89 81       	ldd	r24, Y+1	; 0x01
    23da:	9a 81       	ldd	r25, Y+2	; 0x02
    23dc:	fc 01       	movw	r30, r24
    23de:	21 83       	std	Z+1, r18	; 0x01
			}
			frame->LLbeacon.Flags.txState = 0b000; // online mode
    23e0:	89 81       	ldd	r24, Y+1	; 0x01
    23e2:	9a 81       	ldd	r25, Y+2	; 0x02
    23e4:	fc 01       	movw	r30, r24
    23e6:	25 81       	ldd	r18, Z+5	; 0x05
    23e8:	28 7f       	andi	r18, 0xF8	; 248
    23ea:	fc 01       	movw	r30, r24
    23ec:	25 83       	std	Z+5, r18	; 0x05
    23ee:	34 c0       	rjmp	.+104    	; 0x2458 <nwkDataReqSendFrame+0x18e>
		}
		else if (req->options & NWK_OPT_DISCOVERY_STATE)
    23f0:	8d 81       	ldd	r24, Y+5	; 0x05
    23f2:	9e 81       	ldd	r25, Y+6	; 0x06
    23f4:	fc 01       	movw	r30, r24
    23f6:	81 85       	ldd	r24, Z+9	; 0x09
    23f8:	92 85       	ldd	r25, Z+10	; 0x0a
    23fa:	88 27       	eor	r24, r24
    23fc:	91 70       	andi	r25, 0x01	; 1
    23fe:	89 2b       	or	r24, r25
    2400:	49 f0       	breq	.+18     	; 0x2414 <nwkDataReqSendFrame+0x14a>
			frame->LLbeacon.Flags.txState = 0b100; // discovery mode
    2402:	89 81       	ldd	r24, Y+1	; 0x01
    2404:	9a 81       	ldd	r25, Y+2	; 0x02
    2406:	fc 01       	movw	r30, r24
    2408:	25 81       	ldd	r18, Z+5	; 0x05
    240a:	28 7f       	andi	r18, 0xF8	; 248
    240c:	24 60       	ori	r18, 0x04	; 4
    240e:	fc 01       	movw	r30, r24
    2410:	25 83       	std	Z+5, r18	; 0x05
    2412:	22 c0       	rjmp	.+68     	; 0x2458 <nwkDataReqSendFrame+0x18e>
		else if (req->options & NWK_OPT_CONFIG_STATE)
    2414:	8d 81       	ldd	r24, Y+5	; 0x05
    2416:	9e 81       	ldd	r25, Y+6	; 0x06
    2418:	fc 01       	movw	r30, r24
    241a:	81 85       	ldd	r24, Z+9	; 0x09
    241c:	92 85       	ldd	r25, Z+10	; 0x0a
    241e:	88 27       	eor	r24, r24
    2420:	92 70       	andi	r25, 0x02	; 2
    2422:	89 2b       	or	r24, r25
    2424:	49 f0       	breq	.+18     	; 0x2438 <nwkDataReqSendFrame+0x16e>
			frame->LLbeacon.Flags.txState = 0b110; // configuration mode
    2426:	89 81       	ldd	r24, Y+1	; 0x01
    2428:	9a 81       	ldd	r25, Y+2	; 0x02
    242a:	fc 01       	movw	r30, r24
    242c:	25 81       	ldd	r18, Z+5	; 0x05
    242e:	28 7f       	andi	r18, 0xF8	; 248
    2430:	26 60       	ori	r18, 0x06	; 6
    2432:	fc 01       	movw	r30, r24
    2434:	25 83       	std	Z+5, r18	; 0x05
    2436:	10 c0       	rjmp	.+32     	; 0x2458 <nwkDataReqSendFrame+0x18e>
		else if (req->options & NWK_OPT_RESET_STATE)
    2438:	8d 81       	ldd	r24, Y+5	; 0x05
    243a:	9e 81       	ldd	r25, Y+6	; 0x06
    243c:	fc 01       	movw	r30, r24
    243e:	81 85       	ldd	r24, Z+9	; 0x09
    2440:	92 85       	ldd	r25, Z+10	; 0x0a
    2442:	88 27       	eor	r24, r24
    2444:	94 70       	andi	r25, 0x04	; 4
    2446:	89 2b       	or	r24, r25
    2448:	39 f0       	breq	.+14     	; 0x2458 <nwkDataReqSendFrame+0x18e>
			frame->LLbeacon.Flags.txState = 0b111; // full reset mode
    244a:	89 81       	ldd	r24, Y+1	; 0x01
    244c:	9a 81       	ldd	r25, Y+2	; 0x02
    244e:	fc 01       	movw	r30, r24
    2450:	25 81       	ldd	r18, Z+5	; 0x05
    2452:	27 60       	ori	r18, 0x07	; 7
    2454:	fc 01       	movw	r30, r24
    2456:	25 83       	std	Z+5, r18	; 0x05

		// set biderectional time slots: 0 - downlink 1 - uplink
		frame->LLbeacon.Flags.txDir 	= 0b0;
    2458:	89 81       	ldd	r24, Y+1	; 0x01
    245a:	9a 81       	ldd	r25, Y+2	; 0x02
    245c:	fc 01       	movw	r30, r24
    245e:	25 81       	ldd	r18, Z+5	; 0x05
    2460:	27 7f       	andi	r18, 0xF7	; 247
    2462:	fc 01       	movw	r30, r24
    2464:	25 83       	std	Z+5, r18	; 0x05
		frame->LLbeacon.Flags.reserved 	= 0b0;
    2466:	89 81       	ldd	r24, Y+1	; 0x01
    2468:	9a 81       	ldd	r25, Y+2	; 0x02
    246a:	fc 01       	movw	r30, r24
    246c:	25 81       	ldd	r18, Z+5	; 0x05
    246e:	2f 7e       	andi	r18, 0xEF	; 239
    2470:	fc 01       	movw	r30, r24
    2472:	25 83       	std	Z+5, r18	; 0x05
		// set number of managment timeslots
		frame->LLbeacon.Flags.numBaseMgmtTimeslots = ((req->options & NWK_OPT_ONLINE_STATE) ? numBaseTimeSlotperMgmt_online : numBaseTimeSlotperMgmt_association);
    2474:	89 81       	ldd	r24, Y+1	; 0x01
    2476:	9a 81       	ldd	r25, Y+2	; 0x02
    2478:	fc 01       	movw	r30, r24
    247a:	25 81       	ldd	r18, Z+5	; 0x05
    247c:	2f 71       	andi	r18, 0x1F	; 31
    247e:	20 64       	ori	r18, 0x40	; 64
    2480:	fc 01       	movw	r30, r24
    2482:	25 83       	std	Z+5, r18	; 0x05

		if (req->options & 	NWK_OPT_SECOND_BEACON)
    2484:	8d 81       	ldd	r24, Y+5	; 0x05
    2486:	9e 81       	ldd	r25, Y+6	; 0x06
    2488:	fc 01       	movw	r30, r24
    248a:	81 85       	ldd	r24, Z+9	; 0x09
    248c:	92 85       	ldd	r25, Z+10	; 0x0a
    248e:	88 27       	eor	r24, r24
    2490:	98 70       	andi	r25, 0x08	; 8
    2492:	89 2b       	or	r24, r25
    2494:	31 f0       	breq	.+12     	; 0x24a2 <nwkDataReqSendFrame+0x1d8>
		 frame->LLbeacon.confSeqNumber = 0x01;
    2496:	89 81       	ldd	r24, Y+1	; 0x01
    2498:	9a 81       	ldd	r25, Y+2	; 0x02
    249a:	21 e0       	ldi	r18, 0x01	; 1
    249c:	fc 01       	movw	r30, r24
    249e:	27 83       	std	Z+7, r18	; 0x07
    24a0:	13 c0       	rjmp	.+38     	; 0x24c8 <nwkDataReqSendFrame+0x1fe>
		else if (req->options & NWK_OPT_THIRD_BEACON)
    24a2:	8d 81       	ldd	r24, Y+5	; 0x05
    24a4:	9e 81       	ldd	r25, Y+6	; 0x06
    24a6:	fc 01       	movw	r30, r24
    24a8:	81 85       	ldd	r24, Z+9	; 0x09
    24aa:	92 85       	ldd	r25, Z+10	; 0x0a
    24ac:	88 27       	eor	r24, r24
    24ae:	90 71       	andi	r25, 0x10	; 16
    24b0:	89 2b       	or	r24, r25
    24b2:	31 f0       	breq	.+12     	; 0x24c0 <nwkDataReqSendFrame+0x1f6>
			frame->LLbeacon.confSeqNumber = 0x02;
    24b4:	89 81       	ldd	r24, Y+1	; 0x01
    24b6:	9a 81       	ldd	r25, Y+2	; 0x02
    24b8:	22 e0       	ldi	r18, 0x02	; 2
    24ba:	fc 01       	movw	r30, r24
    24bc:	27 83       	std	Z+7, r18	; 0x07
    24be:	04 c0       	rjmp	.+8      	; 0x24c8 <nwkDataReqSendFrame+0x1fe>
		else frame->LLbeacon.confSeqNumber = 0x00;
    24c0:	89 81       	ldd	r24, Y+1	; 0x01
    24c2:	9a 81       	ldd	r25, Y+2	; 0x02
    24c4:	fc 01       	movw	r30, r24
    24c6:	17 82       	std	Z+7, r1	; 0x07

		frame->LLbeacon.TimeSlotSize = n; 
    24c8:	20 91 c4 11 	lds	r18, 0x11C4	; 0x8011c4 <n>
    24cc:	89 81       	ldd	r24, Y+1	; 0x01
    24ce:	9a 81       	ldd	r25, Y+2	; 0x02
    24d0:	fc 01       	movw	r30, r24
    24d2:	20 87       	std	Z+8, r18	; 0x08
		frame->LLbeacon.NumberOfBaseTimeslotsinSuperframe = macLLDNnumTimeSlots;
    24d4:	80 91 a9 2b 	lds	r24, 0x2BA9	; 0x802ba9 <macLLDNnumTimeSlots>
    24d8:	90 91 aa 2b 	lds	r25, 0x2BAA	; 0x802baa <macLLDNnumTimeSlots+0x1>
    24dc:	28 2f       	mov	r18, r24
    24de:	89 81       	ldd	r24, Y+1	; 0x01
    24e0:	9a 81       	ldd	r25, Y+2	; 0x02
    24e2:	fc 01       	movw	r30, r24
    24e4:	21 87       	std	Z+9, r18	; 0x09
		
		frame->LLbeacon.PanId = APP_PANID;
    24e6:	89 81       	ldd	r24, Y+1	; 0x01
    24e8:	9a 81       	ldd	r25, Y+2	; 0x02
    24ea:	2e ef       	ldi	r18, 0xFE	; 254
    24ec:	fc 01       	movw	r30, r24
    24ee:	26 83       	std	Z+6, r18	; 0x06
    24f0:	f5 c1       	rjmp	.+1002   	; 0x28dc <nwkDataReqSendFrame+0x612>
		// set Frame Control, Security Header and Sequence Number fields
	}
	else if(req->options & NWK_OPT_MAC_COMMAND 
    24f2:	8d 81       	ldd	r24, Y+5	; 0x05
    24f4:	9e 81       	ldd	r25, Y+6	; 0x06
    24f6:	fc 01       	movw	r30, r24
    24f8:	81 85       	ldd	r24, Z+9	; 0x09
    24fa:	92 85       	ldd	r25, Z+10	; 0x0a
    24fc:	99 23       	and	r25, r25
    24fe:	94 f0       	brlt	.+36     	; 0x2524 <nwkDataReqSendFrame+0x25a>
		|| req->options & NWK_OPT_LLDN_DATA
    2500:	8d 81       	ldd	r24, Y+5	; 0x05
    2502:	9e 81       	ldd	r25, Y+6	; 0x06
    2504:	fc 01       	movw	r30, r24
    2506:	81 85       	ldd	r24, Z+9	; 0x09
    2508:	92 85       	ldd	r25, Z+10	; 0x0a
    250a:	88 27       	eor	r24, r24
    250c:	90 72       	andi	r25, 0x20	; 32
    250e:	89 2b       	or	r24, r25
    2510:	49 f4       	brne	.+18     	; 0x2524 <nwkDataReqSendFrame+0x25a>
		|| req->options & NWK_OPT_LLDN_ACK )
    2512:	8d 81       	ldd	r24, Y+5	; 0x05
    2514:	9e 81       	ldd	r25, Y+6	; 0x06
    2516:	fc 01       	movw	r30, r24
    2518:	81 85       	ldd	r24, Z+9	; 0x09
    251a:	92 85       	ldd	r25, Z+10	; 0x0a
    251c:	88 27       	eor	r24, r24
    251e:	90 74       	andi	r25, 0x40	; 64
    2520:	89 2b       	or	r24, r25
    2522:	99 f1       	breq	.+102    	; 0x258a <nwkDataReqSendFrame+0x2c0>
	{
		nwkTxMacCommandFrameLLDN(frame, req->options);
    2524:	8d 81       	ldd	r24, Y+5	; 0x05
    2526:	9e 81       	ldd	r25, Y+6	; 0x06
    2528:	fc 01       	movw	r30, r24
    252a:	21 85       	ldd	r18, Z+9	; 0x09
    252c:	32 85       	ldd	r19, Z+10	; 0x0a
    252e:	89 81       	ldd	r24, Y+1	; 0x01
    2530:	9a 81       	ldd	r25, Y+2	; 0x02
    2532:	b9 01       	movw	r22, r18
    2534:	0e 94 b9 20 	call	0x4172	; 0x4172 <nwkTxMacCommandFrameLLDN>
		frame->tx.control = 0;
    2538:	89 81       	ldd	r24, Y+1	; 0x01
    253a:	9a 81       	ldd	r25, Y+2	; 0x02
    253c:	8a 57       	subi	r24, 0x7A	; 122
    253e:	9f 4f       	sbci	r25, 0xFF	; 255
    2540:	fc 01       	movw	r30, r24
    2542:	10 82       	st	Z, r1
		memcpy(frame->payload, req->data, req->size);
    2544:	8d 81       	ldd	r24, Y+5	; 0x05
    2546:	9e 81       	ldd	r25, Y+6	; 0x06
    2548:	fc 01       	movw	r30, r24
    254a:	87 85       	ldd	r24, Z+15	; 0x0f
    254c:	48 2f       	mov	r20, r24
    254e:	50 e0       	ldi	r21, 0x00	; 0
    2550:	8d 81       	ldd	r24, Y+5	; 0x05
    2552:	9e 81       	ldd	r25, Y+6	; 0x06
    2554:	fc 01       	movw	r30, r24
    2556:	25 85       	ldd	r18, Z+13	; 0x0d
    2558:	36 85       	ldd	r19, Z+14	; 0x0e
    255a:	89 81       	ldd	r24, Y+1	; 0x01
    255c:	9a 81       	ldd	r25, Y+2	; 0x02
    255e:	8f 57       	subi	r24, 0x7F	; 127
    2560:	9f 4f       	sbci	r25, 0xFF	; 255
    2562:	fc 01       	movw	r30, r24
    2564:	80 81       	ld	r24, Z
    2566:	91 81       	ldd	r25, Z+1	; 0x01
    2568:	b9 01       	movw	r22, r18
    256a:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>
		frame->size += req->size;
    256e:	89 81       	ldd	r24, Y+1	; 0x01
    2570:	9a 81       	ldd	r25, Y+2	; 0x02
    2572:	fc 01       	movw	r30, r24
    2574:	21 81       	ldd	r18, Z+1	; 0x01
    2576:	8d 81       	ldd	r24, Y+5	; 0x05
    2578:	9e 81       	ldd	r25, Y+6	; 0x06
    257a:	fc 01       	movw	r30, r24
    257c:	87 85       	ldd	r24, Z+15	; 0x0f
    257e:	28 0f       	add	r18, r24
    2580:	89 81       	ldd	r24, Y+1	; 0x01
    2582:	9a 81       	ldd	r25, Y+2	; 0x02
    2584:	fc 01       	movw	r30, r24
    2586:	21 83       	std	Z+1, r18	; 0x01
    2588:	a9 c1       	rjmp	.+850    	; 0x28dc <nwkDataReqSendFrame+0x612>
	}
	else if(req->options & NWK_OPT_BEACON )
    258a:	8d 81       	ldd	r24, Y+5	; 0x05
    258c:	9e 81       	ldd	r25, Y+6	; 0x06
    258e:	fc 01       	movw	r30, r24
    2590:	81 85       	ldd	r24, Z+9	; 0x09
    2592:	92 85       	ldd	r25, Z+10	; 0x0a
    2594:	80 72       	andi	r24, 0x20	; 32
    2596:	99 27       	eor	r25, r25
    2598:	89 2b       	or	r24, r25
    259a:	09 f4       	brne	.+2      	; 0x259e <nwkDataReqSendFrame+0x2d4>
    259c:	62 c0       	rjmp	.+196    	; 0x2662 <nwkDataReqSendFrame+0x398>
	{
		frame->tx.control = 0;
    259e:	89 81       	ldd	r24, Y+1	; 0x01
    25a0:	9a 81       	ldd	r25, Y+2	; 0x02
    25a2:	8a 57       	subi	r24, 0x7A	; 122
    25a4:	9f 4f       	sbci	r25, 0xFF	; 255
    25a6:	fc 01       	movw	r30, r24
    25a8:	10 82       	st	Z, r1

		frame->beacon.macSFS.beaconOrder = BI_COEF;
    25aa:	89 81       	ldd	r24, Y+1	; 0x01
    25ac:	9a 81       	ldd	r25, Y+2	; 0x02
    25ae:	fc 01       	movw	r30, r24
    25b0:	21 85       	ldd	r18, Z+9	; 0x09
    25b2:	20 7f       	andi	r18, 0xF0	; 240
    25b4:	28 60       	ori	r18, 0x08	; 8
    25b6:	fc 01       	movw	r30, r24
    25b8:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    25ba:	89 81       	ldd	r24, Y+1	; 0x01
    25bc:	9a 81       	ldd	r25, Y+2	; 0x02
    25be:	fc 01       	movw	r30, r24
    25c0:	21 85       	ldd	r18, Z+9	; 0x09
    25c2:	2f 70       	andi	r18, 0x0F	; 15
    25c4:	20 66       	ori	r18, 0x60	; 96
    25c6:	fc 01       	movw	r30, r24
    25c8:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    25ca:	89 81       	ldd	r24, Y+1	; 0x01
    25cc:	9a 81       	ldd	r25, Y+2	; 0x02
    25ce:	fc 01       	movw	r30, r24
    25d0:	22 85       	ldd	r18, Z+10	; 0x0a
    25d2:	20 7f       	andi	r18, 0xF0	; 240
    25d4:	21 60       	ori	r18, 0x01	; 1
    25d6:	fc 01       	movw	r30, r24
    25d8:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    25da:	89 81       	ldd	r24, Y+1	; 0x01
    25dc:	9a 81       	ldd	r25, Y+2	; 0x02
    25de:	fc 01       	movw	r30, r24
    25e0:	22 85       	ldd	r18, Z+10	; 0x0a
    25e2:	20 61       	ori	r18, 0x10	; 16
    25e4:	fc 01       	movw	r30, r24
    25e6:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	9a 81       	ldd	r25, Y+2	; 0x02
    25ec:	fc 01       	movw	r30, r24
    25ee:	22 85       	ldd	r18, Z+10	; 0x0a
    25f0:	20 64       	ori	r18, 0x40	; 64
    25f2:	fc 01       	movw	r30, r24
    25f4:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    25f6:	89 81       	ldd	r24, Y+1	; 0x01
    25f8:	9a 81       	ldd	r25, Y+2	; 0x02
    25fa:	fc 01       	movw	r30, r24
    25fc:	22 85       	ldd	r18, Z+10	; 0x0a
    25fe:	2f 77       	andi	r18, 0x7F	; 127
    2600:	fc 01       	movw	r30, r24
    2602:	22 87       	std	Z+10, r18	; 0x0a

		frame->beacon.macGTS = 0;
    2604:	89 81       	ldd	r24, Y+1	; 0x01
    2606:	9a 81       	ldd	r25, Y+2	; 0x02
    2608:	fc 01       	movw	r30, r24
    260a:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    260c:	89 81       	ldd	r24, Y+1	; 0x01
    260e:	9a 81       	ldd	r25, Y+2	; 0x02
    2610:	fc 01       	movw	r30, r24
    2612:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    2614:	8d 81       	ldd	r24, Y+5	; 0x05
    2616:	9e 81       	ldd	r25, Y+6	; 0x06
    2618:	fc 01       	movw	r30, r24
    261a:	87 85       	ldd	r24, Z+15	; 0x0f
    261c:	48 2f       	mov	r20, r24
    261e:	50 e0       	ldi	r21, 0x00	; 0
    2620:	8d 81       	ldd	r24, Y+5	; 0x05
    2622:	9e 81       	ldd	r25, Y+6	; 0x06
    2624:	fc 01       	movw	r30, r24
    2626:	25 85       	ldd	r18, Z+13	; 0x0d
    2628:	36 85       	ldd	r19, Z+14	; 0x0e
    262a:	89 81       	ldd	r24, Y+1	; 0x01
    262c:	9a 81       	ldd	r25, Y+2	; 0x02
    262e:	8f 57       	subi	r24, 0x7F	; 127
    2630:	9f 4f       	sbci	r25, 0xFF	; 255
    2632:	fc 01       	movw	r30, r24
    2634:	80 81       	ld	r24, Z
    2636:	91 81       	ldd	r25, Z+1	; 0x01
    2638:	b9 01       	movw	r22, r18
    263a:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>
		frame->size += req->size;
    263e:	89 81       	ldd	r24, Y+1	; 0x01
    2640:	9a 81       	ldd	r25, Y+2	; 0x02
    2642:	fc 01       	movw	r30, r24
    2644:	21 81       	ldd	r18, Z+1	; 0x01
    2646:	8d 81       	ldd	r24, Y+5	; 0x05
    2648:	9e 81       	ldd	r25, Y+6	; 0x06
    264a:	fc 01       	movw	r30, r24
    264c:	87 85       	ldd	r24, Z+15	; 0x0f
    264e:	28 0f       	add	r18, r24
    2650:	89 81       	ldd	r24, Y+1	; 0x01
    2652:	9a 81       	ldd	r25, Y+2	; 0x02
    2654:	fc 01       	movw	r30, r24
    2656:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    2658:	89 81       	ldd	r24, Y+1	; 0x01
    265a:	9a 81       	ldd	r25, Y+2	; 0x02
    265c:	0e 94 1b 20 	call	0x4036	; 0x4036 <nwkTxBeaconFrame>
    2660:	3d c1       	rjmp	.+634    	; 0x28dc <nwkDataReqSendFrame+0x612>
	}
	else if(req->options != 0)
    2662:	8d 81       	ldd	r24, Y+5	; 0x05
    2664:	9e 81       	ldd	r25, Y+6	; 0x06
    2666:	fc 01       	movw	r30, r24
    2668:	81 85       	ldd	r24, Z+9	; 0x09
    266a:	92 85       	ldd	r25, Z+10	; 0x0a
    266c:	89 2b       	or	r24, r25
    266e:	09 f4       	brne	.+2      	; 0x2672 <nwkDataReqSendFrame+0x3a8>
    2670:	35 c1       	rjmp	.+618    	; 0x28dc <nwkDataReqSendFrame+0x612>
	{
		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    2672:	8d 81       	ldd	r24, Y+5	; 0x05
    2674:	9e 81       	ldd	r25, Y+6	; 0x06
    2676:	fc 01       	movw	r30, r24
    2678:	81 85       	ldd	r24, Z+9	; 0x09
    267a:	92 85       	ldd	r25, Z+10	; 0x0a
    267c:	84 70       	andi	r24, 0x04	; 4
    267e:	99 27       	eor	r25, r25
    2680:	21 e0       	ldi	r18, 0x01	; 1
    2682:	89 2b       	or	r24, r25
    2684:	09 f4       	brne	.+2      	; 0x2688 <nwkDataReqSendFrame+0x3be>
    2686:	20 e0       	ldi	r18, 0x00	; 0
    2688:	89 81       	ldd	r24, Y+1	; 0x01
    268a:	9a 81       	ldd	r25, Y+2	; 0x02
    268c:	8a 57       	subi	r24, 0x7A	; 122
    268e:	9f 4f       	sbci	r25, 0xFF	; 255
    2690:	fc 01       	movw	r30, r24
    2692:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    2694:	8d 81       	ldd	r24, Y+5	; 0x05
    2696:	9e 81       	ldd	r25, Y+6	; 0x06
    2698:	fc 01       	movw	r30, r24
    269a:	81 85       	ldd	r24, Z+9	; 0x09
    269c:	92 85       	ldd	r25, Z+10	; 0x0a
    269e:	81 70       	andi	r24, 0x01	; 1
    26a0:	99 27       	eor	r25, r25
    26a2:	21 e0       	ldi	r18, 0x01	; 1
    26a4:	89 2b       	or	r24, r25
    26a6:	09 f4       	brne	.+2      	; 0x26aa <nwkDataReqSendFrame+0x3e0>
    26a8:	20 e0       	ldi	r18, 0x00	; 0
    26aa:	89 81       	ldd	r24, Y+1	; 0x01
    26ac:	9a 81       	ldd	r25, Y+2	; 0x02
    26ae:	21 70       	andi	r18, 0x01	; 1
    26b0:	fc 01       	movw	r30, r24
    26b2:	33 85       	ldd	r19, Z+11	; 0x0b
    26b4:	3e 7f       	andi	r19, 0xFE	; 254
    26b6:	23 2b       	or	r18, r19
    26b8:	fc 01       	movw	r30, r24
    26ba:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    26bc:	8d 81       	ldd	r24, Y+5	; 0x05
    26be:	9e 81       	ldd	r25, Y+6	; 0x06
    26c0:	fc 01       	movw	r30, r24
    26c2:	81 85       	ldd	r24, Z+9	; 0x09
    26c4:	92 85       	ldd	r25, Z+10	; 0x0a
    26c6:	88 70       	andi	r24, 0x08	; 8
    26c8:	99 27       	eor	r25, r25
    26ca:	21 e0       	ldi	r18, 0x01	; 1
    26cc:	89 2b       	or	r24, r25
    26ce:	09 f4       	brne	.+2      	; 0x26d2 <nwkDataReqSendFrame+0x408>
    26d0:	20 e0       	ldi	r18, 0x00	; 0
    26d2:	89 81       	ldd	r24, Y+1	; 0x01
    26d4:	9a 81       	ldd	r25, Y+2	; 0x02
    26d6:	21 70       	andi	r18, 0x01	; 1
    26d8:	22 0f       	add	r18, r18
    26da:	22 0f       	add	r18, r18
    26dc:	fc 01       	movw	r30, r24
    26de:	33 85       	ldd	r19, Z+11	; 0x0b
    26e0:	3b 7f       	andi	r19, 0xFB	; 251
    26e2:	23 2b       	or	r18, r19
    26e4:	fc 01       	movw	r30, r24
    26e6:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    26e8:	8d 81       	ldd	r24, Y+5	; 0x05
    26ea:	9e 81       	ldd	r25, Y+6	; 0x06
    26ec:	fc 01       	movw	r30, r24
    26ee:	81 85       	ldd	r24, Z+9	; 0x09
    26f0:	92 85       	ldd	r25, Z+10	; 0x0a
    26f2:	80 72       	andi	r24, 0x20	; 32
    26f4:	99 27       	eor	r25, r25
    26f6:	21 e0       	ldi	r18, 0x01	; 1
    26f8:	89 2b       	or	r24, r25
    26fa:	09 f4       	brne	.+2      	; 0x26fe <nwkDataReqSendFrame+0x434>
    26fc:	20 e0       	ldi	r18, 0x00	; 0
    26fe:	89 81       	ldd	r24, Y+1	; 0x01
    2700:	9a 81       	ldd	r25, Y+2	; 0x02
    2702:	21 70       	andi	r18, 0x01	; 1
    2704:	22 95       	swap	r18
    2706:	20 7f       	andi	r18, 0xF0	; 240
    2708:	fc 01       	movw	r30, r24
    270a:	33 85       	ldd	r19, Z+11	; 0x0b
    270c:	3f 7e       	andi	r19, 0xEF	; 239
    270e:	23 2b       	or	r18, r19
    2710:	fc 01       	movw	r30, r24
    2712:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    2714:	8d 81       	ldd	r24, Y+5	; 0x05
    2716:	9e 81       	ldd	r25, Y+6	; 0x06
    2718:	fc 01       	movw	r30, r24
    271a:	81 85       	ldd	r24, Z+9	; 0x09
    271c:	92 85       	ldd	r25, Z+10	; 0x0a
    271e:	80 71       	andi	r24, 0x10	; 16
    2720:	99 27       	eor	r25, r25
    2722:	21 e0       	ldi	r18, 0x01	; 1
    2724:	89 2b       	or	r24, r25
    2726:	09 f4       	brne	.+2      	; 0x272a <nwkDataReqSendFrame+0x460>
    2728:	20 e0       	ldi	r18, 0x00	; 0
    272a:	89 81       	ldd	r24, Y+1	; 0x01
    272c:	9a 81       	ldd	r25, Y+2	; 0x02
    272e:	21 70       	andi	r18, 0x01	; 1
    2730:	22 0f       	add	r18, r18
    2732:	22 0f       	add	r18, r18
    2734:	22 0f       	add	r18, r18
    2736:	fc 01       	movw	r30, r24
    2738:	33 85       	ldd	r19, Z+11	; 0x0b
    273a:	37 7f       	andi	r19, 0xF7	; 247
    273c:	23 2b       	or	r18, r19
    273e:	fc 01       	movw	r30, r24
    2740:	23 87       	std	Z+11, r18	; 0x0b

		if(frame->header.nwkFcf.multicast)
    2742:	89 81       	ldd	r24, Y+1	; 0x01
    2744:	9a 81       	ldd	r25, Y+2	; 0x02
    2746:	fc 01       	movw	r30, r24
    2748:	83 85       	ldd	r24, Z+11	; 0x0b
    274a:	88 70       	andi	r24, 0x08	; 8
    274c:	88 23       	and	r24, r24
    274e:	09 f4       	brne	.+2      	; 0x2752 <nwkDataReqSendFrame+0x488>
    2750:	62 c0       	rjmp	.+196    	; 0x2816 <nwkDataReqSendFrame+0x54c>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    2752:	89 81       	ldd	r24, Y+1	; 0x01
    2754:	9a 81       	ldd	r25, Y+2	; 0x02
    2756:	8f 57       	subi	r24, 0x7F	; 127
    2758:	9f 4f       	sbci	r25, 0xFF	; 255
    275a:	fc 01       	movw	r30, r24
    275c:	80 81       	ld	r24, Z
    275e:	91 81       	ldd	r25, Z+1	; 0x01
    2760:	9c 83       	std	Y+4, r25	; 0x04
    2762:	8b 83       	std	Y+3, r24	; 0x03

			mcHeader->memberRadius = req->memberRadius;
    2764:	8d 81       	ldd	r24, Y+5	; 0x05
    2766:	9e 81       	ldd	r25, Y+6	; 0x06
    2768:	fc 01       	movw	r30, r24
    276a:	83 85       	ldd	r24, Z+11	; 0x0b
    276c:	28 2f       	mov	r18, r24
    276e:	2f 70       	andi	r18, 0x0F	; 15
    2770:	8b 81       	ldd	r24, Y+3	; 0x03
    2772:	9c 81       	ldd	r25, Y+4	; 0x04
    2774:	2f 70       	andi	r18, 0x0F	; 15
    2776:	fc 01       	movw	r30, r24
    2778:	31 81       	ldd	r19, Z+1	; 0x01
    277a:	30 7f       	andi	r19, 0xF0	; 240
    277c:	23 2b       	or	r18, r19
    277e:	fc 01       	movw	r30, r24
    2780:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    2782:	8d 81       	ldd	r24, Y+5	; 0x05
    2784:	9e 81       	ldd	r25, Y+6	; 0x06
    2786:	fc 01       	movw	r30, r24
    2788:	83 85       	ldd	r24, Z+11	; 0x0b
    278a:	28 2f       	mov	r18, r24
    278c:	2f 70       	andi	r18, 0x0F	; 15
    278e:	8b 81       	ldd	r24, Y+3	; 0x03
    2790:	9c 81       	ldd	r25, Y+4	; 0x04
    2792:	22 95       	swap	r18
    2794:	20 7f       	andi	r18, 0xF0	; 240
    2796:	fc 01       	movw	r30, r24
    2798:	31 81       	ldd	r19, Z+1	; 0x01
    279a:	3f 70       	andi	r19, 0x0F	; 15
    279c:	23 2b       	or	r18, r19
    279e:	fc 01       	movw	r30, r24
    27a0:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    27a2:	8d 81       	ldd	r24, Y+5	; 0x05
    27a4:	9e 81       	ldd	r25, Y+6	; 0x06
    27a6:	fc 01       	movw	r30, r24
    27a8:	84 85       	ldd	r24, Z+12	; 0x0c
    27aa:	28 2f       	mov	r18, r24
    27ac:	2f 70       	andi	r18, 0x0F	; 15
    27ae:	8b 81       	ldd	r24, Y+3	; 0x03
    27b0:	9c 81       	ldd	r25, Y+4	; 0x04
    27b2:	2f 70       	andi	r18, 0x0F	; 15
    27b4:	fc 01       	movw	r30, r24
    27b6:	30 81       	ld	r19, Z
    27b8:	30 7f       	andi	r19, 0xF0	; 240
    27ba:	23 2b       	or	r18, r19
    27bc:	fc 01       	movw	r30, r24
    27be:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    27c0:	8d 81       	ldd	r24, Y+5	; 0x05
    27c2:	9e 81       	ldd	r25, Y+6	; 0x06
    27c4:	fc 01       	movw	r30, r24
    27c6:	84 85       	ldd	r24, Z+12	; 0x0c
    27c8:	28 2f       	mov	r18, r24
    27ca:	2f 70       	andi	r18, 0x0F	; 15
    27cc:	8b 81       	ldd	r24, Y+3	; 0x03
    27ce:	9c 81       	ldd	r25, Y+4	; 0x04
    27d0:	22 95       	swap	r18
    27d2:	20 7f       	andi	r18, 0xF0	; 240
    27d4:	fc 01       	movw	r30, r24
    27d6:	30 81       	ld	r19, Z
    27d8:	3f 70       	andi	r19, 0x0F	; 15
    27da:	23 2b       	or	r18, r19
    27dc:	fc 01       	movw	r30, r24
    27de:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    27e0:	89 81       	ldd	r24, Y+1	; 0x01
    27e2:	9a 81       	ldd	r25, Y+2	; 0x02
    27e4:	8f 57       	subi	r24, 0x7F	; 127
    27e6:	9f 4f       	sbci	r25, 0xFF	; 255
    27e8:	fc 01       	movw	r30, r24
    27ea:	80 81       	ld	r24, Z
    27ec:	91 81       	ldd	r25, Z+1	; 0x01
    27ee:	9c 01       	movw	r18, r24
    27f0:	2e 5f       	subi	r18, 0xFE	; 254
    27f2:	3f 4f       	sbci	r19, 0xFF	; 255
    27f4:	89 81       	ldd	r24, Y+1	; 0x01
    27f6:	9a 81       	ldd	r25, Y+2	; 0x02
    27f8:	8f 57       	subi	r24, 0x7F	; 127
    27fa:	9f 4f       	sbci	r25, 0xFF	; 255
    27fc:	fc 01       	movw	r30, r24
    27fe:	31 83       	std	Z+1, r19	; 0x01
    2800:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    2802:	89 81       	ldd	r24, Y+1	; 0x01
    2804:	9a 81       	ldd	r25, Y+2	; 0x02
    2806:	fc 01       	movw	r30, r24
    2808:	81 81       	ldd	r24, Z+1	; 0x01
    280a:	22 e0       	ldi	r18, 0x02	; 2
    280c:	28 0f       	add	r18, r24
    280e:	89 81       	ldd	r24, Y+1	; 0x01
    2810:	9a 81       	ldd	r25, Y+2	; 0x02
    2812:	fc 01       	movw	r30, r24
    2814:	21 83       	std	Z+1, r18	; 0x01
		}
#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2816:	80 91 44 3a 	lds	r24, 0x3A44	; 0x803a44 <nwkIb+0x4>
    281a:	8f 5f       	subi	r24, 0xFF	; 255
    281c:	80 93 44 3a 	sts	0x3A44, r24	; 0x803a44 <nwkIb+0x4>
    2820:	20 91 44 3a 	lds	r18, 0x3A44	; 0x803a44 <nwkIb+0x4>
    2824:	89 81       	ldd	r24, Y+1	; 0x01
    2826:	9a 81       	ldd	r25, Y+2	; 0x02
    2828:	fc 01       	movw	r30, r24
    282a:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    282c:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    2830:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	9a 81       	ldd	r25, Y+2	; 0x02
    2838:	fc 01       	movw	r30, r24
    283a:	36 87       	std	Z+14, r19	; 0x0e
    283c:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    283e:	8d 81       	ldd	r24, Y+5	; 0x05
    2840:	9e 81       	ldd	r25, Y+6	; 0x06
    2842:	fc 01       	movw	r30, r24
    2844:	25 81       	ldd	r18, Z+5	; 0x05
    2846:	36 81       	ldd	r19, Z+6	; 0x06
    2848:	89 81       	ldd	r24, Y+1	; 0x01
    284a:	9a 81       	ldd	r25, Y+2	; 0x02
    284c:	fc 01       	movw	r30, r24
    284e:	30 8b       	std	Z+16, r19	; 0x10
    2850:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2852:	8d 81       	ldd	r24, Y+5	; 0x05
    2854:	9e 81       	ldd	r25, Y+6	; 0x06
    2856:	fc 01       	movw	r30, r24
    2858:	80 85       	ldd	r24, Z+8	; 0x08
    285a:	28 2f       	mov	r18, r24
    285c:	2f 70       	andi	r18, 0x0F	; 15
    285e:	89 81       	ldd	r24, Y+1	; 0x01
    2860:	9a 81       	ldd	r25, Y+2	; 0x02
    2862:	2f 70       	andi	r18, 0x0F	; 15
    2864:	fc 01       	movw	r30, r24
    2866:	31 89       	ldd	r19, Z+17	; 0x11
    2868:	30 7f       	andi	r19, 0xF0	; 240
    286a:	23 2b       	or	r18, r19
    286c:	fc 01       	movw	r30, r24
    286e:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    2870:	8d 81       	ldd	r24, Y+5	; 0x05
    2872:	9e 81       	ldd	r25, Y+6	; 0x06
    2874:	fc 01       	movw	r30, r24
    2876:	87 81       	ldd	r24, Z+7	; 0x07
    2878:	28 2f       	mov	r18, r24
    287a:	2f 70       	andi	r18, 0x0F	; 15
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	9a 81       	ldd	r25, Y+2	; 0x02
    2880:	22 95       	swap	r18
    2882:	20 7f       	andi	r18, 0xF0	; 240
    2884:	fc 01       	movw	r30, r24
    2886:	31 89       	ldd	r19, Z+17	; 0x11
    2888:	3f 70       	andi	r19, 0x0F	; 15
    288a:	23 2b       	or	r18, r19
    288c:	fc 01       	movw	r30, r24
    288e:	21 8b       	std	Z+17, r18	; 0x11

		memcpy(frame->payload, req->data, req->size);
    2890:	8d 81       	ldd	r24, Y+5	; 0x05
    2892:	9e 81       	ldd	r25, Y+6	; 0x06
    2894:	fc 01       	movw	r30, r24
    2896:	87 85       	ldd	r24, Z+15	; 0x0f
    2898:	48 2f       	mov	r20, r24
    289a:	50 e0       	ldi	r21, 0x00	; 0
    289c:	8d 81       	ldd	r24, Y+5	; 0x05
    289e:	9e 81       	ldd	r25, Y+6	; 0x06
    28a0:	fc 01       	movw	r30, r24
    28a2:	25 85       	ldd	r18, Z+13	; 0x0d
    28a4:	36 85       	ldd	r19, Z+14	; 0x0e
    28a6:	89 81       	ldd	r24, Y+1	; 0x01
    28a8:	9a 81       	ldd	r25, Y+2	; 0x02
    28aa:	8f 57       	subi	r24, 0x7F	; 127
    28ac:	9f 4f       	sbci	r25, 0xFF	; 255
    28ae:	fc 01       	movw	r30, r24
    28b0:	80 81       	ld	r24, Z
    28b2:	91 81       	ldd	r25, Z+1	; 0x01
    28b4:	b9 01       	movw	r22, r18
    28b6:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>
		frame->size += req->size;
    28ba:	89 81       	ldd	r24, Y+1	; 0x01
    28bc:	9a 81       	ldd	r25, Y+2	; 0x02
    28be:	fc 01       	movw	r30, r24
    28c0:	21 81       	ldd	r18, Z+1	; 0x01
    28c2:	8d 81       	ldd	r24, Y+5	; 0x05
    28c4:	9e 81       	ldd	r25, Y+6	; 0x06
    28c6:	fc 01       	movw	r30, r24
    28c8:	87 85       	ldd	r24, Z+15	; 0x0f
    28ca:	28 0f       	add	r18, r24
    28cc:	89 81       	ldd	r24, Y+1	; 0x01
    28ce:	9a 81       	ldd	r25, Y+2	; 0x02
    28d0:	fc 01       	movw	r30, r24
    28d2:	21 83       	std	Z+1, r18	; 0x01

		nwkTxFrame(frame);
    28d4:	89 81       	ldd	r24, Y+1	; 0x01
    28d6:	9a 81       	ldd	r25, Y+2	; 0x02
    28d8:	0e 94 2d 21 	call	0x425a	; 0x425a <nwkTxFrame>
	}
	req->frame = frame;
    28dc:	8d 81       	ldd	r24, Y+5	; 0x05
    28de:	9e 81       	ldd	r25, Y+6	; 0x06
    28e0:	29 81       	ldd	r18, Y+1	; 0x01
    28e2:	3a 81       	ldd	r19, Y+2	; 0x02
    28e4:	fc 01       	movw	r30, r24
    28e6:	33 83       	std	Z+3, r19	; 0x03
    28e8:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    28ea:	8d 81       	ldd	r24, Y+5	; 0x05
    28ec:	9e 81       	ldd	r25, Y+6	; 0x06
    28ee:	21 e0       	ldi	r18, 0x01	; 1
    28f0:	fc 01       	movw	r30, r24
    28f2:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    28f4:	89 81       	ldd	r24, Y+1	; 0x01
    28f6:	9a 81       	ldd	r25, Y+2	; 0x02
    28f8:	89 57       	subi	r24, 0x79	; 121
    28fa:	9f 4f       	sbci	r25, 0xFF	; 255
    28fc:	2c e8       	ldi	r18, 0x8C	; 140
    28fe:	34 e1       	ldi	r19, 0x14	; 20
    2900:	fc 01       	movw	r30, r24
    2902:	31 83       	std	Z+1, r19	; 0x01
    2904:	20 83       	st	Z, r18
}
    2906:	26 96       	adiw	r28, 0x06	; 6
    2908:	0f b6       	in	r0, 0x3f	; 63
    290a:	f8 94       	cli
    290c:	de bf       	out	0x3e, r29	; 62
    290e:	0f be       	out	0x3f, r0	; 63
    2910:	cd bf       	out	0x3d, r28	; 61
    2912:	df 91       	pop	r29
    2914:	cf 91       	pop	r28
    2916:	08 95       	ret

00002918 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2918:	cf 93       	push	r28
    291a:	df 93       	push	r29
    291c:	00 d0       	rcall	.+0      	; 0x291e <nwkDataReqTxConf+0x6>
    291e:	00 d0       	rcall	.+0      	; 0x2920 <nwkDataReqTxConf+0x8>
    2920:	cd b7       	in	r28, 0x3d	; 61
    2922:	de b7       	in	r29, 0x3e	; 62
    2924:	9c 83       	std	Y+4, r25	; 0x04
    2926:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2928:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <nwkDataReqQueue>
    292c:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    2930:	9a 83       	std	Y+2, r25	; 0x02
    2932:	89 83       	std	Y+1, r24	; 0x01
    2934:	2b c0       	rjmp	.+86     	; 0x298c <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    2936:	89 81       	ldd	r24, Y+1	; 0x01
    2938:	9a 81       	ldd	r25, Y+2	; 0x02
    293a:	fc 01       	movw	r30, r24
    293c:	22 81       	ldd	r18, Z+2	; 0x02
    293e:	33 81       	ldd	r19, Z+3	; 0x03
    2940:	8b 81       	ldd	r24, Y+3	; 0x03
    2942:	9c 81       	ldd	r25, Y+4	; 0x04
    2944:	28 17       	cp	r18, r24
    2946:	39 07       	cpc	r19, r25
    2948:	d1 f4       	brne	.+52     	; 0x297e <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    294a:	8b 81       	ldd	r24, Y+3	; 0x03
    294c:	9c 81       	ldd	r25, Y+4	; 0x04
    294e:	8d 57       	subi	r24, 0x7D	; 125
    2950:	9f 4f       	sbci	r25, 0xFF	; 255
    2952:	fc 01       	movw	r30, r24
    2954:	20 81       	ld	r18, Z
    2956:	89 81       	ldd	r24, Y+1	; 0x01
    2958:	9a 81       	ldd	r25, Y+2	; 0x02
    295a:	fc 01       	movw	r30, r24
    295c:	22 8b       	std	Z+18, r18	; 0x12
			req->control = frame->tx.control;
    295e:	8b 81       	ldd	r24, Y+3	; 0x03
    2960:	9c 81       	ldd	r25, Y+4	; 0x04
    2962:	8a 57       	subi	r24, 0x7A	; 122
    2964:	9f 4f       	sbci	r25, 0xFF	; 255
    2966:	fc 01       	movw	r30, r24
    2968:	20 81       	ld	r18, Z
    296a:	89 81       	ldd	r24, Y+1	; 0x01
    296c:	9a 81       	ldd	r25, Y+2	; 0x02
    296e:	fc 01       	movw	r30, r24
    2970:	23 8b       	std	Z+19, r18	; 0x13
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2972:	89 81       	ldd	r24, Y+1	; 0x01
    2974:	9a 81       	ldd	r25, Y+2	; 0x02
    2976:	22 e0       	ldi	r18, 0x02	; 2
    2978:	fc 01       	movw	r30, r24
    297a:	24 83       	std	Z+4, r18	; 0x04
			break;
    297c:	0b c0       	rjmp	.+22     	; 0x2994 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    297e:	89 81       	ldd	r24, Y+1	; 0x01
    2980:	9a 81       	ldd	r25, Y+2	; 0x02
    2982:	fc 01       	movw	r30, r24
    2984:	80 81       	ld	r24, Z
    2986:	91 81       	ldd	r25, Z+1	; 0x01
    2988:	9a 83       	std	Y+2, r25	; 0x02
    298a:	89 83       	std	Y+1, r24	; 0x01
    298c:	89 81       	ldd	r24, Y+1	; 0x01
    298e:	9a 81       	ldd	r25, Y+2	; 0x02
    2990:	89 2b       	or	r24, r25
    2992:	89 f6       	brne	.-94     	; 0x2936 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}
	
	nwkFrameFree(frame);
    2994:	8b 81       	ldd	r24, Y+3	; 0x03
    2996:	9c 81       	ldd	r25, Y+4	; 0x04
    2998:	0e 94 98 16 	call	0x2d30	; 0x2d30 <nwkFrameFree>
}
    299c:	00 00       	nop
    299e:	0f 90       	pop	r0
    29a0:	0f 90       	pop	r0
    29a2:	0f 90       	pop	r0
    29a4:	0f 90       	pop	r0
    29a6:	df 91       	pop	r29
    29a8:	cf 91       	pop	r28
    29aa:	08 95       	ret

000029ac <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    29ac:	cf 93       	push	r28
    29ae:	df 93       	push	r29
    29b0:	00 d0       	rcall	.+0      	; 0x29b2 <nwkDataReqConfirm+0x6>
    29b2:	00 d0       	rcall	.+0      	; 0x29b4 <nwkDataReqConfirm+0x8>
    29b4:	cd b7       	in	r28, 0x3d	; 61
    29b6:	de b7       	in	r29, 0x3e	; 62
    29b8:	9c 83       	std	Y+4, r25	; 0x04
    29ba:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    29bc:	20 91 28 03 	lds	r18, 0x0328	; 0x800328 <nwkDataReqQueue>
    29c0:	30 91 29 03 	lds	r19, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    29c4:	8b 81       	ldd	r24, Y+3	; 0x03
    29c6:	9c 81       	ldd	r25, Y+4	; 0x04
    29c8:	28 17       	cp	r18, r24
    29ca:	39 07       	cpc	r19, r25
    29cc:	61 f4       	brne	.+24     	; 0x29e6 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    29ce:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <nwkDataReqQueue>
    29d2:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    29d6:	fc 01       	movw	r30, r24
    29d8:	80 81       	ld	r24, Z
    29da:	91 81       	ldd	r25, Z+1	; 0x01
    29dc:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <nwkDataReqQueue+0x1>
    29e0:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <nwkDataReqQueue>
    29e4:	25 c0       	rjmp	.+74     	; 0x2a30 <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    29e6:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <nwkDataReqQueue>
    29ea:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    29ee:	9a 83       	std	Y+2, r25	; 0x02
    29f0:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    29f2:	07 c0       	rjmp	.+14     	; 0x2a02 <nwkDataReqConfirm+0x56>
			prev = prev->next;
    29f4:	89 81       	ldd	r24, Y+1	; 0x01
    29f6:	9a 81       	ldd	r25, Y+2	; 0x02
    29f8:	fc 01       	movw	r30, r24
    29fa:	80 81       	ld	r24, Z
    29fc:	91 81       	ldd	r25, Z+1	; 0x01
    29fe:	9a 83       	std	Y+2, r25	; 0x02
    2a00:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2a02:	89 81       	ldd	r24, Y+1	; 0x01
    2a04:	9a 81       	ldd	r25, Y+2	; 0x02
    2a06:	fc 01       	movw	r30, r24
    2a08:	20 81       	ld	r18, Z
    2a0a:	31 81       	ldd	r19, Z+1	; 0x01
    2a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a0e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a10:	28 17       	cp	r18, r24
    2a12:	39 07       	cpc	r19, r25
    2a14:	79 f7       	brne	.-34     	; 0x29f4 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2a16:	89 81       	ldd	r24, Y+1	; 0x01
    2a18:	9a 81       	ldd	r25, Y+2	; 0x02
    2a1a:	fc 01       	movw	r30, r24
    2a1c:	80 81       	ld	r24, Z
    2a1e:	91 81       	ldd	r25, Z+1	; 0x01
    2a20:	fc 01       	movw	r30, r24
    2a22:	20 81       	ld	r18, Z
    2a24:	31 81       	ldd	r19, Z+1	; 0x01
    2a26:	89 81       	ldd	r24, Y+1	; 0x01
    2a28:	9a 81       	ldd	r25, Y+2	; 0x02
    2a2a:	fc 01       	movw	r30, r24
    2a2c:	31 83       	std	Z+1, r19	; 0x01
    2a2e:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    2a30:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    2a34:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2a38:	01 97       	sbiw	r24, 0x01	; 1
    2a3a:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2a3e:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>

	if(req->confirm != NULL)
    2a42:	8b 81       	ldd	r24, Y+3	; 0x03
    2a44:	9c 81       	ldd	r25, Y+4	; 0x04
    2a46:	fc 01       	movw	r30, r24
    2a48:	80 89       	ldd	r24, Z+16	; 0x10
    2a4a:	91 89       	ldd	r25, Z+17	; 0x11
    2a4c:	89 2b       	or	r24, r25
    2a4e:	49 f0       	breq	.+18     	; 0x2a62 <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    2a50:	8b 81       	ldd	r24, Y+3	; 0x03
    2a52:	9c 81       	ldd	r25, Y+4	; 0x04
    2a54:	fc 01       	movw	r30, r24
    2a56:	20 89       	ldd	r18, Z+16	; 0x10
    2a58:	31 89       	ldd	r19, Z+17	; 0x11
    2a5a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a5c:	9c 81       	ldd	r25, Y+4	; 0x04
    2a5e:	f9 01       	movw	r30, r18
    2a60:	09 95       	icall
	}
}
    2a62:	00 00       	nop
    2a64:	0f 90       	pop	r0
    2a66:	0f 90       	pop	r0
    2a68:	0f 90       	pop	r0
    2a6a:	0f 90       	pop	r0
    2a6c:	df 91       	pop	r29
    2a6e:	cf 91       	pop	r28
    2a70:	08 95       	ret

00002a72 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2a72:	cf 93       	push	r28
    2a74:	df 93       	push	r29
    2a76:	00 d0       	rcall	.+0      	; 0x2a78 <nwkDataReqTaskHandler+0x6>
    2a78:	cd b7       	in	r28, 0x3d	; 61
    2a7a:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2a7c:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <nwkDataReqQueue>
    2a80:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <nwkDataReqQueue+0x1>
    2a84:	9a 83       	std	Y+2, r25	; 0x02
    2a86:	89 83       	std	Y+1, r24	; 0x01
    2a88:	21 c0       	rjmp	.+66     	; 0x2acc <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    2a8a:	89 81       	ldd	r24, Y+1	; 0x01
    2a8c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a8e:	fc 01       	movw	r30, r24
    2a90:	84 81       	ldd	r24, Z+4	; 0x04
    2a92:	88 2f       	mov	r24, r24
    2a94:	90 e0       	ldi	r25, 0x00	; 0
    2a96:	81 30       	cpi	r24, 0x01	; 1
    2a98:	91 05       	cpc	r25, r1
    2a9a:	81 f0       	breq	.+32     	; 0x2abc <nwkDataReqTaskHandler+0x4a>
    2a9c:	82 30       	cpi	r24, 0x02	; 2
    2a9e:	91 05       	cpc	r25, r1
    2aa0:	41 f0       	breq	.+16     	; 0x2ab2 <nwkDataReqTaskHandler+0x40>
    2aa2:	89 2b       	or	r24, r25
    2aa4:	09 f0       	breq	.+2      	; 0x2aa8 <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    2aa6:	0b c0       	rjmp	.+22     	; 0x2abe <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    2aa8:	89 81       	ldd	r24, Y+1	; 0x01
    2aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    2aac:	0e 94 65 11 	call	0x22ca	; 0x22ca <nwkDataReqSendFrame>
			return;
    2ab0:	11 c0       	rjmp	.+34     	; 0x2ad4 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    2ab2:	89 81       	ldd	r24, Y+1	; 0x01
    2ab4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab6:	0e 94 d6 14 	call	0x29ac	; 0x29ac <nwkDataReqConfirm>
			
			return;
    2aba:	0c c0       	rjmp	.+24     	; 0x2ad4 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    2abc:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2abe:	89 81       	ldd	r24, Y+1	; 0x01
    2ac0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac2:	fc 01       	movw	r30, r24
    2ac4:	80 81       	ld	r24, Z
    2ac6:	91 81       	ldd	r25, Z+1	; 0x01
    2ac8:	9a 83       	std	Y+2, r25	; 0x02
    2aca:	89 83       	std	Y+1, r24	; 0x01
    2acc:	89 81       	ldd	r24, Y+1	; 0x01
    2ace:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad0:	89 2b       	or	r24, r25
    2ad2:	d9 f6       	brne	.-74     	; 0x2a8a <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    2ad4:	0f 90       	pop	r0
    2ad6:	0f 90       	pop	r0
    2ad8:	df 91       	pop	r29
    2ada:	cf 91       	pop	r28
    2adc:	08 95       	ret

00002ade <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    2ade:	cf 93       	push	r28
    2ae0:	df 93       	push	r29
    2ae2:	1f 92       	push	r1
    2ae4:	cd b7       	in	r28, 0x3d	; 61
    2ae6:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2ae8:	19 82       	std	Y+1, r1	; 0x01
    2aea:	10 c0       	rjmp	.+32     	; 0x2b0c <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2aec:	89 81       	ldd	r24, Y+1	; 0x01
    2aee:	28 2f       	mov	r18, r24
    2af0:	30 e0       	ldi	r19, 0x00	; 0
    2af2:	49 e8       	ldi	r20, 0x89	; 137
    2af4:	42 9f       	mul	r20, r18
    2af6:	c0 01       	movw	r24, r0
    2af8:	43 9f       	mul	r20, r19
    2afa:	90 0d       	add	r25, r0
    2afc:	11 24       	eor	r1, r1
    2afe:	86 5d       	subi	r24, 0xD6	; 214
    2b00:	9c 4f       	sbci	r25, 0xFC	; 252
    2b02:	fc 01       	movw	r30, r24
    2b04:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2b06:	89 81       	ldd	r24, Y+1	; 0x01
    2b08:	8f 5f       	subi	r24, 0xFF	; 255
    2b0a:	89 83       	std	Y+1, r24	; 0x01
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	84 31       	cpi	r24, 0x14	; 20
    2b10:	68 f3       	brcs	.-38     	; 0x2aec <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    2b12:	00 00       	nop
    2b14:	0f 90       	pop	r0
    2b16:	df 91       	pop	r29
    2b18:	cf 91       	pop	r28
    2b1a:	08 95       	ret

00002b1c <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2b1c:	cf 93       	push	r28
    2b1e:	df 93       	push	r29
    2b20:	1f 92       	push	r1
    2b22:	cd b7       	in	r28, 0x3d	; 61
    2b24:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2b26:	19 82       	std	Y+1, r1	; 0x01
    2b28:	61 c0       	rjmp	.+194    	; 0x2bec <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2b2a:	89 81       	ldd	r24, Y+1	; 0x01
    2b2c:	28 2f       	mov	r18, r24
    2b2e:	30 e0       	ldi	r19, 0x00	; 0
    2b30:	49 e8       	ldi	r20, 0x89	; 137
    2b32:	42 9f       	mul	r20, r18
    2b34:	c0 01       	movw	r24, r0
    2b36:	43 9f       	mul	r20, r19
    2b38:	90 0d       	add	r25, r0
    2b3a:	11 24       	eor	r1, r1
    2b3c:	86 5d       	subi	r24, 0xD6	; 214
    2b3e:	9c 4f       	sbci	r25, 0xFC	; 252
    2b40:	fc 01       	movw	r30, r24
    2b42:	80 81       	ld	r24, Z
    2b44:	88 23       	and	r24, r24
    2b46:	09 f0       	breq	.+2      	; 0x2b4a <nwkFrameAlloc+0x2e>
    2b48:	4e c0       	rjmp	.+156    	; 0x2be6 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2b4a:	89 81       	ldd	r24, Y+1	; 0x01
    2b4c:	28 2f       	mov	r18, r24
    2b4e:	30 e0       	ldi	r19, 0x00	; 0
    2b50:	49 e8       	ldi	r20, 0x89	; 137
    2b52:	42 9f       	mul	r20, r18
    2b54:	c0 01       	movw	r24, r0
    2b56:	43 9f       	mul	r20, r19
    2b58:	90 0d       	add	r25, r0
    2b5a:	11 24       	eor	r1, r1
    2b5c:	86 5d       	subi	r24, 0xD6	; 214
    2b5e:	9c 4f       	sbci	r25, 0xFC	; 252
    2b60:	49 e8       	ldi	r20, 0x89	; 137
    2b62:	50 e0       	ldi	r21, 0x00	; 0
    2b64:	60 e0       	ldi	r22, 0x00	; 0
    2b66:	70 e0       	ldi	r23, 0x00	; 0
    2b68:	0e 94 12 5a 	call	0xb424	; 0xb424 <memset>
			nwkFrameFrames[i].size = 0;
    2b6c:	89 81       	ldd	r24, Y+1	; 0x01
    2b6e:	28 2f       	mov	r18, r24
    2b70:	30 e0       	ldi	r19, 0x00	; 0
    2b72:	49 e8       	ldi	r20, 0x89	; 137
    2b74:	42 9f       	mul	r20, r18
    2b76:	c0 01       	movw	r24, r0
    2b78:	43 9f       	mul	r20, r19
    2b7a:	90 0d       	add	r25, r0
    2b7c:	11 24       	eor	r1, r1
    2b7e:	85 5d       	subi	r24, 0xD5	; 213
    2b80:	9c 4f       	sbci	r25, 0xFC	; 252
    2b82:	fc 01       	movw	r30, r24
    2b84:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    2b86:	89 81       	ldd	r24, Y+1	; 0x01
    2b88:	48 2f       	mov	r20, r24
    2b8a:	50 e0       	ldi	r21, 0x00	; 0
    2b8c:	89 81       	ldd	r24, Y+1	; 0x01
    2b8e:	28 2f       	mov	r18, r24
    2b90:	30 e0       	ldi	r19, 0x00	; 0
    2b92:	69 e8       	ldi	r22, 0x89	; 137
    2b94:	62 9f       	mul	r22, r18
    2b96:	c0 01       	movw	r24, r0
    2b98:	63 9f       	mul	r22, r19
    2b9a:	90 0d       	add	r25, r0
    2b9c:	11 24       	eor	r1, r1
    2b9e:	02 96       	adiw	r24, 0x02	; 2
    2ba0:	9c 01       	movw	r18, r24
    2ba2:	26 5d       	subi	r18, 0xD6	; 214
    2ba4:	3c 4f       	sbci	r19, 0xFC	; 252
    2ba6:	69 e8       	ldi	r22, 0x89	; 137
    2ba8:	64 9f       	mul	r22, r20
    2baa:	c0 01       	movw	r24, r0
    2bac:	65 9f       	mul	r22, r21
    2bae:	90 0d       	add	r25, r0
    2bb0:	11 24       	eor	r1, r1
    2bb2:	85 55       	subi	r24, 0x55	; 85
    2bb4:	9c 4f       	sbci	r25, 0xFC	; 252
    2bb6:	fc 01       	movw	r30, r24
    2bb8:	31 83       	std	Z+1, r19	; 0x01
    2bba:	20 83       	st	Z, r18
			nwkIb.lock++;
    2bbc:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    2bc0:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2bc4:	01 96       	adiw	r24, 0x01	; 1
    2bc6:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2bca:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    2bce:	89 81       	ldd	r24, Y+1	; 0x01
    2bd0:	28 2f       	mov	r18, r24
    2bd2:	30 e0       	ldi	r19, 0x00	; 0
    2bd4:	49 e8       	ldi	r20, 0x89	; 137
    2bd6:	42 9f       	mul	r20, r18
    2bd8:	c0 01       	movw	r24, r0
    2bda:	43 9f       	mul	r20, r19
    2bdc:	90 0d       	add	r25, r0
    2bde:	11 24       	eor	r1, r1
    2be0:	86 5d       	subi	r24, 0xD6	; 214
    2be2:	9c 4f       	sbci	r25, 0xFC	; 252
    2be4:	09 c0       	rjmp	.+18     	; 0x2bf8 <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2be6:	89 81       	ldd	r24, Y+1	; 0x01
    2be8:	8f 5f       	subi	r24, 0xFF	; 255
    2bea:	89 83       	std	Y+1, r24	; 0x01
    2bec:	89 81       	ldd	r24, Y+1	; 0x01
    2bee:	84 31       	cpi	r24, 0x14	; 20
    2bf0:	08 f4       	brcc	.+2      	; 0x2bf4 <nwkFrameAlloc+0xd8>
    2bf2:	9b cf       	rjmp	.-202    	; 0x2b2a <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2bf4:	80 e0       	ldi	r24, 0x00	; 0
    2bf6:	90 e0       	ldi	r25, 0x00	; 0
}
    2bf8:	0f 90       	pop	r0
    2bfa:	df 91       	pop	r29
    2bfc:	cf 91       	pop	r28
    2bfe:	08 95       	ret

00002c00 <nwkFrameAlloc_LLDN>:

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
    2c00:	cf 93       	push	r28
    2c02:	df 93       	push	r29
    2c04:	00 d0       	rcall	.+0      	; 0x2c06 <nwkFrameAlloc_LLDN+0x6>
    2c06:	cd b7       	in	r28, 0x3d	; 61
    2c08:	de b7       	in	r29, 0x3e	; 62
    2c0a:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2c0c:	19 82       	std	Y+1, r1	; 0x01
    2c0e:	85 c0       	rjmp	.+266    	; 0x2d1a <nwkFrameAlloc_LLDN+0x11a>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2c10:	89 81       	ldd	r24, Y+1	; 0x01
    2c12:	28 2f       	mov	r18, r24
    2c14:	30 e0       	ldi	r19, 0x00	; 0
    2c16:	49 e8       	ldi	r20, 0x89	; 137
    2c18:	42 9f       	mul	r20, r18
    2c1a:	c0 01       	movw	r24, r0
    2c1c:	43 9f       	mul	r20, r19
    2c1e:	90 0d       	add	r25, r0
    2c20:	11 24       	eor	r1, r1
    2c22:	86 5d       	subi	r24, 0xD6	; 214
    2c24:	9c 4f       	sbci	r25, 0xFC	; 252
    2c26:	fc 01       	movw	r30, r24
    2c28:	80 81       	ld	r24, Z
    2c2a:	88 23       	and	r24, r24
    2c2c:	09 f0       	breq	.+2      	; 0x2c30 <nwkFrameAlloc_LLDN+0x30>
    2c2e:	72 c0       	rjmp	.+228    	; 0x2d14 <nwkFrameAlloc_LLDN+0x114>
			// clear memory of previous frame
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	28 2f       	mov	r18, r24
    2c34:	30 e0       	ldi	r19, 0x00	; 0
    2c36:	49 e8       	ldi	r20, 0x89	; 137
    2c38:	42 9f       	mul	r20, r18
    2c3a:	c0 01       	movw	r24, r0
    2c3c:	43 9f       	mul	r20, r19
    2c3e:	90 0d       	add	r25, r0
    2c40:	11 24       	eor	r1, r1
    2c42:	86 5d       	subi	r24, 0xD6	; 214
    2c44:	9c 4f       	sbci	r25, 0xFC	; 252
    2c46:	49 e8       	ldi	r20, 0x89	; 137
    2c48:	50 e0       	ldi	r21, 0x00	; 0
    2c4a:	60 e0       	ldi	r22, 0x00	; 0
    2c4c:	70 e0       	ldi	r23, 0x00	; 0
    2c4e:	0e 94 12 5a 	call	0xb424	; 0xb424 <memset>
			// store in size initial size of frame, only it's MHR structure
			if(beacon_frame)
    2c52:	8a 81       	ldd	r24, Y+2	; 0x02
    2c54:	88 23       	and	r24, r24
    2c56:	79 f0       	breq	.+30     	; 0x2c76 <nwkFrameAlloc_LLDN+0x76>
			{
				nwkFrameFrames[i].size = sizeof(NwkFrameBeaconHeaderLLDN_t);
    2c58:	89 81       	ldd	r24, Y+1	; 0x01
    2c5a:	28 2f       	mov	r18, r24
    2c5c:	30 e0       	ldi	r19, 0x00	; 0
    2c5e:	49 e8       	ldi	r20, 0x89	; 137
    2c60:	42 9f       	mul	r20, r18
    2c62:	c0 01       	movw	r24, r0
    2c64:	43 9f       	mul	r20, r19
    2c66:	90 0d       	add	r25, r0
    2c68:	11 24       	eor	r1, r1
    2c6a:	85 5d       	subi	r24, 0xD5	; 213
    2c6c:	9c 4f       	sbci	r25, 0xFC	; 252
    2c6e:	28 e0       	ldi	r18, 0x08	; 8
    2c70:	fc 01       	movw	r30, r24
    2c72:	20 83       	st	Z, r18
    2c74:	0e c0       	rjmp	.+28     	; 0x2c92 <nwkFrameAlloc_LLDN+0x92>
			}
			else
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
    2c76:	89 81       	ldd	r24, Y+1	; 0x01
    2c78:	28 2f       	mov	r18, r24
    2c7a:	30 e0       	ldi	r19, 0x00	; 0
    2c7c:	49 e8       	ldi	r20, 0x89	; 137
    2c7e:	42 9f       	mul	r20, r18
    2c80:	c0 01       	movw	r24, r0
    2c82:	43 9f       	mul	r20, r19
    2c84:	90 0d       	add	r25, r0
    2c86:	11 24       	eor	r1, r1
    2c88:	85 5d       	subi	r24, 0xD5	; 213
    2c8a:	9c 4f       	sbci	r25, 0xFC	; 252
    2c8c:	23 e0       	ldi	r18, 0x03	; 3
    2c8e:	fc 01       	movw	r30, r24
    2c90:	20 83       	st	Z, r18
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	48 2f       	mov	r20, r24
    2c96:	50 e0       	ldi	r21, 0x00	; 0
    2c98:	89 81       	ldd	r24, Y+1	; 0x01
    2c9a:	28 2f       	mov	r18, r24
    2c9c:	30 e0       	ldi	r19, 0x00	; 0
    2c9e:	69 e8       	ldi	r22, 0x89	; 137
    2ca0:	62 9f       	mul	r22, r18
    2ca2:	c0 01       	movw	r24, r0
    2ca4:	63 9f       	mul	r22, r19
    2ca6:	90 0d       	add	r25, r0
    2ca8:	11 24       	eor	r1, r1
    2caa:	02 96       	adiw	r24, 0x02	; 2
    2cac:	9c 01       	movw	r18, r24
    2cae:	26 5d       	subi	r18, 0xD6	; 214
    2cb0:	3c 4f       	sbci	r19, 0xFC	; 252
							+ nwkFrameFrames[i].size;
    2cb2:	89 81       	ldd	r24, Y+1	; 0x01
    2cb4:	68 2f       	mov	r22, r24
    2cb6:	70 e0       	ldi	r23, 0x00	; 0
    2cb8:	e9 e8       	ldi	r30, 0x89	; 137
    2cba:	e6 9f       	mul	r30, r22
    2cbc:	c0 01       	movw	r24, r0
    2cbe:	e7 9f       	mul	r30, r23
    2cc0:	90 0d       	add	r25, r0
    2cc2:	11 24       	eor	r1, r1
    2cc4:	85 5d       	subi	r24, 0xD5	; 213
    2cc6:	9c 4f       	sbci	r25, 0xFC	; 252
    2cc8:	fc 01       	movw	r30, r24
    2cca:	80 81       	ld	r24, Z
    2ccc:	88 2f       	mov	r24, r24
    2cce:	90 e0       	ldi	r25, 0x00	; 0
    2cd0:	28 0f       	add	r18, r24
    2cd2:	39 1f       	adc	r19, r25
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    2cd4:	69 e8       	ldi	r22, 0x89	; 137
    2cd6:	64 9f       	mul	r22, r20
    2cd8:	c0 01       	movw	r24, r0
    2cda:	65 9f       	mul	r22, r21
    2cdc:	90 0d       	add	r25, r0
    2cde:	11 24       	eor	r1, r1
    2ce0:	85 55       	subi	r24, 0x55	; 85
    2ce2:	9c 4f       	sbci	r25, 0xFC	; 252
    2ce4:	fc 01       	movw	r30, r24
    2ce6:	31 83       	std	Z+1, r19	; 0x01
    2ce8:	20 83       	st	Z, r18
							+ nwkFrameFrames[i].size;

			nwkIb.lock++;
    2cea:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    2cee:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2cf2:	01 96       	adiw	r24, 0x01	; 1
    2cf4:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2cf8:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    2cfc:	89 81       	ldd	r24, Y+1	; 0x01
    2cfe:	28 2f       	mov	r18, r24
    2d00:	30 e0       	ldi	r19, 0x00	; 0
    2d02:	49 e8       	ldi	r20, 0x89	; 137
    2d04:	42 9f       	mul	r20, r18
    2d06:	c0 01       	movw	r24, r0
    2d08:	43 9f       	mul	r20, r19
    2d0a:	90 0d       	add	r25, r0
    2d0c:	11 24       	eor	r1, r1
    2d0e:	86 5d       	subi	r24, 0xD6	; 214
    2d10:	9c 4f       	sbci	r25, 0xFC	; 252
    2d12:	09 c0       	rjmp	.+18     	; 0x2d26 <nwkFrameAlloc_LLDN+0x126>
}

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2d14:	89 81       	ldd	r24, Y+1	; 0x01
    2d16:	8f 5f       	subi	r24, 0xFF	; 255
    2d18:	89 83       	std	Y+1, r24	; 0x01
    2d1a:	89 81       	ldd	r24, Y+1	; 0x01
    2d1c:	84 31       	cpi	r24, 0x14	; 20
    2d1e:	08 f4       	brcc	.+2      	; 0x2d22 <nwkFrameAlloc_LLDN+0x122>
    2d20:	77 cf       	rjmp	.-274    	; 0x2c10 <nwkFrameAlloc_LLDN+0x10>

			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2d22:	80 e0       	ldi	r24, 0x00	; 0
    2d24:	90 e0       	ldi	r25, 0x00	; 0
}
    2d26:	0f 90       	pop	r0
    2d28:	0f 90       	pop	r0
    2d2a:	df 91       	pop	r29
    2d2c:	cf 91       	pop	r28
    2d2e:	08 95       	ret

00002d30 <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    2d30:	cf 93       	push	r28
    2d32:	df 93       	push	r29
    2d34:	00 d0       	rcall	.+0      	; 0x2d36 <nwkFrameFree+0x6>
    2d36:	cd b7       	in	r28, 0x3d	; 61
    2d38:	de b7       	in	r29, 0x3e	; 62
    2d3a:	9a 83       	std	Y+2, r25	; 0x02
    2d3c:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    2d3e:	89 81       	ldd	r24, Y+1	; 0x01
    2d40:	9a 81       	ldd	r25, Y+2	; 0x02
    2d42:	fc 01       	movw	r30, r24
    2d44:	10 82       	st	Z, r1
	nwkIb.lock--;
    2d46:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    2d4a:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    2d4e:	01 97       	sbiw	r24, 0x01	; 1
    2d50:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    2d54:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
}
    2d58:	00 00       	nop
    2d5a:	0f 90       	pop	r0
    2d5c:	0f 90       	pop	r0
    2d5e:	df 91       	pop	r29
    2d60:	cf 91       	pop	r28
    2d62:	08 95       	ret

00002d64 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    2d64:	cf 93       	push	r28
    2d66:	df 93       	push	r29
    2d68:	00 d0       	rcall	.+0      	; 0x2d6a <nwkFrameNext+0x6>
    2d6a:	cd b7       	in	r28, 0x3d	; 61
    2d6c:	de b7       	in	r29, 0x3e	; 62
    2d6e:	9a 83       	std	Y+2, r25	; 0x02
    2d70:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    2d72:	89 81       	ldd	r24, Y+1	; 0x01
    2d74:	9a 81       	ldd	r25, Y+2	; 0x02
    2d76:	89 2b       	or	r24, r25
    2d78:	29 f4       	brne	.+10     	; 0x2d84 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    2d7a:	8a e2       	ldi	r24, 0x2A	; 42
    2d7c:	93 e0       	ldi	r25, 0x03	; 3
    2d7e:	9a 83       	std	Y+2, r25	; 0x02
    2d80:	89 83       	std	Y+1, r24	; 0x01
    2d82:	16 c0       	rjmp	.+44     	; 0x2db0 <nwkFrameNext+0x4c>
	} else {
		frame++;
    2d84:	89 81       	ldd	r24, Y+1	; 0x01
    2d86:	9a 81       	ldd	r25, Y+2	; 0x02
    2d88:	87 57       	subi	r24, 0x77	; 119
    2d8a:	9f 4f       	sbci	r25, 0xFF	; 255
    2d8c:	9a 83       	std	Y+2, r25	; 0x02
    2d8e:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2d90:	0f c0       	rjmp	.+30     	; 0x2db0 <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	9a 81       	ldd	r25, Y+2	; 0x02
    2d96:	fc 01       	movw	r30, r24
    2d98:	80 81       	ld	r24, Z
    2d9a:	88 23       	and	r24, r24
    2d9c:	19 f0       	breq	.+6      	; 0x2da4 <nwkFrameNext+0x40>
			return frame;
    2d9e:	89 81       	ldd	r24, Y+1	; 0x01
    2da0:	9a 81       	ldd	r25, Y+2	; 0x02
    2da2:	0d c0       	rjmp	.+26     	; 0x2dbe <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2da4:	89 81       	ldd	r24, Y+1	; 0x01
    2da6:	9a 81       	ldd	r25, Y+2	; 0x02
    2da8:	87 57       	subi	r24, 0x77	; 119
    2daa:	9f 4f       	sbci	r25, 0xFF	; 255
    2dac:	9a 83       	std	Y+2, r25	; 0x02
    2dae:	89 83       	std	Y+1, r24	; 0x01
    2db0:	89 81       	ldd	r24, Y+1	; 0x01
    2db2:	9a 81       	ldd	r25, Y+2	; 0x02
    2db4:	8e 5d       	subi	r24, 0xDE	; 222
    2db6:	9d 40       	sbci	r25, 0x0D	; 13
    2db8:	60 f3       	brcs	.-40     	; 0x2d92 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2dba:	80 e0       	ldi	r24, 0x00	; 0
    2dbc:	90 e0       	ldi	r25, 0x00	; 0
}
    2dbe:	0f 90       	pop	r0
    2dc0:	0f 90       	pop	r0
    2dc2:	df 91       	pop	r29
    2dc4:	cf 91       	pop	r28
    2dc6:	08 95       	ret

00002dc8 <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    2dc8:	cf 93       	push	r28
    2dca:	df 93       	push	r29
    2dcc:	00 d0       	rcall	.+0      	; 0x2dce <nwkFrameCommandInit+0x6>
    2dce:	cd b7       	in	r28, 0x3d	; 61
    2dd0:	de b7       	in	r29, 0x3e	; 62
    2dd2:	9a 83       	std	Y+2, r25	; 0x02
    2dd4:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    2dd6:	89 81       	ldd	r24, Y+1	; 0x01
    2dd8:	9a 81       	ldd	r25, Y+2	; 0x02
    2dda:	8d 57       	subi	r24, 0x7D	; 125
    2ddc:	9f 4f       	sbci	r25, 0xFF	; 255
    2dde:	fc 01       	movw	r30, r24
    2de0:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2de2:	80 91 44 3a 	lds	r24, 0x3A44	; 0x803a44 <nwkIb+0x4>
    2de6:	8f 5f       	subi	r24, 0xFF	; 255
    2de8:	80 93 44 3a 	sts	0x3A44, r24	; 0x803a44 <nwkIb+0x4>
    2dec:	20 91 44 3a 	lds	r18, 0x3A44	; 0x803a44 <nwkIb+0x4>
    2df0:	89 81       	ldd	r24, Y+1	; 0x01
    2df2:	9a 81       	ldd	r25, Y+2	; 0x02
    2df4:	fc 01       	movw	r30, r24
    2df6:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    2df8:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    2dfc:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    2e00:	89 81       	ldd	r24, Y+1	; 0x01
    2e02:	9a 81       	ldd	r25, Y+2	; 0x02
    2e04:	fc 01       	movw	r30, r24
    2e06:	36 87       	std	Z+14, r19	; 0x0e
    2e08:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2e0a:	00 00       	nop
    2e0c:	0f 90       	pop	r0
    2e0e:	0f 90       	pop	r0
    2e10:	df 91       	pop	r29
    2e12:	cf 91       	pop	r28
    2e14:	08 95       	ret

00002e16 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    2e16:	cf 93       	push	r28
    2e18:	df 93       	push	r29
    2e1a:	1f 92       	push	r1
    2e1c:	cd b7       	in	r28, 0x3d	; 61
    2e1e:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2e20:	19 82       	std	Y+1, r1	; 0x01
    2e22:	0f c0       	rjmp	.+30     	; 0x2e42 <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    2e24:	89 81       	ldd	r24, Y+1	; 0x01
    2e26:	88 2f       	mov	r24, r24
    2e28:	90 e0       	ldi	r25, 0x00	; 0
    2e2a:	88 0f       	add	r24, r24
    2e2c:	99 1f       	adc	r25, r25
    2e2e:	82 52       	subi	r24, 0x22	; 34
    2e30:	92 4f       	sbci	r25, 0xF2	; 242
    2e32:	2f ef       	ldi	r18, 0xFF	; 255
    2e34:	3f ef       	ldi	r19, 0xFF	; 255
    2e36:	fc 01       	movw	r30, r24
    2e38:	31 83       	std	Z+1, r19	; 0x01
    2e3a:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2e3c:	89 81       	ldd	r24, Y+1	; 0x01
    2e3e:	8f 5f       	subi	r24, 0xFF	; 255
    2e40:	89 83       	std	Y+1, r24	; 0x01
    2e42:	89 81       	ldd	r24, Y+1	; 0x01
    2e44:	83 30       	cpi	r24, 0x03	; 3
    2e46:	70 f3       	brcs	.-36     	; 0x2e24 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    2e48:	00 00       	nop
    2e4a:	0f 90       	pop	r0
    2e4c:	df 91       	pop	r29
    2e4e:	cf 91       	pop	r28
    2e50:	08 95       	ret

00002e52 <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    2e52:	cf 93       	push	r28
    2e54:	df 93       	push	r29
    2e56:	00 d0       	rcall	.+0      	; 0x2e58 <NWK_GroupAdd+0x6>
    2e58:	cd b7       	in	r28, 0x3d	; 61
    2e5a:	de b7       	in	r29, 0x3e	; 62
    2e5c:	9a 83       	std	Y+2, r25	; 0x02
    2e5e:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    2e60:	89 81       	ldd	r24, Y+1	; 0x01
    2e62:	9a 81       	ldd	r25, Y+2	; 0x02
    2e64:	bc 01       	movw	r22, r24
    2e66:	8f ef       	ldi	r24, 0xFF	; 255
    2e68:	9f ef       	ldi	r25, 0xFF	; 255
    2e6a:	0e 94 76 17 	call	0x2eec	; 0x2eec <nwkGroupSwitch>
}
    2e6e:	0f 90       	pop	r0
    2e70:	0f 90       	pop	r0
    2e72:	df 91       	pop	r29
    2e74:	cf 91       	pop	r28
    2e76:	08 95       	ret

00002e78 <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    2e78:	cf 93       	push	r28
    2e7a:	df 93       	push	r29
    2e7c:	00 d0       	rcall	.+0      	; 0x2e7e <NWK_GroupRemove+0x6>
    2e7e:	cd b7       	in	r28, 0x3d	; 61
    2e80:	de b7       	in	r29, 0x3e	; 62
    2e82:	9a 83       	std	Y+2, r25	; 0x02
    2e84:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    2e86:	89 81       	ldd	r24, Y+1	; 0x01
    2e88:	9a 81       	ldd	r25, Y+2	; 0x02
    2e8a:	6f ef       	ldi	r22, 0xFF	; 255
    2e8c:	7f ef       	ldi	r23, 0xFF	; 255
    2e8e:	0e 94 76 17 	call	0x2eec	; 0x2eec <nwkGroupSwitch>
}
    2e92:	0f 90       	pop	r0
    2e94:	0f 90       	pop	r0
    2e96:	df 91       	pop	r29
    2e98:	cf 91       	pop	r28
    2e9a:	08 95       	ret

00002e9c <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    2e9c:	cf 93       	push	r28
    2e9e:	df 93       	push	r29
    2ea0:	00 d0       	rcall	.+0      	; 0x2ea2 <NWK_GroupIsMember+0x6>
    2ea2:	1f 92       	push	r1
    2ea4:	cd b7       	in	r28, 0x3d	; 61
    2ea6:	de b7       	in	r29, 0x3e	; 62
    2ea8:	9b 83       	std	Y+3, r25	; 0x03
    2eaa:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2eac:	19 82       	std	Y+1, r1	; 0x01
    2eae:	14 c0       	rjmp	.+40     	; 0x2ed8 <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    2eb0:	89 81       	ldd	r24, Y+1	; 0x01
    2eb2:	88 2f       	mov	r24, r24
    2eb4:	90 e0       	ldi	r25, 0x00	; 0
    2eb6:	88 0f       	add	r24, r24
    2eb8:	99 1f       	adc	r25, r25
    2eba:	82 52       	subi	r24, 0x22	; 34
    2ebc:	92 4f       	sbci	r25, 0xF2	; 242
    2ebe:	fc 01       	movw	r30, r24
    2ec0:	20 81       	ld	r18, Z
    2ec2:	31 81       	ldd	r19, Z+1	; 0x01
    2ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec6:	9b 81       	ldd	r25, Y+3	; 0x03
    2ec8:	28 17       	cp	r18, r24
    2eca:	39 07       	cpc	r19, r25
    2ecc:	11 f4       	brne	.+4      	; 0x2ed2 <NWK_GroupIsMember+0x36>
			return true;
    2ece:	81 e0       	ldi	r24, 0x01	; 1
    2ed0:	07 c0       	rjmp	.+14     	; 0x2ee0 <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2ed2:	89 81       	ldd	r24, Y+1	; 0x01
    2ed4:	8f 5f       	subi	r24, 0xFF	; 255
    2ed6:	89 83       	std	Y+1, r24	; 0x01
    2ed8:	89 81       	ldd	r24, Y+1	; 0x01
    2eda:	83 30       	cpi	r24, 0x03	; 3
    2edc:	48 f3       	brcs	.-46     	; 0x2eb0 <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    2ede:	80 e0       	ldi	r24, 0x00	; 0
}
    2ee0:	0f 90       	pop	r0
    2ee2:	0f 90       	pop	r0
    2ee4:	0f 90       	pop	r0
    2ee6:	df 91       	pop	r29
    2ee8:	cf 91       	pop	r28
    2eea:	08 95       	ret

00002eec <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    2eec:	cf 93       	push	r28
    2eee:	df 93       	push	r29
    2ef0:	00 d0       	rcall	.+0      	; 0x2ef2 <nwkGroupSwitch+0x6>
    2ef2:	00 d0       	rcall	.+0      	; 0x2ef4 <nwkGroupSwitch+0x8>
    2ef4:	1f 92       	push	r1
    2ef6:	cd b7       	in	r28, 0x3d	; 61
    2ef8:	de b7       	in	r29, 0x3e	; 62
    2efa:	9b 83       	std	Y+3, r25	; 0x03
    2efc:	8a 83       	std	Y+2, r24	; 0x02
    2efe:	7d 83       	std	Y+5, r23	; 0x05
    2f00:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2f02:	19 82       	std	Y+1, r1	; 0x01
    2f04:	20 c0       	rjmp	.+64     	; 0x2f46 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    2f06:	89 81       	ldd	r24, Y+1	; 0x01
    2f08:	88 2f       	mov	r24, r24
    2f0a:	90 e0       	ldi	r25, 0x00	; 0
    2f0c:	88 0f       	add	r24, r24
    2f0e:	99 1f       	adc	r25, r25
    2f10:	82 52       	subi	r24, 0x22	; 34
    2f12:	92 4f       	sbci	r25, 0xF2	; 242
    2f14:	fc 01       	movw	r30, r24
    2f16:	20 81       	ld	r18, Z
    2f18:	31 81       	ldd	r19, Z+1	; 0x01
    2f1a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f1c:	9b 81       	ldd	r25, Y+3	; 0x03
    2f1e:	28 17       	cp	r18, r24
    2f20:	39 07       	cpc	r19, r25
    2f22:	71 f4       	brne	.+28     	; 0x2f40 <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    2f24:	89 81       	ldd	r24, Y+1	; 0x01
    2f26:	88 2f       	mov	r24, r24
    2f28:	90 e0       	ldi	r25, 0x00	; 0
    2f2a:	88 0f       	add	r24, r24
    2f2c:	99 1f       	adc	r25, r25
    2f2e:	82 52       	subi	r24, 0x22	; 34
    2f30:	92 4f       	sbci	r25, 0xF2	; 242
    2f32:	2c 81       	ldd	r18, Y+4	; 0x04
    2f34:	3d 81       	ldd	r19, Y+5	; 0x05
    2f36:	fc 01       	movw	r30, r24
    2f38:	31 83       	std	Z+1, r19	; 0x01
    2f3a:	20 83       	st	Z, r18
			return true;
    2f3c:	81 e0       	ldi	r24, 0x01	; 1
    2f3e:	07 c0       	rjmp	.+14     	; 0x2f4e <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2f40:	89 81       	ldd	r24, Y+1	; 0x01
    2f42:	8f 5f       	subi	r24, 0xFF	; 255
    2f44:	89 83       	std	Y+1, r24	; 0x01
    2f46:	89 81       	ldd	r24, Y+1	; 0x01
    2f48:	83 30       	cpi	r24, 0x03	; 3
    2f4a:	e8 f2       	brcs	.-70     	; 0x2f06 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    2f4c:	80 e0       	ldi	r24, 0x00	; 0
}
    2f4e:	0f 90       	pop	r0
    2f50:	0f 90       	pop	r0
    2f52:	0f 90       	pop	r0
    2f54:	0f 90       	pop	r0
    2f56:	0f 90       	pop	r0
    2f58:	df 91       	pop	r29
    2f5a:	cf 91       	pop	r28
    2f5c:	08 95       	ret

00002f5e <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    2f5e:	cf 93       	push	r28
    2f60:	df 93       	push	r29
    2f62:	00 d0       	rcall	.+0      	; 0x2f64 <nwkFramePayloadSize+0x6>
    2f64:	cd b7       	in	r28, 0x3d	; 61
    2f66:	de b7       	in	r29, 0x3e	; 62
    2f68:	9a 83       	std	Y+2, r25	; 0x02
    2f6a:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    2f6c:	89 81       	ldd	r24, Y+1	; 0x01
    2f6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2f70:	fc 01       	movw	r30, r24
    2f72:	41 81       	ldd	r20, Z+1	; 0x01
    2f74:	89 81       	ldd	r24, Y+1	; 0x01
    2f76:	9a 81       	ldd	r25, Y+2	; 0x02
    2f78:	8f 57       	subi	r24, 0x7F	; 127
    2f7a:	9f 4f       	sbci	r25, 0xFF	; 255
    2f7c:	fc 01       	movw	r30, r24
    2f7e:	80 81       	ld	r24, Z
    2f80:	91 81       	ldd	r25, Z+1	; 0x01
    2f82:	9c 01       	movw	r18, r24
    2f84:	89 81       	ldd	r24, Y+1	; 0x01
    2f86:	9a 81       	ldd	r25, Y+2	; 0x02
    2f88:	02 96       	adiw	r24, 0x02	; 2
    2f8a:	b9 01       	movw	r22, r18
    2f8c:	68 1b       	sub	r22, r24
    2f8e:	79 0b       	sbc	r23, r25
    2f90:	cb 01       	movw	r24, r22
    2f92:	74 2f       	mov	r23, r20
    2f94:	78 1b       	sub	r23, r24
    2f96:	87 2f       	mov	r24, r23
}
    2f98:	0f 90       	pop	r0
    2f9a:	0f 90       	pop	r0
    2f9c:	df 91       	pop	r29
    2f9e:	cf 91       	pop	r28
    2fa0:	08 95       	ret

00002fa2 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2fa2:	cf 93       	push	r28
    2fa4:	df 93       	push	r29
    2fa6:	1f 92       	push	r1
    2fa8:	cd b7       	in	r28, 0x3d	; 61
    2faa:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2fac:	19 82       	std	Y+1, r1	; 0x01
    2fae:	11 c0       	rjmp	.+34     	; 0x2fd2 <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2fb0:	89 81       	ldd	r24, Y+1	; 0x01
    2fb2:	28 2f       	mov	r18, r24
    2fb4:	30 e0       	ldi	r19, 0x00	; 0
    2fb6:	c9 01       	movw	r24, r18
    2fb8:	88 0f       	add	r24, r24
    2fba:	99 1f       	adc	r25, r25
    2fbc:	88 0f       	add	r24, r24
    2fbe:	99 1f       	adc	r25, r25
    2fc0:	82 0f       	add	r24, r18
    2fc2:	93 1f       	adc	r25, r19
    2fc4:	88 51       	subi	r24, 0x18	; 24
    2fc6:	92 4f       	sbci	r25, 0xF2	; 242
    2fc8:	fc 01       	movw	r30, r24
    2fca:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2fcc:	89 81       	ldd	r24, Y+1	; 0x01
    2fce:	8f 5f       	subi	r24, 0xFF	; 255
    2fd0:	89 83       	std	Y+1, r24	; 0x01
    2fd2:	89 81       	ldd	r24, Y+1	; 0x01
    2fd4:	82 33       	cpi	r24, 0x32	; 50
    2fd6:	60 f3       	brcs	.-40     	; 0x2fb0 <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2fd8:	84 e6       	ldi	r24, 0x64	; 100
    2fda:	90 e0       	ldi	r25, 0x00	; 0
    2fdc:	a0 e0       	ldi	r26, 0x00	; 0
    2fde:	b0 e0       	ldi	r27, 0x00	; 0
    2fe0:	80 93 e5 0e 	sts	0x0EE5, r24	; 0x800ee5 <nwkRxDuplicateRejectionTimer+0x6>
    2fe4:	90 93 e6 0e 	sts	0x0EE6, r25	; 0x800ee6 <nwkRxDuplicateRejectionTimer+0x7>
    2fe8:	a0 93 e7 0e 	sts	0x0EE7, r26	; 0x800ee7 <nwkRxDuplicateRejectionTimer+0x8>
    2fec:	b0 93 e8 0e 	sts	0x0EE8, r27	; 0x800ee8 <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2ff0:	10 92 e9 0e 	sts	0x0EE9, r1	; 0x800ee9 <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2ff4:	89 ed       	ldi	r24, 0xD9	; 217
    2ff6:	99 e1       	ldi	r25, 0x19	; 25
    2ff8:	90 93 eb 0e 	sts	0x0EEB, r25	; 0x800eeb <nwkRxDuplicateRejectionTimer+0xc>
    2ffc:	80 93 ea 0e 	sts	0x0EEA, r24	; 0x800eea <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    3000:	6a ef       	ldi	r22, 0xFA	; 250
    3002:	7a e1       	ldi	r23, 0x1A	; 26
    3004:	80 e0       	ldi	r24, 0x00	; 0
    3006:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <NWK_OpenEndpoint>
}
    300a:	00 00       	nop
    300c:	0f 90       	pop	r0
    300e:	df 91       	pop	r29
    3010:	cf 91       	pop	r28
    3012:	08 95       	ret

00003014 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
    3014:	cf 93       	push	r28
    3016:	df 93       	push	r29
    3018:	00 d0       	rcall	.+0      	; 0x301a <PHY_DataInd+0x6>
    301a:	00 d0       	rcall	.+0      	; 0x301c <PHY_DataInd+0x8>
    301c:	cd b7       	in	r28, 0x3d	; 61
    301e:	de b7       	in	r29, 0x3e	; 62
    3020:	9c 83       	std	Y+4, r25	; 0x04
    3022:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame;
	/* implementar contador */
	
	// check frame control for a LL-Beacon frame
	
	if(ind->size > 25)
    3024:	8b 81       	ldd	r24, Y+3	; 0x03
    3026:	9c 81       	ldd	r25, Y+4	; 0x04
    3028:	fc 01       	movw	r30, r24
    302a:	82 81       	ldd	r24, Z+2	; 0x02
    302c:	8a 31       	cpi	r24, 0x1A	; 26
    302e:	08 f0       	brcs	.+2      	; 0x3032 <PHY_DataInd+0x1e>
    3030:	17 c1       	rjmp	.+558    	; 0x3260 <PHY_DataInd+0x24c>
// 	for (int i = 0; i < ind->size; i++)
// 	{
// 		printf("%hhx",ind->data[i]);
// 	}
// 	
	if(0x0c == ind->data[0])
    3032:	8b 81       	ldd	r24, Y+3	; 0x03
    3034:	9c 81       	ldd	r25, Y+4	; 0x04
    3036:	fc 01       	movw	r30, r24
    3038:	80 81       	ld	r24, Z
    303a:	91 81       	ldd	r25, Z+1	; 0x01
    303c:	fc 01       	movw	r30, r24
    303e:	80 81       	ld	r24, Z
    3040:	8c 30       	cpi	r24, 0x0C	; 12
    3042:	41 f4       	brne	.+16     	; 0x3054 <PHY_DataInd+0x40>
	{
		if(ind->size < sizeof(NwkFrameBeaconHeaderLLDN_t))
    3044:	8b 81       	ldd	r24, Y+3	; 0x03
    3046:	9c 81       	ldd	r25, Y+4	; 0x04
    3048:	fc 01       	movw	r30, r24
    304a:	82 81       	ldd	r24, Z+2	; 0x02
    304c:	88 30       	cpi	r24, 0x08	; 8
    304e:	08 f0       	brcs	.+2      	; 0x3052 <PHY_DataInd+0x3e>
    3050:	64 c0       	rjmp	.+200    	; 0x311a <PHY_DataInd+0x106>
		{
			return;
    3052:	13 c1       	rjmp	.+550    	; 0x327a <PHY_DataInd+0x266>
		}
	}
	// check frame control for a LL-MAC Command frame
	else if(0xcc == ind->data[0] || 0x8c == ind->data[0] || 0x4c == ind->data[0])
    3054:	8b 81       	ldd	r24, Y+3	; 0x03
    3056:	9c 81       	ldd	r25, Y+4	; 0x04
    3058:	fc 01       	movw	r30, r24
    305a:	80 81       	ld	r24, Z
    305c:	91 81       	ldd	r25, Z+1	; 0x01
    305e:	fc 01       	movw	r30, r24
    3060:	80 81       	ld	r24, Z
    3062:	8c 3c       	cpi	r24, 0xCC	; 204
    3064:	91 f0       	breq	.+36     	; 0x308a <PHY_DataInd+0x76>
    3066:	8b 81       	ldd	r24, Y+3	; 0x03
    3068:	9c 81       	ldd	r25, Y+4	; 0x04
    306a:	fc 01       	movw	r30, r24
    306c:	80 81       	ld	r24, Z
    306e:	91 81       	ldd	r25, Z+1	; 0x01
    3070:	fc 01       	movw	r30, r24
    3072:	80 81       	ld	r24, Z
    3074:	8c 38       	cpi	r24, 0x8C	; 140
    3076:	49 f0       	breq	.+18     	; 0x308a <PHY_DataInd+0x76>
    3078:	8b 81       	ldd	r24, Y+3	; 0x03
    307a:	9c 81       	ldd	r25, Y+4	; 0x04
    307c:	fc 01       	movw	r30, r24
    307e:	80 81       	ld	r24, Z
    3080:	91 81       	ldd	r25, Z+1	; 0x01
    3082:	fc 01       	movw	r30, r24
    3084:	80 81       	ld	r24, Z
    3086:	8c 34       	cpi	r24, 0x4C	; 76
    3088:	41 f4       	brne	.+16     	; 0x309a <PHY_DataInd+0x86>
	{
		if(ind->size < sizeof(NwkFrameGeneralHeaderLLDN_t))
    308a:	8b 81       	ldd	r24, Y+3	; 0x03
    308c:	9c 81       	ldd	r25, Y+4	; 0x04
    308e:	fc 01       	movw	r30, r24
    3090:	82 81       	ldd	r24, Z+2	; 0x02
    3092:	83 30       	cpi	r24, 0x03	; 3
    3094:	08 f0       	brcs	.+2      	; 0x3098 <PHY_DataInd+0x84>
    3096:	41 c0       	rjmp	.+130    	; 0x311a <PHY_DataInd+0x106>
		{
			return;
    3098:	f0 c0       	rjmp	.+480    	; 0x327a <PHY_DataInd+0x266>
		}
	}
	else if(0x88 == ind->data[1])
    309a:	8b 81       	ldd	r24, Y+3	; 0x03
    309c:	9c 81       	ldd	r25, Y+4	; 0x04
    309e:	fc 01       	movw	r30, r24
    30a0:	80 81       	ld	r24, Z
    30a2:	91 81       	ldd	r25, Z+1	; 0x01
    30a4:	01 96       	adiw	r24, 0x01	; 1
    30a6:	fc 01       	movw	r30, r24
    30a8:	80 81       	ld	r24, Z
    30aa:	88 38       	cpi	r24, 0x88	; 136
    30ac:	d1 f4       	brne	.+52     	; 0x30e2 <PHY_DataInd+0xce>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    30ae:	8b 81       	ldd	r24, Y+3	; 0x03
    30b0:	9c 81       	ldd	r25, Y+4	; 0x04
    30b2:	fc 01       	movw	r30, r24
    30b4:	80 81       	ld	r24, Z
    30b6:	91 81       	ldd	r25, Z+1	; 0x01
    30b8:	fc 01       	movw	r30, r24
    30ba:	80 81       	ld	r24, Z
    30bc:	81 36       	cpi	r24, 0x61	; 97
    30be:	51 f0       	breq	.+20     	; 0x30d4 <PHY_DataInd+0xc0>
    30c0:	8b 81       	ldd	r24, Y+3	; 0x03
    30c2:	9c 81       	ldd	r25, Y+4	; 0x04
    30c4:	fc 01       	movw	r30, r24
    30c6:	80 81       	ld	r24, Z
    30c8:	91 81       	ldd	r25, Z+1	; 0x01
    30ca:	fc 01       	movw	r30, r24
    30cc:	80 81       	ld	r24, Z
    30ce:	81 34       	cpi	r24, 0x41	; 65
    30d0:	09 f0       	breq	.+2      	; 0x30d4 <PHY_DataInd+0xc0>
    30d2:	c8 c0       	rjmp	.+400    	; 0x3264 <PHY_DataInd+0x250>
    30d4:	8b 81       	ldd	r24, Y+3	; 0x03
    30d6:	9c 81       	ldd	r25, Y+4	; 0x04
    30d8:	fc 01       	movw	r30, r24
    30da:	82 81       	ldd	r24, Z+2	; 0x02
    30dc:	80 31       	cpi	r24, 0x10	; 16
    30de:	e8 f4       	brcc	.+58     	; 0x311a <PHY_DataInd+0x106>
		{
			return;
    30e0:	c1 c0       	rjmp	.+386    	; 0x3264 <PHY_DataInd+0x250>
		}
	}
	else if(0x80 == ind->data[1])
    30e2:	8b 81       	ldd	r24, Y+3	; 0x03
    30e4:	9c 81       	ldd	r25, Y+4	; 0x04
    30e6:	fc 01       	movw	r30, r24
    30e8:	80 81       	ld	r24, Z
    30ea:	91 81       	ldd	r25, Z+1	; 0x01
    30ec:	01 96       	adiw	r24, 0x01	; 1
    30ee:	fc 01       	movw	r30, r24
    30f0:	80 81       	ld	r24, Z
    30f2:	80 38       	cpi	r24, 0x80	; 128
    30f4:	09 f0       	breq	.+2      	; 0x30f8 <PHY_DataInd+0xe4>
    30f6:	b8 c0       	rjmp	.+368    	; 0x3268 <PHY_DataInd+0x254>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    30f8:	8b 81       	ldd	r24, Y+3	; 0x03
    30fa:	9c 81       	ldd	r25, Y+4	; 0x04
    30fc:	fc 01       	movw	r30, r24
    30fe:	80 81       	ld	r24, Z
    3100:	91 81       	ldd	r25, Z+1	; 0x01
    3102:	fc 01       	movw	r30, r24
    3104:	80 81       	ld	r24, Z
    3106:	88 23       	and	r24, r24
    3108:	09 f0       	breq	.+2      	; 0x310c <PHY_DataInd+0xf8>
    310a:	b0 c0       	rjmp	.+352    	; 0x326c <PHY_DataInd+0x258>
    310c:	8b 81       	ldd	r24, Y+3	; 0x03
    310e:	9c 81       	ldd	r25, Y+4	; 0x04
    3110:	fc 01       	movw	r30, r24
    3112:	82 81       	ldd	r24, Z+2	; 0x02
    3114:	8b 30       	cpi	r24, 0x0B	; 11
    3116:	08 f4       	brcc	.+2      	; 0x311a <PHY_DataInd+0x106>
    3118:	a9 c0       	rjmp	.+338    	; 0x326c <PHY_DataInd+0x258>
	else
	{
		return;
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
    311a:	8b 81       	ldd	r24, Y+3	; 0x03
    311c:	9c 81       	ldd	r25, Y+4	; 0x04
    311e:	fc 01       	movw	r30, r24
    3120:	80 81       	ld	r24, Z
    3122:	91 81       	ldd	r25, Z+1	; 0x01
    3124:	01 96       	adiw	r24, 0x01	; 1
    3126:	fc 01       	movw	r30, r24
    3128:	80 81       	ld	r24, Z
    312a:	88 38       	cpi	r24, 0x88	; 136
    312c:	51 f0       	breq	.+20     	; 0x3142 <PHY_DataInd+0x12e>
    312e:	8b 81       	ldd	r24, Y+3	; 0x03
    3130:	9c 81       	ldd	r25, Y+4	; 0x04
    3132:	fc 01       	movw	r30, r24
    3134:	80 81       	ld	r24, Z
    3136:	91 81       	ldd	r25, Z+1	; 0x01
    3138:	01 96       	adiw	r24, 0x01	; 1
    313a:	fc 01       	movw	r30, r24
    313c:	80 81       	ld	r24, Z
    313e:	80 38       	cpi	r24, 0x80	; 128
    3140:	d9 f4       	brne	.+54     	; 0x3178 <PHY_DataInd+0x164>
	{
		if (NULL == (frame = nwkFrameAlloc())) {
    3142:	0e 94 8e 15 	call	0x2b1c	; 0x2b1c <nwkFrameAlloc>
    3146:	9a 83       	std	Y+2, r25	; 0x02
    3148:	89 83       	std	Y+1, r24	; 0x01
    314a:	89 81       	ldd	r24, Y+1	; 0x01
    314c:	9a 81       	ldd	r25, Y+2	; 0x02
    314e:	89 2b       	or	r24, r25
    3150:	09 f4       	brne	.+2      	; 0x3154 <PHY_DataInd+0x140>
    3152:	8e c0       	rjmp	.+284    	; 0x3270 <PHY_DataInd+0x25c>
			return;
		}
		// if frame received is NwkFrameHeader change state to Receveid
		// if frame receveid is a 802.15.4 beacon change state to Beacon
		frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    3154:	8b 81       	ldd	r24, Y+3	; 0x03
    3156:	9c 81       	ldd	r25, Y+4	; 0x04
    3158:	fc 01       	movw	r30, r24
    315a:	80 81       	ld	r24, Z
    315c:	91 81       	ldd	r25, Z+1	; 0x01
    315e:	01 96       	adiw	r24, 0x01	; 1
    3160:	fc 01       	movw	r30, r24
    3162:	80 81       	ld	r24, Z
    3164:	88 38       	cpi	r24, 0x88	; 136
    3166:	11 f4       	brne	.+4      	; 0x316c <PHY_DataInd+0x158>
    3168:	20 e2       	ldi	r18, 0x20	; 32
    316a:	01 c0       	rjmp	.+2      	; 0x316e <PHY_DataInd+0x15a>
    316c:	25 e2       	ldi	r18, 0x25	; 37
    316e:	89 81       	ldd	r24, Y+1	; 0x01
    3170:	9a 81       	ldd	r25, Y+2	; 0x02
    3172:	fc 01       	movw	r30, r24
    3174:	20 83       	st	Z, r18
    3176:	46 c0       	rjmp	.+140    	; 0x3204 <PHY_DataInd+0x1f0>
	}
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
    3178:	8b 81       	ldd	r24, Y+3	; 0x03
    317a:	9c 81       	ldd	r25, Y+4	; 0x04
    317c:	fc 01       	movw	r30, r24
    317e:	80 81       	ld	r24, Z
    3180:	91 81       	ldd	r25, Z+1	; 0x01
    3182:	fc 01       	movw	r30, r24
    3184:	80 81       	ld	r24, Z
    3186:	8c 30       	cpi	r24, 0x0C	; 12
    3188:	81 f4       	brne	.+32     	; 0x31aa <PHY_DataInd+0x196>
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
    318a:	81 e0       	ldi	r24, 0x01	; 1
    318c:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkFrameAlloc_LLDN>
    3190:	9a 83       	std	Y+2, r25	; 0x02
    3192:	89 83       	std	Y+1, r24	; 0x01
    3194:	89 81       	ldd	r24, Y+1	; 0x01
    3196:	9a 81       	ldd	r25, Y+2	; 0x02
    3198:	89 2b       	or	r24, r25
    319a:	09 f4       	brne	.+2      	; 0x319e <PHY_DataInd+0x18a>
    319c:	6b c0       	rjmp	.+214    	; 0x3274 <PHY_DataInd+0x260>
			return;
		}
		// if frame receveid is LL-Beacon change state to LLBEACON
		frame->state = NWK_RX_STATE_LLBEACON;
    319e:	89 81       	ldd	r24, Y+1	; 0x01
    31a0:	9a 81       	ldd	r25, Y+2	; 0x02
    31a2:	26 e2       	ldi	r18, 0x26	; 38
    31a4:	fc 01       	movw	r30, r24
    31a6:	20 83       	st	Z, r18
    31a8:	2d c0       	rjmp	.+90     	; 0x3204 <PHY_DataInd+0x1f0>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
    31aa:	80 e0       	ldi	r24, 0x00	; 0
    31ac:	0e 94 00 16 	call	0x2c00	; 0x2c00 <nwkFrameAlloc_LLDN>
    31b0:	9a 83       	std	Y+2, r25	; 0x02
    31b2:	89 83       	std	Y+1, r24	; 0x01
    31b4:	89 81       	ldd	r24, Y+1	; 0x01
    31b6:	9a 81       	ldd	r25, Y+2	; 0x02
    31b8:	89 2b       	or	r24, r25
    31ba:	09 f4       	brne	.+2      	; 0x31be <PHY_DataInd+0x1aa>
    31bc:	5d c0       	rjmp	.+186    	; 0x3278 <PHY_DataInd+0x264>
			return;
		}
		// if frame receveid is LL-AckFrame change state to LLACKFRAME
		// if frame receveid is LL-MACComand change state to LLCOMMAND
		if(ind->data[0] == 0x8c) 
    31be:	8b 81       	ldd	r24, Y+3	; 0x03
    31c0:	9c 81       	ldd	r25, Y+4	; 0x04
    31c2:	fc 01       	movw	r30, r24
    31c4:	80 81       	ld	r24, Z
    31c6:	91 81       	ldd	r25, Z+1	; 0x01
    31c8:	fc 01       	movw	r30, r24
    31ca:	80 81       	ld	r24, Z
    31cc:	8c 38       	cpi	r24, 0x8C	; 140
    31ce:	31 f4       	brne	.+12     	; 0x31dc <PHY_DataInd+0x1c8>
			frame->state = NWK_RX_STATE_LLACKFRAME;
    31d0:	89 81       	ldd	r24, Y+1	; 0x01
    31d2:	9a 81       	ldd	r25, Y+2	; 0x02
    31d4:	28 e2       	ldi	r18, 0x28	; 40
    31d6:	fc 01       	movw	r30, r24
    31d8:	20 83       	st	Z, r18
    31da:	14 c0       	rjmp	.+40     	; 0x3204 <PHY_DataInd+0x1f0>
		else if(ind->data[0] == 0xcc)
    31dc:	8b 81       	ldd	r24, Y+3	; 0x03
    31de:	9c 81       	ldd	r25, Y+4	; 0x04
    31e0:	fc 01       	movw	r30, r24
    31e2:	80 81       	ld	r24, Z
    31e4:	91 81       	ldd	r25, Z+1	; 0x01
    31e6:	fc 01       	movw	r30, r24
    31e8:	80 81       	ld	r24, Z
    31ea:	8c 3c       	cpi	r24, 0xCC	; 204
    31ec:	31 f4       	brne	.+12     	; 0x31fa <PHY_DataInd+0x1e6>
			frame->state = NWK_RX_STATE_LLCOMMAND;
    31ee:	89 81       	ldd	r24, Y+1	; 0x01
    31f0:	9a 81       	ldd	r25, Y+2	; 0x02
    31f2:	27 e2       	ldi	r18, 0x27	; 39
    31f4:	fc 01       	movw	r30, r24
    31f6:	20 83       	st	Z, r18
    31f8:	05 c0       	rjmp	.+10     	; 0x3204 <PHY_DataInd+0x1f0>
		else
			frame->state = NWK_RX_STATE_LLDATA;	
    31fa:	89 81       	ldd	r24, Y+1	; 0x01
    31fc:	9a 81       	ldd	r25, Y+2	; 0x02
    31fe:	29 e2       	ldi	r18, 0x29	; 41
    3200:	fc 01       	movw	r30, r24
    3202:	20 83       	st	Z, r18
	}

	frame->size = ind->size;
    3204:	8b 81       	ldd	r24, Y+3	; 0x03
    3206:	9c 81       	ldd	r25, Y+4	; 0x04
    3208:	fc 01       	movw	r30, r24
    320a:	22 81       	ldd	r18, Z+2	; 0x02
    320c:	89 81       	ldd	r24, Y+1	; 0x01
    320e:	9a 81       	ldd	r25, Y+2	; 0x02
    3210:	fc 01       	movw	r30, r24
    3212:	21 83       	std	Z+1, r18	; 0x01
// 	printf("\nframe->size = %hhx", frame->size);
	frame->rx.lqi = ind->lqi;
    3214:	8b 81       	ldd	r24, Y+3	; 0x03
    3216:	9c 81       	ldd	r25, Y+4	; 0x04
    3218:	fc 01       	movw	r30, r24
    321a:	23 81       	ldd	r18, Z+3	; 0x03
    321c:	89 81       	ldd	r24, Y+1	; 0x01
    321e:	9a 81       	ldd	r25, Y+2	; 0x02
    3220:	8d 57       	subi	r24, 0x7D	; 125
    3222:	9f 4f       	sbci	r25, 0xFF	; 255
    3224:	fc 01       	movw	r30, r24
    3226:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    3228:	8b 81       	ldd	r24, Y+3	; 0x03
    322a:	9c 81       	ldd	r25, Y+4	; 0x04
    322c:	fc 01       	movw	r30, r24
    322e:	24 81       	ldd	r18, Z+4	; 0x04
    3230:	89 81       	ldd	r24, Y+1	; 0x01
    3232:	9a 81       	ldd	r25, Y+2	; 0x02
    3234:	8c 57       	subi	r24, 0x7C	; 124
    3236:	9f 4f       	sbci	r25, 0xFF	; 255
    3238:	fc 01       	movw	r30, r24
    323a:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    323c:	8b 81       	ldd	r24, Y+3	; 0x03
    323e:	9c 81       	ldd	r25, Y+4	; 0x04
    3240:	fc 01       	movw	r30, r24
    3242:	82 81       	ldd	r24, Z+2	; 0x02
    3244:	48 2f       	mov	r20, r24
    3246:	50 e0       	ldi	r21, 0x00	; 0
    3248:	8b 81       	ldd	r24, Y+3	; 0x03
    324a:	9c 81       	ldd	r25, Y+4	; 0x04
    324c:	fc 01       	movw	r30, r24
    324e:	20 81       	ld	r18, Z
    3250:	31 81       	ldd	r19, Z+1	; 0x01
    3252:	89 81       	ldd	r24, Y+1	; 0x01
    3254:	9a 81       	ldd	r25, Y+2	; 0x02
    3256:	02 96       	adiw	r24, 0x02	; 2
    3258:	b9 01       	movw	r22, r18
    325a:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>
    325e:	0d c0       	rjmp	.+26     	; 0x327a <PHY_DataInd+0x266>
	/* implementar contador */
	
	// check frame control for a LL-Beacon frame
	
	if(ind->size > 25)
	return;
    3260:	00 00       	nop
    3262:	0b c0       	rjmp	.+22     	; 0x327a <PHY_DataInd+0x266>
	}
	else if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    3264:	00 00       	nop
    3266:	09 c0       	rjmp	.+18     	; 0x327a <PHY_DataInd+0x266>
			return;
		}
	}
	else
	{
		return;
    3268:	00 00       	nop
    326a:	07 c0       	rjmp	.+14     	; 0x327a <PHY_DataInd+0x266>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    326c:	00 00       	nop
    326e:	05 c0       	rjmp	.+10     	; 0x327a <PHY_DataInd+0x266>
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
	{
		if (NULL == (frame = nwkFrameAlloc())) {
			return;
    3270:	00 00       	nop
    3272:	03 c0       	rjmp	.+6      	; 0x327a <PHY_DataInd+0x266>
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
			return;
    3274:	00 00       	nop
    3276:	01 c0       	rjmp	.+2      	; 0x327a <PHY_DataInd+0x266>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
			return;
    3278:	00 00       	nop
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
// 	printf("\nframe->payload[2] = %hhx", frame->payload[2]);

}
    327a:	0f 90       	pop	r0
    327c:	0f 90       	pop	r0
    327e:	0f 90       	pop	r0
    3280:	0f 90       	pop	r0
    3282:	df 91       	pop	r29
    3284:	cf 91       	pop	r28
    3286:	08 95       	ret

00003288 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    3288:	cf 93       	push	r28
    328a:	df 93       	push	r29
    328c:	00 d0       	rcall	.+0      	; 0x328e <nwkRxSendAck+0x6>
    328e:	00 d0       	rcall	.+0      	; 0x3290 <nwkRxSendAck+0x8>
    3290:	00 d0       	rcall	.+0      	; 0x3292 <nwkRxSendAck+0xa>
    3292:	cd b7       	in	r28, 0x3d	; 61
    3294:	de b7       	in	r29, 0x3e	; 62
    3296:	9e 83       	std	Y+6, r25	; 0x06
    3298:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    329a:	0e 94 8e 15 	call	0x2b1c	; 0x2b1c <nwkFrameAlloc>
    329e:	9a 83       	std	Y+2, r25	; 0x02
    32a0:	89 83       	std	Y+1, r24	; 0x01
    32a2:	89 81       	ldd	r24, Y+1	; 0x01
    32a4:	9a 81       	ldd	r25, Y+2	; 0x02
    32a6:	89 2b       	or	r24, r25
    32a8:	09 f4       	brne	.+2      	; 0x32ac <nwkRxSendAck+0x24>
    32aa:	6b c0       	rjmp	.+214    	; 0x3382 <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    32ac:	8d 81       	ldd	r24, Y+5	; 0x05
    32ae:	9e 81       	ldd	r25, Y+6	; 0x06
    32b0:	fc 01       	movw	r30, r24
    32b2:	81 81       	ldd	r24, Z+1	; 0x01
    32b4:	20 e1       	ldi	r18, 0x10	; 16
    32b6:	28 0f       	add	r18, r24
    32b8:	8d 81       	ldd	r24, Y+5	; 0x05
    32ba:	9e 81       	ldd	r25, Y+6	; 0x06
    32bc:	fc 01       	movw	r30, r24
    32be:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    32c0:	8d 81       	ldd	r24, Y+5	; 0x05
    32c2:	9e 81       	ldd	r25, Y+6	; 0x06
    32c4:	8f 57       	subi	r24, 0x7F	; 127
    32c6:	9f 4f       	sbci	r25, 0xFF	; 255
    32c8:	fc 01       	movw	r30, r24
    32ca:	80 81       	ld	r24, Z
    32cc:	91 81       	ldd	r25, Z+1	; 0x01
    32ce:	9c 01       	movw	r18, r24
    32d0:	20 5f       	subi	r18, 0xF0	; 240
    32d2:	3f 4f       	sbci	r19, 0xFF	; 255
    32d4:	8d 81       	ldd	r24, Y+5	; 0x05
    32d6:	9e 81       	ldd	r25, Y+6	; 0x06
    32d8:	8f 57       	subi	r24, 0x7F	; 127
    32da:	9f 4f       	sbci	r25, 0xFF	; 255
    32dc:	fc 01       	movw	r30, r24
    32de:	31 83       	std	Z+1, r19	; 0x01
    32e0:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    32e2:	89 81       	ldd	r24, Y+1	; 0x01
    32e4:	9a 81       	ldd	r25, Y+2	; 0x02
    32e6:	0e 94 e4 16 	call	0x2dc8	; 0x2dc8 <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    32ea:	89 81       	ldd	r24, Y+1	; 0x01
    32ec:	9a 81       	ldd	r25, Y+2	; 0x02
    32ee:	fc 01       	movw	r30, r24
    32f0:	81 81       	ldd	r24, Z+1	; 0x01
    32f2:	23 e0       	ldi	r18, 0x03	; 3
    32f4:	28 0f       	add	r18, r24
    32f6:	89 81       	ldd	r24, Y+1	; 0x01
    32f8:	9a 81       	ldd	r25, Y+2	; 0x02
    32fa:	fc 01       	movw	r30, r24
    32fc:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    32fe:	89 81       	ldd	r24, Y+1	; 0x01
    3300:	9a 81       	ldd	r25, Y+2	; 0x02
    3302:	89 57       	subi	r24, 0x79	; 121
    3304:	9f 4f       	sbci	r25, 0xFF	; 255
    3306:	fc 01       	movw	r30, r24
    3308:	11 82       	std	Z+1, r1	; 0x01
    330a:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    330c:	8d 81       	ldd	r24, Y+5	; 0x05
    330e:	9e 81       	ldd	r25, Y+6	; 0x06
    3310:	fc 01       	movw	r30, r24
    3312:	83 85       	ldd	r24, Z+11	; 0x0b
    3314:	81 fb       	bst	r24, 1
    3316:	22 27       	eor	r18, r18
    3318:	20 f9       	bld	r18, 0
    331a:	89 81       	ldd	r24, Y+1	; 0x01
    331c:	9a 81       	ldd	r25, Y+2	; 0x02
    331e:	21 70       	andi	r18, 0x01	; 1
    3320:	22 0f       	add	r18, r18
    3322:	fc 01       	movw	r30, r24
    3324:	33 85       	ldd	r19, Z+11	; 0x0b
    3326:	3d 7f       	andi	r19, 0xFD	; 253
    3328:	23 2b       	or	r18, r19
    332a:	fc 01       	movw	r30, r24
    332c:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    332e:	8d 81       	ldd	r24, Y+5	; 0x05
    3330:	9e 81       	ldd	r25, Y+6	; 0x06
    3332:	fc 01       	movw	r30, r24
    3334:	25 85       	ldd	r18, Z+13	; 0x0d
    3336:	36 85       	ldd	r19, Z+14	; 0x0e
    3338:	89 81       	ldd	r24, Y+1	; 0x01
    333a:	9a 81       	ldd	r25, Y+2	; 0x02
    333c:	fc 01       	movw	r30, r24
    333e:	30 8b       	std	Z+16, r19	; 0x10
    3340:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    3342:	89 81       	ldd	r24, Y+1	; 0x01
    3344:	9a 81       	ldd	r25, Y+2	; 0x02
    3346:	8f 57       	subi	r24, 0x7F	; 127
    3348:	9f 4f       	sbci	r25, 0xFF	; 255
    334a:	fc 01       	movw	r30, r24
    334c:	80 81       	ld	r24, Z
    334e:	91 81       	ldd	r25, Z+1	; 0x01
    3350:	9c 83       	std	Y+4, r25	; 0x04
    3352:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    3354:	8b 81       	ldd	r24, Y+3	; 0x03
    3356:	9c 81       	ldd	r25, Y+4	; 0x04
    3358:	fc 01       	movw	r30, r24
    335a:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    335c:	20 91 de 0e 	lds	r18, 0x0EDE	; 0x800ede <nwkRxAckControl>
    3360:	8b 81       	ldd	r24, Y+3	; 0x03
    3362:	9c 81       	ldd	r25, Y+4	; 0x04
    3364:	fc 01       	movw	r30, r24
    3366:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    3368:	8d 81       	ldd	r24, Y+5	; 0x05
    336a:	9e 81       	ldd	r25, Y+6	; 0x06
    336c:	fc 01       	movw	r30, r24
    336e:	24 85       	ldd	r18, Z+12	; 0x0c
    3370:	8b 81       	ldd	r24, Y+3	; 0x03
    3372:	9c 81       	ldd	r25, Y+4	; 0x04
    3374:	fc 01       	movw	r30, r24
    3376:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    3378:	89 81       	ldd	r24, Y+1	; 0x01
    337a:	9a 81       	ldd	r25, Y+2	; 0x02
    337c:	0e 94 2d 21 	call	0x425a	; 0x425a <nwkTxFrame>
    3380:	01 c0       	rjmp	.+2      	; 0x3384 <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    3382:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    3384:	26 96       	adiw	r28, 0x06	; 6
    3386:	0f b6       	in	r0, 0x3f	; 63
    3388:	f8 94       	cli
    338a:	de bf       	out	0x3e, r29	; 62
    338c:	0f be       	out	0x3f, r0	; 63
    338e:	cd bf       	out	0x3d, r28	; 61
    3390:	df 91       	pop	r29
    3392:	cf 91       	pop	r28
    3394:	08 95       	ret

00003396 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    3396:	cf 93       	push	r28
    3398:	df 93       	push	r29
    339a:	1f 92       	push	r1
    339c:	cd b7       	in	r28, 0x3d	; 61
    339e:	de b7       	in	r29, 0x3e	; 62
    33a0:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    33a2:	89 81       	ldd	r24, Y+1	; 0x01
    33a4:	80 93 de 0e 	sts	0x0EDE, r24	; 0x800ede <nwkRxAckControl>
}
    33a8:	00 00       	nop
    33aa:	0f 90       	pop	r0
    33ac:	df 91       	pop	r29
    33ae:	cf 91       	pop	r28
    33b0:	08 95       	ret

000033b2 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    33b2:	cf 93       	push	r28
    33b4:	df 93       	push	r29
    33b6:	00 d0       	rcall	.+0      	; 0x33b8 <nwkRxDuplicateRejectionTimerHandler+0x6>
    33b8:	00 d0       	rcall	.+0      	; 0x33ba <nwkRxDuplicateRejectionTimerHandler+0x8>
    33ba:	cd b7       	in	r28, 0x3d	; 61
    33bc:	de b7       	in	r29, 0x3e	; 62
    33be:	9c 83       	std	Y+4, r25	; 0x04
    33c0:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    33c2:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    33c4:	1a 82       	std	Y+2, r1	; 0x02
    33c6:	30 c0       	rjmp	.+96     	; 0x3428 <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    33c8:	8a 81       	ldd	r24, Y+2	; 0x02
    33ca:	28 2f       	mov	r18, r24
    33cc:	30 e0       	ldi	r19, 0x00	; 0
    33ce:	c9 01       	movw	r24, r18
    33d0:	88 0f       	add	r24, r24
    33d2:	99 1f       	adc	r25, r25
    33d4:	88 0f       	add	r24, r24
    33d6:	99 1f       	adc	r25, r25
    33d8:	82 0f       	add	r24, r18
    33da:	93 1f       	adc	r25, r19
    33dc:	88 51       	subi	r24, 0x18	; 24
    33de:	92 4f       	sbci	r25, 0xF2	; 242
    33e0:	fc 01       	movw	r30, r24
    33e2:	80 81       	ld	r24, Z
    33e4:	88 23       	and	r24, r24
    33e6:	e9 f0       	breq	.+58     	; 0x3422 <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    33e8:	8a 81       	ldd	r24, Y+2	; 0x02
    33ea:	28 2f       	mov	r18, r24
    33ec:	30 e0       	ldi	r19, 0x00	; 0
    33ee:	c9 01       	movw	r24, r18
    33f0:	88 0f       	add	r24, r24
    33f2:	99 1f       	adc	r25, r25
    33f4:	88 0f       	add	r24, r24
    33f6:	99 1f       	adc	r25, r25
    33f8:	82 0f       	add	r24, r18
    33fa:	93 1f       	adc	r25, r19
    33fc:	88 51       	subi	r24, 0x18	; 24
    33fe:	92 4f       	sbci	r25, 0xF2	; 242
    3400:	fc 01       	movw	r30, r24
    3402:	80 81       	ld	r24, Z
    3404:	4f ef       	ldi	r20, 0xFF	; 255
    3406:	48 0f       	add	r20, r24
    3408:	c9 01       	movw	r24, r18
    340a:	88 0f       	add	r24, r24
    340c:	99 1f       	adc	r25, r25
    340e:	88 0f       	add	r24, r24
    3410:	99 1f       	adc	r25, r25
    3412:	82 0f       	add	r24, r18
    3414:	93 1f       	adc	r25, r19
    3416:	88 51       	subi	r24, 0x18	; 24
    3418:	92 4f       	sbci	r25, 0xF2	; 242
    341a:	fc 01       	movw	r30, r24
    341c:	40 83       	st	Z, r20
			restart = true;
    341e:	81 e0       	ldi	r24, 0x01	; 1
    3420:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3422:	8a 81       	ldd	r24, Y+2	; 0x02
    3424:	8f 5f       	subi	r24, 0xFF	; 255
    3426:	8a 83       	std	Y+2, r24	; 0x02
    3428:	8a 81       	ldd	r24, Y+2	; 0x02
    342a:	82 33       	cpi	r24, 0x32	; 50
    342c:	68 f2       	brcs	.-102    	; 0x33c8 <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    342e:	89 81       	ldd	r24, Y+1	; 0x01
    3430:	88 23       	and	r24, r24
    3432:	21 f0       	breq	.+8      	; 0x343c <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    3434:	8b 81       	ldd	r24, Y+3	; 0x03
    3436:	9c 81       	ldd	r25, Y+4	; 0x04
    3438:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>
	}
}
    343c:	00 00       	nop
    343e:	0f 90       	pop	r0
    3440:	0f 90       	pop	r0
    3442:	0f 90       	pop	r0
    3444:	0f 90       	pop	r0
    3446:	df 91       	pop	r29
    3448:	cf 91       	pop	r28
    344a:	08 95       	ret

0000344c <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    344c:	cf 93       	push	r28
    344e:	df 93       	push	r29
    3450:	cd b7       	in	r28, 0x3d	; 61
    3452:	de b7       	in	r29, 0x3e	; 62
    3454:	29 97       	sbiw	r28, 0x09	; 9
    3456:	0f b6       	in	r0, 0x3f	; 63
    3458:	f8 94       	cli
    345a:	de bf       	out	0x3e, r29	; 62
    345c:	0f be       	out	0x3f, r0	; 63
    345e:	cd bf       	out	0x3d, r28	; 61
    3460:	99 87       	std	Y+9, r25	; 0x09
    3462:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    3464:	1a 82       	std	Y+2, r1	; 0x02
    3466:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3468:	1b 82       	std	Y+3, r1	; 0x03
    346a:	90 c0       	rjmp	.+288    	; 0x358c <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    346c:	8b 81       	ldd	r24, Y+3	; 0x03
    346e:	28 2f       	mov	r18, r24
    3470:	30 e0       	ldi	r19, 0x00	; 0
    3472:	c9 01       	movw	r24, r18
    3474:	88 0f       	add	r24, r24
    3476:	99 1f       	adc	r25, r25
    3478:	88 0f       	add	r24, r24
    347a:	99 1f       	adc	r25, r25
    347c:	82 0f       	add	r24, r18
    347e:	93 1f       	adc	r25, r19
    3480:	8c 51       	subi	r24, 0x1C	; 28
    3482:	92 4f       	sbci	r25, 0xF2	; 242
    3484:	9d 83       	std	Y+5, r25	; 0x05
    3486:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3488:	8c 81       	ldd	r24, Y+4	; 0x04
    348a:	9d 81       	ldd	r25, Y+5	; 0x05
    348c:	fc 01       	movw	r30, r24
    348e:	84 81       	ldd	r24, Z+4	; 0x04
    3490:	88 23       	and	r24, r24
    3492:	09 f4       	brne	.+2      	; 0x3496 <nwkRxRejectDuplicate+0x4a>
    3494:	6e c0       	rjmp	.+220    	; 0x3572 <nwkRxRejectDuplicate+0x126>
    3496:	88 85       	ldd	r24, Y+8	; 0x08
    3498:	99 85       	ldd	r25, Y+9	; 0x09
    349a:	fc 01       	movw	r30, r24
    349c:	23 85       	ldd	r18, Z+11	; 0x0b
    349e:	34 85       	ldd	r19, Z+12	; 0x0c
    34a0:	8c 81       	ldd	r24, Y+4	; 0x04
    34a2:	9d 81       	ldd	r25, Y+5	; 0x05
    34a4:	fc 01       	movw	r30, r24
    34a6:	80 81       	ld	r24, Z
    34a8:	91 81       	ldd	r25, Z+1	; 0x01
    34aa:	28 17       	cp	r18, r24
    34ac:	39 07       	cpc	r19, r25
    34ae:	09 f0       	breq	.+2      	; 0x34b2 <nwkRxRejectDuplicate+0x66>
    34b0:	60 c0       	rjmp	.+192    	; 0x3572 <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    34b2:	8c 81       	ldd	r24, Y+4	; 0x04
    34b4:	9d 81       	ldd	r25, Y+5	; 0x05
    34b6:	fc 01       	movw	r30, r24
    34b8:	22 81       	ldd	r18, Z+2	; 0x02
    34ba:	88 85       	ldd	r24, Y+8	; 0x08
    34bc:	99 85       	ldd	r25, Y+9	; 0x09
    34be:	fc 01       	movw	r30, r24
    34c0:	82 85       	ldd	r24, Z+10	; 0x0a
    34c2:	f2 2f       	mov	r31, r18
    34c4:	f8 1b       	sub	r31, r24
    34c6:	8f 2f       	mov	r24, r31
    34c8:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    34ca:	8e 81       	ldd	r24, Y+6	; 0x06
    34cc:	88 30       	cpi	r24, 0x08	; 8
    34ce:	58 f5       	brcc	.+86     	; 0x3526 <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    34d0:	8c 81       	ldd	r24, Y+4	; 0x04
    34d2:	9d 81       	ldd	r25, Y+5	; 0x05
    34d4:	fc 01       	movw	r30, r24
    34d6:	83 81       	ldd	r24, Z+3	; 0x03
    34d8:	88 2f       	mov	r24, r24
    34da:	90 e0       	ldi	r25, 0x00	; 0
    34dc:	2e 81       	ldd	r18, Y+6	; 0x06
    34de:	22 2f       	mov	r18, r18
    34e0:	30 e0       	ldi	r19, 0x00	; 0
    34e2:	02 c0       	rjmp	.+4      	; 0x34e8 <nwkRxRejectDuplicate+0x9c>
    34e4:	95 95       	asr	r25
    34e6:	87 95       	ror	r24
    34e8:	2a 95       	dec	r18
    34ea:	e2 f7       	brpl	.-8      	; 0x34e4 <nwkRxRejectDuplicate+0x98>
    34ec:	81 70       	andi	r24, 0x01	; 1
    34ee:	99 27       	eor	r25, r25
    34f0:	89 2b       	or	r24, r25
    34f2:	11 f0       	breq	.+4      	; 0x34f8 <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    34f4:	81 e0       	ldi	r24, 0x01	; 1
    34f6:	75 c0       	rjmp	.+234    	; 0x35e2 <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    34f8:	8c 81       	ldd	r24, Y+4	; 0x04
    34fa:	9d 81       	ldd	r25, Y+5	; 0x05
    34fc:	fc 01       	movw	r30, r24
    34fe:	83 81       	ldd	r24, Z+3	; 0x03
    3500:	48 2f       	mov	r20, r24
    3502:	8e 81       	ldd	r24, Y+6	; 0x06
    3504:	28 2f       	mov	r18, r24
    3506:	30 e0       	ldi	r19, 0x00	; 0
    3508:	81 e0       	ldi	r24, 0x01	; 1
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	02 c0       	rjmp	.+4      	; 0x3512 <nwkRxRejectDuplicate+0xc6>
    350e:	88 0f       	add	r24, r24
    3510:	99 1f       	adc	r25, r25
    3512:	2a 95       	dec	r18
    3514:	e2 f7       	brpl	.-8      	; 0x350e <nwkRxRejectDuplicate+0xc2>
    3516:	84 2b       	or	r24, r20
    3518:	28 2f       	mov	r18, r24
    351a:	8c 81       	ldd	r24, Y+4	; 0x04
    351c:	9d 81       	ldd	r25, Y+5	; 0x05
    351e:	fc 01       	movw	r30, r24
    3520:	23 83       	std	Z+3, r18	; 0x03
				return false;
    3522:	80 e0       	ldi	r24, 0x00	; 0
    3524:	5e c0       	rjmp	.+188    	; 0x35e2 <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    3526:	8e 81       	ldd	r24, Y+6	; 0x06
    3528:	81 95       	neg	r24
    352a:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    352c:	88 85       	ldd	r24, Y+8	; 0x08
    352e:	99 85       	ldd	r25, Y+9	; 0x09
    3530:	fc 01       	movw	r30, r24
    3532:	22 85       	ldd	r18, Z+10	; 0x0a
    3534:	8c 81       	ldd	r24, Y+4	; 0x04
    3536:	9d 81       	ldd	r25, Y+5	; 0x05
    3538:	fc 01       	movw	r30, r24
    353a:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    353c:	8c 81       	ldd	r24, Y+4	; 0x04
    353e:	9d 81       	ldd	r25, Y+5	; 0x05
    3540:	fc 01       	movw	r30, r24
    3542:	83 81       	ldd	r24, Z+3	; 0x03
    3544:	88 2f       	mov	r24, r24
    3546:	90 e0       	ldi	r25, 0x00	; 0
    3548:	2f 81       	ldd	r18, Y+7	; 0x07
    354a:	22 2f       	mov	r18, r18
    354c:	30 e0       	ldi	r19, 0x00	; 0
    354e:	02 c0       	rjmp	.+4      	; 0x3554 <nwkRxRejectDuplicate+0x108>
    3550:	88 0f       	add	r24, r24
    3552:	99 1f       	adc	r25, r25
    3554:	2a 95       	dec	r18
    3556:	e2 f7       	brpl	.-8      	; 0x3550 <nwkRxRejectDuplicate+0x104>
    3558:	81 60       	ori	r24, 0x01	; 1
    355a:	28 2f       	mov	r18, r24
    355c:	8c 81       	ldd	r24, Y+4	; 0x04
    355e:	9d 81       	ldd	r25, Y+5	; 0x05
    3560:	fc 01       	movw	r30, r24
    3562:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    3564:	8c 81       	ldd	r24, Y+4	; 0x04
    3566:	9d 81       	ldd	r25, Y+5	; 0x05
    3568:	25 e1       	ldi	r18, 0x15	; 21
    356a:	fc 01       	movw	r30, r24
    356c:	24 83       	std	Z+4, r18	; 0x04
				return false;
    356e:	80 e0       	ldi	r24, 0x00	; 0
    3570:	38 c0       	rjmp	.+112    	; 0x35e2 <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    3572:	8c 81       	ldd	r24, Y+4	; 0x04
    3574:	9d 81       	ldd	r25, Y+5	; 0x05
    3576:	fc 01       	movw	r30, r24
    3578:	84 81       	ldd	r24, Z+4	; 0x04
    357a:	88 23       	and	r24, r24
    357c:	21 f4       	brne	.+8      	; 0x3586 <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    357e:	8c 81       	ldd	r24, Y+4	; 0x04
    3580:	9d 81       	ldd	r25, Y+5	; 0x05
    3582:	9a 83       	std	Y+2, r25	; 0x02
    3584:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3586:	8b 81       	ldd	r24, Y+3	; 0x03
    3588:	8f 5f       	subi	r24, 0xFF	; 255
    358a:	8b 83       	std	Y+3, r24	; 0x03
    358c:	8b 81       	ldd	r24, Y+3	; 0x03
    358e:	82 33       	cpi	r24, 0x32	; 50
    3590:	08 f4       	brcc	.+2      	; 0x3594 <nwkRxRejectDuplicate+0x148>
    3592:	6c cf       	rjmp	.-296    	; 0x346c <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    3594:	89 81       	ldd	r24, Y+1	; 0x01
    3596:	9a 81       	ldd	r25, Y+2	; 0x02
    3598:	89 2b       	or	r24, r25
    359a:	11 f4       	brne	.+4      	; 0x35a0 <nwkRxRejectDuplicate+0x154>
		return true;
    359c:	81 e0       	ldi	r24, 0x01	; 1
    359e:	21 c0       	rjmp	.+66     	; 0x35e2 <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    35a0:	88 85       	ldd	r24, Y+8	; 0x08
    35a2:	99 85       	ldd	r25, Y+9	; 0x09
    35a4:	fc 01       	movw	r30, r24
    35a6:	23 85       	ldd	r18, Z+11	; 0x0b
    35a8:	34 85       	ldd	r19, Z+12	; 0x0c
    35aa:	89 81       	ldd	r24, Y+1	; 0x01
    35ac:	9a 81       	ldd	r25, Y+2	; 0x02
    35ae:	fc 01       	movw	r30, r24
    35b0:	31 83       	std	Z+1, r19	; 0x01
    35b2:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    35b4:	88 85       	ldd	r24, Y+8	; 0x08
    35b6:	99 85       	ldd	r25, Y+9	; 0x09
    35b8:	fc 01       	movw	r30, r24
    35ba:	22 85       	ldd	r18, Z+10	; 0x0a
    35bc:	89 81       	ldd	r24, Y+1	; 0x01
    35be:	9a 81       	ldd	r25, Y+2	; 0x02
    35c0:	fc 01       	movw	r30, r24
    35c2:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    35c4:	89 81       	ldd	r24, Y+1	; 0x01
    35c6:	9a 81       	ldd	r25, Y+2	; 0x02
    35c8:	21 e0       	ldi	r18, 0x01	; 1
    35ca:	fc 01       	movw	r30, r24
    35cc:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    35ce:	89 81       	ldd	r24, Y+1	; 0x01
    35d0:	9a 81       	ldd	r25, Y+2	; 0x02
    35d2:	25 e1       	ldi	r18, 0x15	; 21
    35d4:	fc 01       	movw	r30, r24
    35d6:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    35d8:	8f ed       	ldi	r24, 0xDF	; 223
    35da:	9e e0       	ldi	r25, 0x0E	; 14
    35dc:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>

	return false;
    35e0:	80 e0       	ldi	r24, 0x00	; 0
}
    35e2:	29 96       	adiw	r28, 0x09	; 9
    35e4:	0f b6       	in	r0, 0x3f	; 63
    35e6:	f8 94       	cli
    35e8:	de bf       	out	0x3e, r29	; 62
    35ea:	0f be       	out	0x3f, r0	; 63
    35ec:	cd bf       	out	0x3d, r28	; 61
    35ee:	df 91       	pop	r29
    35f0:	cf 91       	pop	r28
    35f2:	08 95       	ret

000035f4 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    35f4:	cf 93       	push	r28
    35f6:	df 93       	push	r29
    35f8:	00 d0       	rcall	.+0      	; 0x35fa <nwkRxSeriveDataInd+0x6>
    35fa:	cd b7       	in	r28, 0x3d	; 61
    35fc:	de b7       	in	r29, 0x3e	; 62
    35fe:	9a 83       	std	Y+2, r25	; 0x02
    3600:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    3602:	89 81       	ldd	r24, Y+1	; 0x01
    3604:	9a 81       	ldd	r25, Y+2	; 0x02
    3606:	fc 01       	movw	r30, r24
    3608:	82 85       	ldd	r24, Z+10	; 0x0a
    360a:	88 23       	and	r24, r24
    360c:	11 f4       	brne	.+4      	; 0x3612 <nwkRxSeriveDataInd+0x1e>
		return false;
    360e:	80 e0       	ldi	r24, 0x00	; 0
    3610:	11 c0       	rjmp	.+34     	; 0x3634 <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    3612:	89 81       	ldd	r24, Y+1	; 0x01
    3614:	9a 81       	ldd	r25, Y+2	; 0x02
    3616:	fc 01       	movw	r30, r24
    3618:	80 85       	ldd	r24, Z+8	; 0x08
    361a:	91 85       	ldd	r25, Z+9	; 0x09
    361c:	fc 01       	movw	r30, r24
    361e:	80 81       	ld	r24, Z
    3620:	88 2f       	mov	r24, r24
    3622:	90 e0       	ldi	r25, 0x00	; 0
    3624:	89 2b       	or	r24, r25
    3626:	29 f4       	brne	.+10     	; 0x3632 <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    3628:	89 81       	ldd	r24, Y+1	; 0x01
    362a:	9a 81       	ldd	r25, Y+2	; 0x02
    362c:	0e 94 53 22 	call	0x44a6	; 0x44a6 <nwkTxAckReceived>
    3630:	01 c0       	rjmp	.+2      	; 0x3634 <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    3632:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    3634:	0f 90       	pop	r0
    3636:	0f 90       	pop	r0
    3638:	df 91       	pop	r29
    363a:	cf 91       	pop	r28
    363c:	08 95       	ret

0000363e <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    363e:	cf 93       	push	r28
    3640:	df 93       	push	r29
    3642:	cd b7       	in	r28, 0x3d	; 61
    3644:	de b7       	in	r29, 0x3e	; 62
    3646:	28 97       	sbiw	r28, 0x08	; 8
    3648:	0f b6       	in	r0, 0x3f	; 63
    364a:	f8 94       	cli
    364c:	de bf       	out	0x3e, r29	; 62
    364e:	0f be       	out	0x3f, r0	; 63
    3650:	cd bf       	out	0x3d, r28	; 61
    3652:	98 87       	std	Y+8, r25	; 0x08
    3654:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    3656:	8f 81       	ldd	r24, Y+7	; 0x07
    3658:	98 85       	ldd	r25, Y+8	; 0x08
    365a:	02 96       	adiw	r24, 0x02	; 2
    365c:	9b 83       	std	Y+3, r25	; 0x03
    365e:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    3660:	8f 81       	ldd	r24, Y+7	; 0x07
    3662:	98 85       	ldd	r25, Y+8	; 0x08
    3664:	24 e2       	ldi	r18, 0x24	; 36
    3666:	fc 01       	movw	r30, r24
    3668:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    366a:	8a 81       	ldd	r24, Y+2	; 0x02
    366c:	9b 81       	ldd	r25, Y+3	; 0x03
    366e:	fc 01       	movw	r30, r24
    3670:	81 85       	ldd	r24, Z+9	; 0x09
    3672:	82 70       	andi	r24, 0x02	; 2
    3674:	88 23       	and	r24, r24
    3676:	09 f0       	breq	.+2      	; 0x367a <nwkRxHandleReceivedFrame+0x3c>
    3678:	3b c1       	rjmp	.+630    	; 0x38f0 <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    367a:	8a 81       	ldd	r24, Y+2	; 0x02
    367c:	9b 81       	ldd	r25, Y+3	; 0x03
    367e:	fc 01       	movw	r30, r24
    3680:	81 85       	ldd	r24, Z+9	; 0x09
    3682:	88 70       	andi	r24, 0x08	; 8
    3684:	88 23       	and	r24, r24
    3686:	41 f0       	breq	.+16     	; 0x3698 <nwkRxHandleReceivedFrame+0x5a>
    3688:	8a 81       	ldd	r24, Y+2	; 0x02
    368a:	9b 81       	ldd	r25, Y+3	; 0x03
    368c:	fc 01       	movw	r30, r24
    368e:	81 85       	ldd	r24, Z+9	; 0x09
    3690:	81 70       	andi	r24, 0x01	; 1
    3692:	88 23       	and	r24, r24
    3694:	09 f0       	breq	.+2      	; 0x3698 <nwkRxHandleReceivedFrame+0x5a>
    3696:	2e c1       	rjmp	.+604    	; 0x38f4 <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    3698:	8a 81       	ldd	r24, Y+2	; 0x02
    369a:	9b 81       	ldd	r25, Y+3	; 0x03
    369c:	fc 01       	movw	r30, r24
    369e:	83 81       	ldd	r24, Z+3	; 0x03
    36a0:	94 81       	ldd	r25, Z+4	; 0x04
    36a2:	01 96       	adiw	r24, 0x01	; 1
    36a4:	d1 f4       	brne	.+52     	; 0x36da <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    36a6:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    36aa:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    36ae:	8a 81       	ldd	r24, Y+2	; 0x02
    36b0:	9b 81       	ldd	r25, Y+3	; 0x03
    36b2:	fc 01       	movw	r30, r24
    36b4:	85 85       	ldd	r24, Z+13	; 0x0d
    36b6:	96 85       	ldd	r25, Z+14	; 0x0e
    36b8:	28 17       	cp	r18, r24
    36ba:	39 07       	cpc	r19, r25
    36bc:	41 f0       	breq	.+16     	; 0x36ce <nwkRxHandleReceivedFrame+0x90>
    36be:	8a 81       	ldd	r24, Y+2	; 0x02
    36c0:	9b 81       	ldd	r25, Y+3	; 0x03
    36c2:	fc 01       	movw	r30, r24
    36c4:	85 85       	ldd	r24, Z+13	; 0x0d
    36c6:	96 85       	ldd	r25, Z+14	; 0x0e
    36c8:	01 96       	adiw	r24, 0x01	; 1
    36ca:	09 f0       	breq	.+2      	; 0x36ce <nwkRxHandleReceivedFrame+0x90>
    36cc:	15 c1       	rjmp	.+554    	; 0x38f8 <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    36ce:	8f 81       	ldd	r24, Y+7	; 0x07
    36d0:	98 85       	ldd	r25, Y+8	; 0x08
    36d2:	22 e2       	ldi	r18, 0x22	; 34
    36d4:	fc 01       	movw	r30, r24
    36d6:	20 83       	st	Z, r18
		}

		return;
    36d8:	0f c1       	rjmp	.+542    	; 0x38f8 <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    36da:	8a 81       	ldd	r24, Y+2	; 0x02
    36dc:	9b 81       	ldd	r25, Y+3	; 0x03
    36de:	fc 01       	movw	r30, r24
    36e0:	85 85       	ldd	r24, Z+13	; 0x0d
    36e2:	96 85       	ldd	r25, Z+14	; 0x0e
    36e4:	01 96       	adiw	r24, 0x01	; 1
    36e6:	41 f4       	brne	.+16     	; 0x36f8 <nwkRxHandleReceivedFrame+0xba>
    36e8:	8a 81       	ldd	r24, Y+2	; 0x02
    36ea:	9b 81       	ldd	r25, Y+3	; 0x03
    36ec:	fc 01       	movw	r30, r24
    36ee:	81 85       	ldd	r24, Z+9	; 0x09
    36f0:	81 70       	andi	r24, 0x01	; 1
    36f2:	88 23       	and	r24, r24
    36f4:	09 f0       	breq	.+2      	; 0x36f8 <nwkRxHandleReceivedFrame+0xba>
    36f6:	02 c1       	rjmp	.+516    	; 0x38fc <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    36f8:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    36fc:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    3700:	8a 81       	ldd	r24, Y+2	; 0x02
    3702:	9b 81       	ldd	r25, Y+3	; 0x03
    3704:	fc 01       	movw	r30, r24
    3706:	83 85       	ldd	r24, Z+11	; 0x0b
    3708:	94 85       	ldd	r25, Z+12	; 0x0c
    370a:	28 17       	cp	r18, r24
    370c:	39 07       	cpc	r19, r25
    370e:	09 f4       	brne	.+2      	; 0x3712 <nwkRxHandleReceivedFrame+0xd4>
    3710:	f7 c0       	rjmp	.+494    	; 0x3900 <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    3712:	8a 81       	ldd	r24, Y+2	; 0x02
    3714:	9b 81       	ldd	r25, Y+3	; 0x03
    3716:	0e 94 26 1a 	call	0x344c	; 0x344c <nwkRxRejectDuplicate>
    371a:	88 23       	and	r24, r24
    371c:	09 f0       	breq	.+2      	; 0x3720 <nwkRxHandleReceivedFrame+0xe2>
    371e:	f2 c0       	rjmp	.+484    	; 0x3904 <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    3720:	8a 81       	ldd	r24, Y+2	; 0x02
    3722:	9b 81       	ldd	r25, Y+3	; 0x03
    3724:	fc 01       	movw	r30, r24
    3726:	81 85       	ldd	r24, Z+9	; 0x09
    3728:	88 70       	andi	r24, 0x08	; 8
    372a:	88 23       	and	r24, r24
    372c:	09 f4       	brne	.+2      	; 0x3730 <nwkRxHandleReceivedFrame+0xf2>
    372e:	a9 c0       	rjmp	.+338    	; 0x3882 <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    3730:	8f 81       	ldd	r24, Y+7	; 0x07
    3732:	98 85       	ldd	r25, Y+8	; 0x08
    3734:	8f 57       	subi	r24, 0x7F	; 127
    3736:	9f 4f       	sbci	r25, 0xFF	; 255
    3738:	fc 01       	movw	r30, r24
    373a:	80 81       	ld	r24, Z
    373c:	91 81       	ldd	r25, Z+1	; 0x01
    373e:	9d 83       	std	Y+5, r25	; 0x05
    3740:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    3742:	8a 81       	ldd	r24, Y+2	; 0x02
    3744:	9b 81       	ldd	r25, Y+3	; 0x03
    3746:	fc 01       	movw	r30, r24
    3748:	85 85       	ldd	r24, Z+13	; 0x0d
    374a:	96 85       	ldd	r25, Z+14	; 0x0e
    374c:	0e 94 4e 17 	call	0x2e9c	; 0x2e9c <NWK_GroupIsMember>
    3750:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    3752:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3754:	8a 81       	ldd	r24, Y+2	; 0x02
    3756:	9b 81       	ldd	r25, Y+3	; 0x03
    3758:	fc 01       	movw	r30, r24
    375a:	85 81       	ldd	r24, Z+5	; 0x05
    375c:	96 81       	ldd	r25, Z+6	; 0x06
    375e:	01 96       	adiw	r24, 0x01	; 1
    3760:	09 f0       	breq	.+2      	; 0x3764 <nwkRxHandleReceivedFrame+0x126>
    3762:	61 c0       	rjmp	.+194    	; 0x3826 <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    3764:	8e 81       	ldd	r24, Y+6	; 0x06
    3766:	88 23       	and	r24, r24
    3768:	79 f1       	breq	.+94     	; 0x37c8 <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    376a:	8c 81       	ldd	r24, Y+4	; 0x04
    376c:	9d 81       	ldd	r25, Y+5	; 0x05
    376e:	fc 01       	movw	r30, r24
    3770:	81 81       	ldd	r24, Z+1	; 0x01
    3772:	8f 70       	andi	r24, 0x0F	; 15
    3774:	88 2f       	mov	r24, r24
    3776:	90 e0       	ldi	r25, 0x00	; 0
    3778:	21 e0       	ldi	r18, 0x01	; 1
    377a:	18 16       	cp	r1, r24
    377c:	19 06       	cpc	r1, r25
    377e:	0c f0       	brlt	.+2      	; 0x3782 <nwkRxHandleReceivedFrame+0x144>
    3780:	20 e0       	ldi	r18, 0x00	; 0
    3782:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    3784:	8c 81       	ldd	r24, Y+4	; 0x04
    3786:	9d 81       	ldd	r25, Y+5	; 0x05
    3788:	fc 01       	movw	r30, r24
    378a:	81 81       	ldd	r24, Z+1	; 0x01
    378c:	8f 70       	andi	r24, 0x0F	; 15
    378e:	2f e0       	ldi	r18, 0x0F	; 15
    3790:	28 0f       	add	r18, r24
    3792:	2f 70       	andi	r18, 0x0F	; 15
    3794:	8c 81       	ldd	r24, Y+4	; 0x04
    3796:	9d 81       	ldd	r25, Y+5	; 0x05
    3798:	2f 70       	andi	r18, 0x0F	; 15
    379a:	fc 01       	movw	r30, r24
    379c:	31 81       	ldd	r19, Z+1	; 0x01
    379e:	30 7f       	andi	r19, 0xF0	; 240
    37a0:	23 2b       	or	r18, r19
    37a2:	fc 01       	movw	r30, r24
    37a4:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    37a6:	8c 81       	ldd	r24, Y+4	; 0x04
    37a8:	9d 81       	ldd	r25, Y+5	; 0x05
    37aa:	fc 01       	movw	r30, r24
    37ac:	80 81       	ld	r24, Z
    37ae:	28 2f       	mov	r18, r24
    37b0:	22 95       	swap	r18
    37b2:	2f 70       	andi	r18, 0x0F	; 15
    37b4:	8c 81       	ldd	r24, Y+4	; 0x04
    37b6:	9d 81       	ldd	r25, Y+5	; 0x05
    37b8:	2f 70       	andi	r18, 0x0F	; 15
    37ba:	fc 01       	movw	r30, r24
    37bc:	30 81       	ld	r19, Z
    37be:	30 7f       	andi	r19, 0xF0	; 240
    37c0:	23 2b       	or	r18, r19
    37c2:	fc 01       	movw	r30, r24
    37c4:	20 83       	st	Z, r18
    37c6:	3b c0       	rjmp	.+118    	; 0x383e <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    37c8:	8c 81       	ldd	r24, Y+4	; 0x04
    37ca:	9d 81       	ldd	r25, Y+5	; 0x05
    37cc:	fc 01       	movw	r30, r24
    37ce:	80 81       	ld	r24, Z
    37d0:	8f 70       	andi	r24, 0x0F	; 15
    37d2:	88 2f       	mov	r24, r24
    37d4:	90 e0       	ldi	r25, 0x00	; 0
    37d6:	21 e0       	ldi	r18, 0x01	; 1
    37d8:	18 16       	cp	r1, r24
    37da:	19 06       	cpc	r1, r25
    37dc:	0c f0       	brlt	.+2      	; 0x37e0 <nwkRxHandleReceivedFrame+0x1a2>
    37de:	20 e0       	ldi	r18, 0x00	; 0
    37e0:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    37e2:	8c 81       	ldd	r24, Y+4	; 0x04
    37e4:	9d 81       	ldd	r25, Y+5	; 0x05
    37e6:	fc 01       	movw	r30, r24
    37e8:	80 81       	ld	r24, Z
    37ea:	8f 70       	andi	r24, 0x0F	; 15
    37ec:	2f e0       	ldi	r18, 0x0F	; 15
    37ee:	28 0f       	add	r18, r24
    37f0:	2f 70       	andi	r18, 0x0F	; 15
    37f2:	8c 81       	ldd	r24, Y+4	; 0x04
    37f4:	9d 81       	ldd	r25, Y+5	; 0x05
    37f6:	2f 70       	andi	r18, 0x0F	; 15
    37f8:	fc 01       	movw	r30, r24
    37fa:	30 81       	ld	r19, Z
    37fc:	30 7f       	andi	r19, 0xF0	; 240
    37fe:	23 2b       	or	r18, r19
    3800:	fc 01       	movw	r30, r24
    3802:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    3804:	8c 81       	ldd	r24, Y+4	; 0x04
    3806:	9d 81       	ldd	r25, Y+5	; 0x05
    3808:	fc 01       	movw	r30, r24
    380a:	81 81       	ldd	r24, Z+1	; 0x01
    380c:	28 2f       	mov	r18, r24
    380e:	22 95       	swap	r18
    3810:	2f 70       	andi	r18, 0x0F	; 15
    3812:	8c 81       	ldd	r24, Y+4	; 0x04
    3814:	9d 81       	ldd	r25, Y+5	; 0x05
    3816:	2f 70       	andi	r18, 0x0F	; 15
    3818:	fc 01       	movw	r30, r24
    381a:	31 81       	ldd	r19, Z+1	; 0x01
    381c:	30 7f       	andi	r19, 0xF0	; 240
    381e:	23 2b       	or	r18, r19
    3820:	fc 01       	movw	r30, r24
    3822:	21 83       	std	Z+1, r18	; 0x01
    3824:	0c c0       	rjmp	.+24     	; 0x383e <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    3826:	8e 81       	ldd	r24, Y+6	; 0x06
    3828:	88 23       	and	r24, r24
    382a:	49 f0       	breq	.+18     	; 0x383e <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    382c:	81 e0       	ldi	r24, 0x01	; 1
    382e:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    3830:	8a 81       	ldd	r24, Y+2	; 0x02
    3832:	9b 81       	ldd	r25, Y+3	; 0x03
    3834:	fc 01       	movw	r30, r24
    3836:	21 85       	ldd	r18, Z+9	; 0x09
    3838:	24 60       	ori	r18, 0x04	; 4
    383a:	fc 01       	movw	r30, r24
    383c:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    383e:	89 81       	ldd	r24, Y+1	; 0x01
    3840:	88 23       	and	r24, r24
    3842:	21 f0       	breq	.+8      	; 0x384c <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    3844:	8f 81       	ldd	r24, Y+7	; 0x07
    3846:	98 85       	ldd	r25, Y+8	; 0x08
    3848:	0e 94 c4 21 	call	0x4388	; 0x4388 <nwkTxBroadcastFrame>
		}

		if (member) {
    384c:	8e 81       	ldd	r24, Y+6	; 0x06
    384e:	88 23       	and	r24, r24
    3850:	09 f4       	brne	.+2      	; 0x3854 <nwkRxHandleReceivedFrame+0x216>
    3852:	59 c0       	rjmp	.+178    	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    3854:	8f 81       	ldd	r24, Y+7	; 0x07
    3856:	98 85       	ldd	r25, Y+8	; 0x08
    3858:	8f 57       	subi	r24, 0x7F	; 127
    385a:	9f 4f       	sbci	r25, 0xFF	; 255
    385c:	fc 01       	movw	r30, r24
    385e:	80 81       	ld	r24, Z
    3860:	91 81       	ldd	r25, Z+1	; 0x01
    3862:	9c 01       	movw	r18, r24
    3864:	2e 5f       	subi	r18, 0xFE	; 254
    3866:	3f 4f       	sbci	r19, 0xFF	; 255
    3868:	8f 81       	ldd	r24, Y+7	; 0x07
    386a:	98 85       	ldd	r25, Y+8	; 0x08
    386c:	8f 57       	subi	r24, 0x7F	; 127
    386e:	9f 4f       	sbci	r25, 0xFF	; 255
    3870:	fc 01       	movw	r30, r24
    3872:	31 83       	std	Z+1, r19	; 0x01
    3874:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    3876:	8f 81       	ldd	r24, Y+7	; 0x07
    3878:	98 85       	ldd	r25, Y+8	; 0x08
    387a:	22 e2       	ldi	r18, 0x22	; 34
    387c:	fc 01       	movw	r30, r24
    387e:	20 83       	st	Z, r18
    3880:	42 c0       	rjmp	.+132    	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3882:	8a 81       	ldd	r24, Y+2	; 0x02
    3884:	9b 81       	ldd	r25, Y+3	; 0x03
    3886:	fc 01       	movw	r30, r24
    3888:	85 81       	ldd	r24, Z+5	; 0x05
    388a:	96 81       	ldd	r25, Z+6	; 0x06
    388c:	01 96       	adiw	r24, 0x01	; 1
    388e:	b9 f4       	brne	.+46     	; 0x38be <nwkRxHandleReceivedFrame+0x280>
    3890:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    3894:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
				header->nwkDstAddr &&
    3898:	8a 81       	ldd	r24, Y+2	; 0x02
    389a:	9b 81       	ldd	r25, Y+3	; 0x03
    389c:	fc 01       	movw	r30, r24
    389e:	85 85       	ldd	r24, Z+13	; 0x0d
    38a0:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    38a2:	28 17       	cp	r18, r24
    38a4:	39 07       	cpc	r19, r25
    38a6:	59 f0       	breq	.+22     	; 0x38be <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    38a8:	8a 81       	ldd	r24, Y+2	; 0x02
    38aa:	9b 81       	ldd	r25, Y+3	; 0x03
    38ac:	fc 01       	movw	r30, r24
    38ae:	81 85       	ldd	r24, Z+9	; 0x09
    38b0:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    38b2:	88 23       	and	r24, r24
    38b4:	21 f4       	brne	.+8      	; 0x38be <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    38b6:	8f 81       	ldd	r24, Y+7	; 0x07
    38b8:	98 85       	ldd	r25, Y+8	; 0x08
    38ba:	0e 94 c4 21 	call	0x4388	; 0x4388 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    38be:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    38c2:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    38c6:	8a 81       	ldd	r24, Y+2	; 0x02
    38c8:	9b 81       	ldd	r25, Y+3	; 0x03
    38ca:	fc 01       	movw	r30, r24
    38cc:	85 85       	ldd	r24, Z+13	; 0x0d
    38ce:	96 85       	ldd	r25, Z+14	; 0x0e
    38d0:	28 17       	cp	r18, r24
    38d2:	39 07       	cpc	r19, r25
    38d4:	39 f0       	breq	.+14     	; 0x38e4 <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    38d6:	8a 81       	ldd	r24, Y+2	; 0x02
    38d8:	9b 81       	ldd	r25, Y+3	; 0x03
    38da:	fc 01       	movw	r30, r24
    38dc:	85 85       	ldd	r24, Z+13	; 0x0d
    38de:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    38e0:	01 96       	adiw	r24, 0x01	; 1
    38e2:	89 f4       	brne	.+34     	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    38e4:	8f 81       	ldd	r24, Y+7	; 0x07
    38e6:	98 85       	ldd	r25, Y+8	; 0x08
    38e8:	22 e2       	ldi	r18, 0x22	; 34
    38ea:	fc 01       	movw	r30, r24
    38ec:	20 83       	st	Z, r18
    38ee:	0b c0       	rjmp	.+22     	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    38f0:	00 00       	nop
    38f2:	09 c0       	rjmp	.+18     	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    38f4:	00 00       	nop
    38f6:	07 c0       	rjmp	.+14     	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    38f8:	00 00       	nop
    38fa:	05 c0       	rjmp	.+10     	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    38fc:	00 00       	nop
    38fe:	03 c0       	rjmp	.+6      	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    3900:	00 00       	nop
    3902:	01 c0       	rjmp	.+2      	; 0x3906 <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    3904:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    3906:	28 96       	adiw	r28, 0x08	; 8
    3908:	0f b6       	in	r0, 0x3f	; 63
    390a:	f8 94       	cli
    390c:	de bf       	out	0x3e, r29	; 62
    390e:	0f be       	out	0x3f, r0	; 63
    3910:	cd bf       	out	0x3d, r28	; 61
    3912:	df 91       	pop	r29
    3914:	cf 91       	pop	r28
    3916:	08 95       	ret

00003918 <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    3918:	cf 93       	push	r28
    391a:	df 93       	push	r29
    391c:	cd b7       	in	r28, 0x3d	; 61
    391e:	de b7       	in	r29, 0x3e	; 62
    3920:	61 97       	sbiw	r28, 0x11	; 17
    3922:	0f b6       	in	r0, 0x3f	; 63
    3924:	f8 94       	cli
    3926:	de bf       	out	0x3e, r29	; 62
    3928:	0f be       	out	0x3f, r0	; 63
    392a:	cd bf       	out	0x3d, r28	; 61
    392c:	99 8b       	std	Y+17, r25	; 0x11
    392e:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    3930:	88 89       	ldd	r24, Y+16	; 0x10
    3932:	99 89       	ldd	r25, Y+17	; 0x11
    3934:	02 96       	adiw	r24, 0x02	; 2
    3936:	9a 83       	std	Y+2, r25	; 0x02
    3938:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    393a:	89 81       	ldd	r24, Y+1	; 0x01
    393c:	9a 81       	ldd	r25, Y+2	; 0x02
    393e:	fc 01       	movw	r30, r24
    3940:	87 85       	ldd	r24, Z+15	; 0x0f
    3942:	82 95       	swap	r24
    3944:	8f 70       	andi	r24, 0x0F	; 15
    3946:	88 2f       	mov	r24, r24
    3948:	90 e0       	ldi	r25, 0x00	; 0
    394a:	03 96       	adiw	r24, 0x03	; 3
    394c:	88 0f       	add	r24, r24
    394e:	99 1f       	adc	r25, r25
    3950:	80 5c       	subi	r24, 0xC0	; 192
    3952:	95 4c       	sbci	r25, 0xC5	; 197
    3954:	fc 01       	movw	r30, r24
    3956:	80 81       	ld	r24, Z
    3958:	91 81       	ldd	r25, Z+1	; 0x01
    395a:	89 2b       	or	r24, r25
    395c:	11 f4       	brne	.+4      	; 0x3962 <nwkRxIndicateDataFrame+0x4a>
		return false;
    395e:	80 e0       	ldi	r24, 0x00	; 0
    3960:	d9 c0       	rjmp	.+434    	; 0x3b14 <nwkRxIndicateDataFrame+0x1fc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	9a 81       	ldd	r25, Y+2	; 0x02
    3966:	fc 01       	movw	r30, r24
    3968:	83 85       	ldd	r24, Z+11	; 0x0b
    396a:	94 85       	ldd	r25, Z+12	; 0x0c
    396c:	9c 83       	std	Y+4, r25	; 0x04
    396e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    3970:	89 81       	ldd	r24, Y+1	; 0x01
    3972:	9a 81       	ldd	r25, Y+2	; 0x02
    3974:	fc 01       	movw	r30, r24
    3976:	85 85       	ldd	r24, Z+13	; 0x0d
    3978:	96 85       	ldd	r25, Z+14	; 0x0e
    397a:	9e 83       	std	Y+6, r25	; 0x06
    397c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    397e:	89 81       	ldd	r24, Y+1	; 0x01
    3980:	9a 81       	ldd	r25, Y+2	; 0x02
    3982:	fc 01       	movw	r30, r24
    3984:	87 85       	ldd	r24, Z+15	; 0x0f
    3986:	8f 70       	andi	r24, 0x0F	; 15
    3988:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    398a:	89 81       	ldd	r24, Y+1	; 0x01
    398c:	9a 81       	ldd	r25, Y+2	; 0x02
    398e:	fc 01       	movw	r30, r24
    3990:	87 85       	ldd	r24, Z+15	; 0x0f
    3992:	82 95       	swap	r24
    3994:	8f 70       	andi	r24, 0x0F	; 15
    3996:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    3998:	88 89       	ldd	r24, Y+16	; 0x10
    399a:	99 89       	ldd	r25, Y+17	; 0x11
    399c:	8f 57       	subi	r24, 0x7F	; 127
    399e:	9f 4f       	sbci	r25, 0xFF	; 255
    39a0:	fc 01       	movw	r30, r24
    39a2:	80 81       	ld	r24, Z
    39a4:	91 81       	ldd	r25, Z+1	; 0x01
    39a6:	9c 87       	std	Y+12, r25	; 0x0c
    39a8:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    39aa:	88 89       	ldd	r24, Y+16	; 0x10
    39ac:	99 89       	ldd	r25, Y+17	; 0x11
    39ae:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    39b2:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    39b4:	88 89       	ldd	r24, Y+16	; 0x10
    39b6:	99 89       	ldd	r25, Y+17	; 0x11
    39b8:	8d 57       	subi	r24, 0x7D	; 125
    39ba:	9f 4f       	sbci	r25, 0xFF	; 255
    39bc:	fc 01       	movw	r30, r24
    39be:	80 81       	ld	r24, Z
    39c0:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    39c2:	88 89       	ldd	r24, Y+16	; 0x10
    39c4:	99 89       	ldd	r25, Y+17	; 0x11
    39c6:	8c 57       	subi	r24, 0x7C	; 124
    39c8:	9f 4f       	sbci	r25, 0xFF	; 255
    39ca:	fc 01       	movw	r30, r24
    39cc:	80 81       	ld	r24, Z
    39ce:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    39d0:	89 81       	ldd	r24, Y+1	; 0x01
    39d2:	9a 81       	ldd	r25, Y+2	; 0x02
    39d4:	fc 01       	movw	r30, r24
    39d6:	81 85       	ldd	r24, Z+9	; 0x09
    39d8:	98 2f       	mov	r25, r24
    39da:	91 70       	andi	r25, 0x01	; 1
    39dc:	81 e0       	ldi	r24, 0x01	; 1
    39de:	99 23       	and	r25, r25
    39e0:	09 f4       	brne	.+2      	; 0x39e4 <nwkRxIndicateDataFrame+0xcc>
    39e2:	80 e0       	ldi	r24, 0x00	; 0
    39e4:	88 2f       	mov	r24, r24
    39e6:	90 e0       	ldi	r25, 0x00	; 0
    39e8:	9a 87       	std	Y+10, r25	; 0x0a
    39ea:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    39ec:	29 85       	ldd	r18, Y+9	; 0x09
    39ee:	3a 85       	ldd	r19, Y+10	; 0x0a
    39f0:	89 81       	ldd	r24, Y+1	; 0x01
    39f2:	9a 81       	ldd	r25, Y+2	; 0x02
    39f4:	fc 01       	movw	r30, r24
    39f6:	81 85       	ldd	r24, Z+9	; 0x09
    39f8:	88 2f       	mov	r24, r24
    39fa:	90 e0       	ldi	r25, 0x00	; 0
    39fc:	82 70       	andi	r24, 0x02	; 2
    39fe:	99 27       	eor	r25, r25
    3a00:	82 2b       	or	r24, r18
    3a02:	93 2b       	or	r25, r19
    3a04:	9a 87       	std	Y+10, r25	; 0x0a
    3a06:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    3a08:	29 85       	ldd	r18, Y+9	; 0x09
    3a0a:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a0c:	89 81       	ldd	r24, Y+1	; 0x01
    3a0e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a10:	fc 01       	movw	r30, r24
    3a12:	81 85       	ldd	r24, Z+9	; 0x09
    3a14:	84 70       	andi	r24, 0x04	; 4
    3a16:	88 23       	and	r24, r24
    3a18:	19 f0       	breq	.+6      	; 0x3a20 <nwkRxIndicateDataFrame+0x108>
    3a1a:	80 e2       	ldi	r24, 0x20	; 32
    3a1c:	90 e0       	ldi	r25, 0x00	; 0
    3a1e:	02 c0       	rjmp	.+4      	; 0x3a24 <nwkRxIndicateDataFrame+0x10c>
    3a20:	80 e0       	ldi	r24, 0x00	; 0
    3a22:	90 e0       	ldi	r25, 0x00	; 0
    3a24:	82 2b       	or	r24, r18
    3a26:	93 2b       	or	r25, r19
    3a28:	9a 87       	std	Y+10, r25	; 0x0a
    3a2a:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    3a2c:	29 85       	ldd	r18, Y+9	; 0x09
    3a2e:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a30:	89 81       	ldd	r24, Y+1	; 0x01
    3a32:	9a 81       	ldd	r25, Y+2	; 0x02
    3a34:	fc 01       	movw	r30, r24
    3a36:	81 85       	ldd	r24, Z+9	; 0x09
    3a38:	88 70       	andi	r24, 0x08	; 8
    3a3a:	88 23       	and	r24, r24
    3a3c:	19 f0       	breq	.+6      	; 0x3a44 <nwkRxIndicateDataFrame+0x12c>
    3a3e:	80 e4       	ldi	r24, 0x40	; 64
    3a40:	90 e0       	ldi	r25, 0x00	; 0
    3a42:	02 c0       	rjmp	.+4      	; 0x3a48 <nwkRxIndicateDataFrame+0x130>
    3a44:	80 e0       	ldi	r24, 0x00	; 0
    3a46:	90 e0       	ldi	r25, 0x00	; 0
    3a48:	82 2b       	or	r24, r18
    3a4a:	93 2b       	or	r25, r19
    3a4c:	9a 87       	std	Y+10, r25	; 0x0a
    3a4e:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    3a50:	29 85       	ldd	r18, Y+9	; 0x09
    3a52:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a54:	89 81       	ldd	r24, Y+1	; 0x01
    3a56:	9a 81       	ldd	r25, Y+2	; 0x02
    3a58:	fc 01       	movw	r30, r24
    3a5a:	81 85       	ldd	r24, Z+9	; 0x09
    3a5c:	80 71       	andi	r24, 0x10	; 16
    3a5e:	88 23       	and	r24, r24
    3a60:	19 f0       	breq	.+6      	; 0x3a68 <nwkRxIndicateDataFrame+0x150>
    3a62:	80 e8       	ldi	r24, 0x80	; 128
    3a64:	90 e0       	ldi	r25, 0x00	; 0
    3a66:	02 c0       	rjmp	.+4      	; 0x3a6c <nwkRxIndicateDataFrame+0x154>
    3a68:	80 e0       	ldi	r24, 0x00	; 0
    3a6a:	90 e0       	ldi	r25, 0x00	; 0
    3a6c:	82 2b       	or	r24, r18
    3a6e:	93 2b       	or	r25, r19
    3a70:	9a 87       	std	Y+10, r25	; 0x0a
    3a72:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    3a74:	29 85       	ldd	r18, Y+9	; 0x09
    3a76:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a78:	89 81       	ldd	r24, Y+1	; 0x01
    3a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    3a7c:	fc 01       	movw	r30, r24
    3a7e:	85 85       	ldd	r24, Z+13	; 0x0d
    3a80:	96 85       	ldd	r25, Z+14	; 0x0e
    3a82:	01 96       	adiw	r24, 0x01	; 1
    3a84:	19 f4       	brne	.+6      	; 0x3a8c <nwkRxIndicateDataFrame+0x174>
    3a86:	84 e0       	ldi	r24, 0x04	; 4
    3a88:	90 e0       	ldi	r25, 0x00	; 0
    3a8a:	02 c0       	rjmp	.+4      	; 0x3a90 <nwkRxIndicateDataFrame+0x178>
    3a8c:	80 e0       	ldi	r24, 0x00	; 0
    3a8e:	90 e0       	ldi	r25, 0x00	; 0
    3a90:	82 2b       	or	r24, r18
    3a92:	93 2b       	or	r25, r19
    3a94:	9a 87       	std	Y+10, r25	; 0x0a
    3a96:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3a98:	29 85       	ldd	r18, Y+9	; 0x09
    3a9a:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a9c:	89 81       	ldd	r24, Y+1	; 0x01
    3a9e:	9a 81       	ldd	r25, Y+2	; 0x02
    3aa0:	fc 01       	movw	r30, r24
    3aa2:	43 85       	ldd	r20, Z+11	; 0x0b
    3aa4:	54 85       	ldd	r21, Z+12	; 0x0c
    3aa6:	89 81       	ldd	r24, Y+1	; 0x01
    3aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    3aaa:	fc 01       	movw	r30, r24
    3aac:	87 81       	ldd	r24, Z+7	; 0x07
    3aae:	90 85       	ldd	r25, Z+8	; 0x08
    3ab0:	48 17       	cp	r20, r24
    3ab2:	59 07       	cpc	r21, r25
    3ab4:	19 f4       	brne	.+6      	; 0x3abc <nwkRxIndicateDataFrame+0x1a4>
    3ab6:	88 e0       	ldi	r24, 0x08	; 8
    3ab8:	90 e0       	ldi	r25, 0x00	; 0
    3aba:	02 c0       	rjmp	.+4      	; 0x3ac0 <nwkRxIndicateDataFrame+0x1a8>
    3abc:	80 e0       	ldi	r24, 0x00	; 0
    3abe:	90 e0       	ldi	r25, 0x00	; 0
    3ac0:	82 2b       	or	r24, r18
    3ac2:	93 2b       	or	r25, r19
    3ac4:	9a 87       	std	Y+10, r25	; 0x0a
    3ac6:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3ac8:	29 85       	ldd	r18, Y+9	; 0x09
    3aca:	3a 85       	ldd	r19, Y+10	; 0x0a
    3acc:	89 81       	ldd	r24, Y+1	; 0x01
    3ace:	9a 81       	ldd	r25, Y+2	; 0x02
    3ad0:	fc 01       	movw	r30, r24
    3ad2:	83 81       	ldd	r24, Z+3	; 0x03
    3ad4:	94 81       	ldd	r25, Z+4	; 0x04
    3ad6:	01 96       	adiw	r24, 0x01	; 1
    3ad8:	19 f4       	brne	.+6      	; 0x3ae0 <nwkRxIndicateDataFrame+0x1c8>
    3ada:	80 e1       	ldi	r24, 0x10	; 16
    3adc:	90 e0       	ldi	r25, 0x00	; 0
    3ade:	02 c0       	rjmp	.+4      	; 0x3ae4 <nwkRxIndicateDataFrame+0x1cc>
    3ae0:	80 e0       	ldi	r24, 0x00	; 0
    3ae2:	90 e0       	ldi	r25, 0x00	; 0
    3ae4:	82 2b       	or	r24, r18
    3ae6:	93 2b       	or	r25, r19
    3ae8:	9a 87       	std	Y+10, r25	; 0x0a
    3aea:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3aec:	89 81       	ldd	r24, Y+1	; 0x01
    3aee:	9a 81       	ldd	r25, Y+2	; 0x02
    3af0:	fc 01       	movw	r30, r24
    3af2:	87 85       	ldd	r24, Z+15	; 0x0f
    3af4:	82 95       	swap	r24
    3af6:	8f 70       	andi	r24, 0x0F	; 15
    3af8:	88 2f       	mov	r24, r24
    3afa:	90 e0       	ldi	r25, 0x00	; 0
    3afc:	03 96       	adiw	r24, 0x03	; 3
    3afe:	88 0f       	add	r24, r24
    3b00:	99 1f       	adc	r25, r25
    3b02:	80 5c       	subi	r24, 0xC0	; 192
    3b04:	95 4c       	sbci	r25, 0xC5	; 197
    3b06:	fc 01       	movw	r30, r24
    3b08:	20 81       	ld	r18, Z
    3b0a:	31 81       	ldd	r19, Z+1	; 0x01
    3b0c:	ce 01       	movw	r24, r28
    3b0e:	03 96       	adiw	r24, 0x03	; 3
    3b10:	f9 01       	movw	r30, r18
    3b12:	09 95       	icall
}
    3b14:	61 96       	adiw	r28, 0x11	; 17
    3b16:	0f b6       	in	r0, 0x3f	; 63
    3b18:	f8 94       	cli
    3b1a:	de bf       	out	0x3e, r29	; 62
    3b1c:	0f be       	out	0x3f, r0	; 63
    3b1e:	cd bf       	out	0x3d, r28	; 61
    3b20:	df 91       	pop	r29
    3b22:	cf 91       	pop	r28
    3b24:	08 95       	ret

00003b26 <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    3b26:	cf 93       	push	r28
    3b28:	df 93       	push	r29
    3b2a:	cd b7       	in	r28, 0x3d	; 61
    3b2c:	de b7       	in	r29, 0x3e	; 62
    3b2e:	61 97       	sbiw	r28, 0x11	; 17
    3b30:	0f b6       	in	r0, 0x3f	; 63
    3b32:	f8 94       	cli
    3b34:	de bf       	out	0x3e, r29	; 62
    3b36:	0f be       	out	0x3f, r0	; 63
    3b38:	cd bf       	out	0x3d, r28	; 61
    3b3a:	99 8b       	std	Y+17, r25	; 0x11
    3b3c:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    3b3e:	88 89       	ldd	r24, Y+16	; 0x10
    3b40:	99 89       	ldd	r25, Y+17	; 0x11
    3b42:	02 96       	adiw	r24, 0x02	; 2
    3b44:	9a 83       	std	Y+2, r25	; 0x02
    3b46:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    3b48:	88 89       	ldd	r24, Y+16	; 0x10
    3b4a:	99 89       	ldd	r25, Y+17	; 0x11
    3b4c:	24 e2       	ldi	r18, 0x24	; 36
    3b4e:	fc 01       	movw	r30, r24
    3b50:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    3b52:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x6>
    3b56:	90 91 47 3a 	lds	r25, 0x3A47	; 0x803a47 <nwkIb+0x7>
    3b5a:	89 2b       	or	r24, r25
    3b5c:	11 f4       	brne	.+4      	; 0x3b62 <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    3b5e:	80 e0       	ldi	r24, 0x00	; 0
    3b60:	44 c0       	rjmp	.+136    	; 0x3bea <nwkRxIndicateBeaconFrame+0xc4>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    3b62:	88 89       	ldd	r24, Y+16	; 0x10
    3b64:	99 89       	ldd	r25, Y+17	; 0x11
    3b66:	fc 01       	movw	r30, r24
    3b68:	87 81       	ldd	r24, Z+7	; 0x07
    3b6a:	90 85       	ldd	r25, Z+8	; 0x08
    3b6c:	9c 83       	std	Y+4, r25	; 0x04
    3b6e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    3b70:	88 89       	ldd	r24, Y+16	; 0x10
    3b72:	99 89       	ldd	r25, Y+17	; 0x11
    3b74:	fc 01       	movw	r30, r24
    3b76:	87 81       	ldd	r24, Z+7	; 0x07
    3b78:	90 85       	ldd	r25, Z+8	; 0x08
    3b7a:	9e 83       	std	Y+6, r25	; 0x06
    3b7c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    3b7e:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    3b80:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    3b82:	88 89       	ldd	r24, Y+16	; 0x10
    3b84:	99 89       	ldd	r25, Y+17	; 0x11
    3b86:	8f 57       	subi	r24, 0x7F	; 127
    3b88:	9f 4f       	sbci	r25, 0xFF	; 255
    3b8a:	fc 01       	movw	r30, r24
    3b8c:	80 81       	ld	r24, Z
    3b8e:	91 81       	ldd	r25, Z+1	; 0x01
    3b90:	9c 87       	std	Y+12, r25	; 0x0c
    3b92:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    3b94:	88 89       	ldd	r24, Y+16	; 0x10
    3b96:	99 89       	ldd	r25, Y+17	; 0x11
    3b98:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    3b9c:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    3b9e:	88 89       	ldd	r24, Y+16	; 0x10
    3ba0:	99 89       	ldd	r25, Y+17	; 0x11
    3ba2:	8d 57       	subi	r24, 0x7D	; 125
    3ba4:	9f 4f       	sbci	r25, 0xFF	; 255
    3ba6:	fc 01       	movw	r30, r24
    3ba8:	80 81       	ld	r24, Z
    3baa:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    3bac:	88 89       	ldd	r24, Y+16	; 0x10
    3bae:	99 89       	ldd	r25, Y+17	; 0x11
    3bb0:	8c 57       	subi	r24, 0x7C	; 124
    3bb2:	9f 4f       	sbci	r25, 0xFF	; 255
    3bb4:	fc 01       	movw	r30, r24
    3bb6:	80 81       	ld	r24, Z
    3bb8:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_BEACON;
    3bba:	80 e8       	ldi	r24, 0x80	; 128
    3bbc:	90 e0       	ldi	r25, 0x00	; 0
    3bbe:	9a 87       	std	Y+10, r25	; 0x0a
    3bc0:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3bc2:	89 81       	ldd	r24, Y+1	; 0x01
    3bc4:	9a 81       	ldd	r25, Y+2	; 0x02
    3bc6:	fc 01       	movw	r30, r24
    3bc8:	87 85       	ldd	r24, Z+15	; 0x0f
    3bca:	82 95       	swap	r24
    3bcc:	8f 70       	andi	r24, 0x0F	; 15
    3bce:	88 2f       	mov	r24, r24
    3bd0:	90 e0       	ldi	r25, 0x00	; 0
    3bd2:	03 96       	adiw	r24, 0x03	; 3
    3bd4:	88 0f       	add	r24, r24
    3bd6:	99 1f       	adc	r25, r25
    3bd8:	80 5c       	subi	r24, 0xC0	; 192
    3bda:	95 4c       	sbci	r25, 0xC5	; 197
    3bdc:	fc 01       	movw	r30, r24
    3bde:	20 81       	ld	r18, Z
    3be0:	31 81       	ldd	r19, Z+1	; 0x01
    3be2:	ce 01       	movw	r24, r28
    3be4:	03 96       	adiw	r24, 0x03	; 3
    3be6:	f9 01       	movw	r30, r18
    3be8:	09 95       	icall
}
    3bea:	61 96       	adiw	r28, 0x11	; 17
    3bec:	0f b6       	in	r0, 0x3f	; 63
    3bee:	f8 94       	cli
    3bf0:	de bf       	out	0x3e, r29	; 62
    3bf2:	0f be       	out	0x3f, r0	; 63
    3bf4:	cd bf       	out	0x3d, r28	; 61
    3bf6:	df 91       	pop	r29
    3bf8:	cf 91       	pop	r28
    3bfa:	08 95       	ret

00003bfc <nwkRxIndicateLLBeaconFrame>:


/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateLLBeaconFrame(NwkFrame_t *frame)
{
    3bfc:	cf 93       	push	r28
    3bfe:	df 93       	push	r29
    3c00:	cd b7       	in	r28, 0x3d	; 61
    3c02:	de b7       	in	r29, 0x3e	; 62
    3c04:	2f 97       	sbiw	r28, 0x0f	; 15
    3c06:	0f b6       	in	r0, 0x3f	; 63
    3c08:	f8 94       	cli
    3c0a:	de bf       	out	0x3e, r29	; 62
    3c0c:	0f be       	out	0x3f, r0	; 63
    3c0e:	cd bf       	out	0x3d, r28	; 61
    3c10:	9f 87       	std	Y+15, r25	; 0x0f
    3c12:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3c14:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c16:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c18:	24 e2       	ldi	r18, 0x24	; 36
    3c1a:	fc 01       	movw	r30, r24
    3c1c:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_BEACON_ENDPOINT]) {
    3c1e:	80 91 46 3a 	lds	r24, 0x3A46	; 0x803a46 <nwkIb+0x6>
    3c22:	90 91 47 3a 	lds	r25, 0x3A47	; 0x803a47 <nwkIb+0x7>
    3c26:	89 2b       	or	r24, r25
    3c28:	11 f4       	brne	.+4      	; 0x3c2e <nwkRxIndicateLLBeaconFrame+0x32>
	return false;
    3c2a:	80 e0       	ldi	r24, 0x00	; 0
    3c2c:	2a c0       	rjmp	.+84     	; 0x3c82 <nwkRxIndicateLLBeaconFrame+0x86>
	}
	/* this informations are not received in a LLDN Beacon as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3c2e:	1a 82       	std	Y+2, r1	; 0x02
    3c30:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    3c32:	1c 82       	std	Y+4, r1	; 0x04
    3c34:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    3c36:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    3c38:	1e 82       	std	Y+6, r1	; 0x06
	
	ind.data = &frame->LLbeacon;
    3c3a:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c3c:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c3e:	02 96       	adiw	r24, 0x02	; 2
    3c40:	9a 87       	std	Y+10, r25	; 0x0a
    3c42:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    3c44:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c46:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c48:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    3c4c:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    3c4e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c50:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c52:	8d 57       	subi	r24, 0x7D	; 125
    3c54:	9f 4f       	sbci	r25, 0xFF	; 255
    3c56:	fc 01       	movw	r30, r24
    3c58:	80 81       	ld	r24, Z
    3c5a:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    3c5c:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c5e:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c60:	8c 57       	subi	r24, 0x7C	; 124
    3c62:	9f 4f       	sbci	r25, 0xFF	; 255
    3c64:	fc 01       	movw	r30, r24
    3c66:	80 81       	ld	r24, Z
    3c68:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_BEACON;
    3c6a:	80 e0       	ldi	r24, 0x00	; 0
    3c6c:	91 e0       	ldi	r25, 0x01	; 1
    3c6e:	98 87       	std	Y+8, r25	; 0x08
    3c70:	8f 83       	std	Y+7, r24	; 0x07


	return nwkIb.endpoint[APP_BEACON_ENDPOINT](&ind);
    3c72:	20 91 46 3a 	lds	r18, 0x3A46	; 0x803a46 <nwkIb+0x6>
    3c76:	30 91 47 3a 	lds	r19, 0x3A47	; 0x803a47 <nwkIb+0x7>
    3c7a:	ce 01       	movw	r24, r28
    3c7c:	01 96       	adiw	r24, 0x01	; 1
    3c7e:	f9 01       	movw	r30, r18
    3c80:	09 95       	icall
}
    3c82:	2f 96       	adiw	r28, 0x0f	; 15
    3c84:	0f b6       	in	r0, 0x3f	; 63
    3c86:	f8 94       	cli
    3c88:	de bf       	out	0x3e, r29	; 62
    3c8a:	0f be       	out	0x3f, r0	; 63
    3c8c:	cd bf       	out	0x3d, r28	; 61
    3c8e:	df 91       	pop	r29
    3c90:	cf 91       	pop	r28
    3c92:	08 95       	ret

00003c94 <nwkRxIndicateLLCommandFrame>:

static bool nwkRxIndicateLLCommandFrame(NwkFrame_t *frame)
{
    3c94:	cf 93       	push	r28
    3c96:	df 93       	push	r29
    3c98:	cd b7       	in	r28, 0x3d	; 61
    3c9a:	de b7       	in	r29, 0x3e	; 62
    3c9c:	2f 97       	sbiw	r28, 0x0f	; 15
    3c9e:	0f b6       	in	r0, 0x3f	; 63
    3ca0:	f8 94       	cli
    3ca2:	de bf       	out	0x3e, r29	; 62
    3ca4:	0f be       	out	0x3f, r0	; 63
    3ca6:	cd bf       	out	0x3d, r28	; 61
    3ca8:	9f 87       	std	Y+15, r25	; 0x0f
    3caa:	8e 87       	std	Y+14, r24	; 0x0e
	
	
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3cac:	8e 85       	ldd	r24, Y+14	; 0x0e
    3cae:	9f 85       	ldd	r25, Y+15	; 0x0f
    3cb0:	24 e2       	ldi	r18, 0x24	; 36
    3cb2:	fc 01       	movw	r30, r24
    3cb4:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_COMMAND_ENDPOINT]) {
    3cb6:	80 91 4c 3a 	lds	r24, 0x3A4C	; 0x803a4c <nwkIb+0xc>
    3cba:	90 91 4d 3a 	lds	r25, 0x3A4D	; 0x803a4d <nwkIb+0xd>
    3cbe:	89 2b       	or	r24, r25
    3cc0:	11 f4       	brne	.+4      	; 0x3cc6 <nwkRxIndicateLLCommandFrame+0x32>
	return false;
    3cc2:	80 e0       	ldi	r24, 0x00	; 0
    3cc4:	2e c0       	rjmp	.+92     	; 0x3d22 <nwkRxIndicateLLCommandFrame+0x8e>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3cc6:	1a 82       	std	Y+2, r1	; 0x02
    3cc8:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    3cca:	1c 82       	std	Y+4, r1	; 0x04
    3ccc:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    3cce:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    3cd0:	1e 82       	std	Y+6, r1	; 0x06
	

	ind.data = frame->payload;
    3cd2:	8e 85       	ldd	r24, Y+14	; 0x0e
    3cd4:	9f 85       	ldd	r25, Y+15	; 0x0f
    3cd6:	8f 57       	subi	r24, 0x7F	; 127
    3cd8:	9f 4f       	sbci	r25, 0xFF	; 255
    3cda:	fc 01       	movw	r30, r24
    3cdc:	80 81       	ld	r24, Z
    3cde:	91 81       	ldd	r25, Z+1	; 0x01
    3ce0:	9a 87       	std	Y+10, r25	; 0x0a
    3ce2:	89 87       	std	Y+9, r24	; 0x09
	
	ind.size = nwkFramePayloadSize(frame);
    3ce4:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ce6:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ce8:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    3cec:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    3cee:	8e 85       	ldd	r24, Y+14	; 0x0e
    3cf0:	9f 85       	ldd	r25, Y+15	; 0x0f
    3cf2:	8d 57       	subi	r24, 0x7D	; 125
    3cf4:	9f 4f       	sbci	r25, 0xFF	; 255
    3cf6:	fc 01       	movw	r30, r24
    3cf8:	80 81       	ld	r24, Z
    3cfa:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    3cfc:	8e 85       	ldd	r24, Y+14	; 0x0e
    3cfe:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d00:	8c 57       	subi	r24, 0x7C	; 124
    3d02:	9f 4f       	sbci	r25, 0xFF	; 255
    3d04:	fc 01       	movw	r30, r24
    3d06:	80 81       	ld	r24, Z
    3d08:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_MACCOMMAND;
    3d0a:	80 e0       	ldi	r24, 0x00	; 0
    3d0c:	92 e0       	ldi	r25, 0x02	; 2
    3d0e:	98 87       	std	Y+8, r25	; 0x08
    3d10:	8f 83       	std	Y+7, r24	; 0x07
	
	return nwkIb.endpoint[APP_COMMAND_ENDPOINT](&ind);
    3d12:	20 91 4c 3a 	lds	r18, 0x3A4C	; 0x803a4c <nwkIb+0xc>
    3d16:	30 91 4d 3a 	lds	r19, 0x3A4D	; 0x803a4d <nwkIb+0xd>
    3d1a:	ce 01       	movw	r24, r28
    3d1c:	01 96       	adiw	r24, 0x01	; 1
    3d1e:	f9 01       	movw	r30, r18
    3d20:	09 95       	icall
}
    3d22:	2f 96       	adiw	r28, 0x0f	; 15
    3d24:	0f b6       	in	r0, 0x3f	; 63
    3d26:	f8 94       	cli
    3d28:	de bf       	out	0x3e, r29	; 62
    3d2a:	0f be       	out	0x3f, r0	; 63
    3d2c:	cd bf       	out	0x3d, r28	; 61
    3d2e:	df 91       	pop	r29
    3d30:	cf 91       	pop	r28
    3d32:	08 95       	ret

00003d34 <nwkRxIndicateLLDataFrame>:

static bool nwkRxIndicateLLDataFrame(NwkFrame_t *frame)
{		
    3d34:	cf 93       	push	r28
    3d36:	df 93       	push	r29
    3d38:	cd b7       	in	r28, 0x3d	; 61
    3d3a:	de b7       	in	r29, 0x3e	; 62
    3d3c:	2f 97       	sbiw	r28, 0x0f	; 15
    3d3e:	0f b6       	in	r0, 0x3f	; 63
    3d40:	f8 94       	cli
    3d42:	de bf       	out	0x3e, r29	; 62
    3d44:	0f be       	out	0x3f, r0	; 63
    3d46:	cd bf       	out	0x3d, r28	; 61
    3d48:	9f 87       	std	Y+15, r25	; 0x0f
    3d4a:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3d4c:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d4e:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d50:	24 e2       	ldi	r18, 0x24	; 36
    3d52:	fc 01       	movw	r30, r24
    3d54:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_DATA_ENDPOINT]) {
    3d56:	80 91 48 3a 	lds	r24, 0x3A48	; 0x803a48 <nwkIb+0x8>
    3d5a:	90 91 49 3a 	lds	r25, 0x3A49	; 0x803a49 <nwkIb+0x9>
    3d5e:	89 2b       	or	r24, r25
    3d60:	11 f4       	brne	.+4      	; 0x3d66 <nwkRxIndicateLLDataFrame+0x32>
	return false;
    3d62:	80 e0       	ldi	r24, 0x00	; 0
    3d64:	2e c0       	rjmp	.+92     	; 0x3dc2 <nwkRxIndicateLLDataFrame+0x8e>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3d66:	1a 82       	std	Y+2, r1	; 0x02
    3d68:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    3d6a:	1c 82       	std	Y+4, r1	; 0x04
    3d6c:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    3d6e:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    3d70:	1e 82       	std	Y+6, r1	; 0x06
	

	ind.data = frame->payload;
    3d72:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d74:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d76:	8f 57       	subi	r24, 0x7F	; 127
    3d78:	9f 4f       	sbci	r25, 0xFF	; 255
    3d7a:	fc 01       	movw	r30, r24
    3d7c:	80 81       	ld	r24, Z
    3d7e:	91 81       	ldd	r25, Z+1	; 0x01
    3d80:	9a 87       	std	Y+10, r25	; 0x0a
    3d82:	89 87       	std	Y+9, r24	; 0x09
	
	ind.size = nwkFramePayloadSize(frame);
    3d84:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d86:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d88:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    3d8c:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    3d8e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d90:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d92:	8d 57       	subi	r24, 0x7D	; 125
    3d94:	9f 4f       	sbci	r25, 0xFF	; 255
    3d96:	fc 01       	movw	r30, r24
    3d98:	80 81       	ld	r24, Z
    3d9a:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    3d9c:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d9e:	9f 85       	ldd	r25, Y+15	; 0x0f
    3da0:	8c 57       	subi	r24, 0x7C	; 124
    3da2:	9f 4f       	sbci	r25, 0xFF	; 255
    3da4:	fc 01       	movw	r30, r24
    3da6:	80 81       	ld	r24, Z
    3da8:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_DATA;
    3daa:	80 e0       	ldi	r24, 0x00	; 0
    3dac:	94 e0       	ldi	r25, 0x04	; 4
    3dae:	98 87       	std	Y+8, r25	; 0x08
    3db0:	8f 83       	std	Y+7, r24	; 0x07
	
	return nwkIb.endpoint[APP_DATA_ENDPOINT](&ind);
    3db2:	20 91 48 3a 	lds	r18, 0x3A48	; 0x803a48 <nwkIb+0x8>
    3db6:	30 91 49 3a 	lds	r19, 0x3A49	; 0x803a49 <nwkIb+0x9>
    3dba:	ce 01       	movw	r24, r28
    3dbc:	01 96       	adiw	r24, 0x01	; 1
    3dbe:	f9 01       	movw	r30, r18
    3dc0:	09 95       	icall
}
    3dc2:	2f 96       	adiw	r28, 0x0f	; 15
    3dc4:	0f b6       	in	r0, 0x3f	; 63
    3dc6:	f8 94       	cli
    3dc8:	de bf       	out	0x3e, r29	; 62
    3dca:	0f be       	out	0x3f, r0	; 63
    3dcc:	cd bf       	out	0x3d, r28	; 61
    3dce:	df 91       	pop	r29
    3dd0:	cf 91       	pop	r28
    3dd2:	08 95       	ret

00003dd4 <nwkRxIndicateLLACKFrame>:

static bool nwkRxIndicateLLACKFrame(NwkFrame_t *frame)
{
    3dd4:	cf 93       	push	r28
    3dd6:	df 93       	push	r29
    3dd8:	cd b7       	in	r28, 0x3d	; 61
    3dda:	de b7       	in	r29, 0x3e	; 62
    3ddc:	2f 97       	sbiw	r28, 0x0f	; 15
    3dde:	0f b6       	in	r0, 0x3f	; 63
    3de0:	f8 94       	cli
    3de2:	de bf       	out	0x3e, r29	; 62
    3de4:	0f be       	out	0x3f, r0	; 63
    3de6:	cd bf       	out	0x3d, r28	; 61
    3de8:	9f 87       	std	Y+15, r25	; 0x0f
    3dea:	8e 87       	std	Y+14, r24	; 0x0e
	
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    3dec:	8e 85       	ldd	r24, Y+14	; 0x0e
    3dee:	9f 85       	ldd	r25, Y+15	; 0x0f
    3df0:	24 e2       	ldi	r18, 0x24	; 36
    3df2:	fc 01       	movw	r30, r24
    3df4:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_ACK_ENDPOINT]) {
    3df6:	80 91 4e 3a 	lds	r24, 0x3A4E	; 0x803a4e <nwkIb+0xe>
    3dfa:	90 91 4f 3a 	lds	r25, 0x3A4F	; 0x803a4f <nwkIb+0xf>
    3dfe:	89 2b       	or	r24, r25
    3e00:	11 f4       	brne	.+4      	; 0x3e06 <nwkRxIndicateLLACKFrame+0x32>
	return false;
    3e02:	80 e0       	ldi	r24, 0x00	; 0
    3e04:	2e c0       	rjmp	.+92     	; 0x3e62 <nwkRxIndicateLLACKFrame+0x8e>
	
	/* 
	 * this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    3e06:	1a 82       	std	Y+2, r1	; 0x02
    3e08:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    3e0a:	1c 82       	std	Y+4, r1	; 0x04
    3e0c:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    3e0e:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    3e10:	1e 82       	std	Y+6, r1	; 0x06

	ind.data =  frame->payload;
    3e12:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e14:	9f 85       	ldd	r25, Y+15	; 0x0f
    3e16:	8f 57       	subi	r24, 0x7F	; 127
    3e18:	9f 4f       	sbci	r25, 0xFF	; 255
    3e1a:	fc 01       	movw	r30, r24
    3e1c:	80 81       	ld	r24, Z
    3e1e:	91 81       	ldd	r25, Z+1	; 0x01
    3e20:	9a 87       	std	Y+10, r25	; 0x0a
    3e22:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    3e24:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e26:	9f 85       	ldd	r25, Y+15	; 0x0f
    3e28:	0e 94 af 17 	call	0x2f5e	; 0x2f5e <nwkFramePayloadSize>
    3e2c:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    3e2e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e30:	9f 85       	ldd	r25, Y+15	; 0x0f
    3e32:	8d 57       	subi	r24, 0x7D	; 125
    3e34:	9f 4f       	sbci	r25, 0xFF	; 255
    3e36:	fc 01       	movw	r30, r24
    3e38:	80 81       	ld	r24, Z
    3e3a:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    3e3c:	8e 85       	ldd	r24, Y+14	; 0x0e
    3e3e:	9f 85       	ldd	r25, Y+15	; 0x0f
    3e40:	8c 57       	subi	r24, 0x7C	; 124
    3e42:	9f 4f       	sbci	r25, 0xFF	; 255
    3e44:	fc 01       	movw	r30, r24
    3e46:	80 81       	ld	r24, Z
    3e48:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_OPT_LLDN_ACK;
    3e4a:	80 e0       	ldi	r24, 0x00	; 0
    3e4c:	90 e4       	ldi	r25, 0x40	; 64
    3e4e:	98 87       	std	Y+8, r25	; 0x08
    3e50:	8f 83       	std	Y+7, r24	; 0x07

	return nwkIb.endpoint[APP_ACK_ENDPOINT](&ind);
    3e52:	20 91 4e 3a 	lds	r18, 0x3A4E	; 0x803a4e <nwkIb+0xe>
    3e56:	30 91 4f 3a 	lds	r19, 0x3A4F	; 0x803a4f <nwkIb+0xf>
    3e5a:	ce 01       	movw	r24, r28
    3e5c:	01 96       	adiw	r24, 0x01	; 1
    3e5e:	f9 01       	movw	r30, r18
    3e60:	09 95       	icall
}
    3e62:	2f 96       	adiw	r28, 0x0f	; 15
    3e64:	0f b6       	in	r0, 0x3f	; 63
    3e66:	f8 94       	cli
    3e68:	de bf       	out	0x3e, r29	; 62
    3e6a:	0f be       	out	0x3f, r0	; 63
    3e6c:	cd bf       	out	0x3d, r28	; 61
    3e6e:	df 91       	pop	r29
    3e70:	cf 91       	pop	r28
    3e72:	08 95       	ret

00003e74 <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    3e74:	cf 93       	push	r28
    3e76:	df 93       	push	r29
    3e78:	00 d0       	rcall	.+0      	; 0x3e7a <nwkRxHandleIndication+0x6>
    3e7a:	1f 92       	push	r1
    3e7c:	cd b7       	in	r28, 0x3d	; 61
    3e7e:	de b7       	in	r29, 0x3e	; 62
    3e80:	9b 83       	std	Y+3, r25	; 0x03
    3e82:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    3e84:	10 92 de 0e 	sts	0x0EDE, r1	; 0x800ede <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    3e88:	8a 81       	ldd	r24, Y+2	; 0x02
    3e8a:	9b 81       	ldd	r25, Y+3	; 0x03
    3e8c:	0e 94 8c 1c 	call	0x3918	; 0x3918 <nwkRxIndicateDataFrame>
    3e90:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    3e92:	8a 81       	ldd	r24, Y+2	; 0x02
    3e94:	9b 81       	ldd	r25, Y+3	; 0x03
    3e96:	fc 01       	movw	r30, r24
    3e98:	83 85       	ldd	r24, Z+11	; 0x0b
    3e9a:	81 70       	andi	r24, 0x01	; 1
    3e9c:	88 23       	and	r24, r24
    3e9e:	09 f4       	brne	.+2      	; 0x3ea2 <nwkRxHandleIndication+0x2e>
		ack = false;
    3ea0:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3ea2:	8a 81       	ldd	r24, Y+2	; 0x02
    3ea4:	9b 81       	ldd	r25, Y+3	; 0x03
    3ea6:	fc 01       	movw	r30, r24
    3ea8:	87 81       	ldd	r24, Z+7	; 0x07
    3eaa:	90 85       	ldd	r25, Z+8	; 0x08
    3eac:	01 96       	adiw	r24, 0x01	; 1
    3eae:	a9 f4       	brne	.+42     	; 0x3eda <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3eb0:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    3eb4:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    3eb8:	8a 81       	ldd	r24, Y+2	; 0x02
    3eba:	9b 81       	ldd	r25, Y+3	; 0x03
    3ebc:	fc 01       	movw	r30, r24
    3ebe:	87 85       	ldd	r24, Z+15	; 0x0f
    3ec0:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3ec2:	28 17       	cp	r18, r24
    3ec4:	39 07       	cpc	r19, r25
    3ec6:	49 f4       	brne	.+18     	; 0x3eda <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    3ec8:	8a 81       	ldd	r24, Y+2	; 0x02
    3eca:	9b 81       	ldd	r25, Y+3	; 0x03
    3ecc:	fc 01       	movw	r30, r24
    3ece:	83 85       	ldd	r24, Z+11	; 0x0b
    3ed0:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    3ed2:	88 23       	and	r24, r24
    3ed4:	11 f4       	brne	.+4      	; 0x3eda <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    3ed6:	81 e0       	ldi	r24, 0x01	; 1
    3ed8:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3eda:	8a 81       	ldd	r24, Y+2	; 0x02
    3edc:	9b 81       	ldd	r25, Y+3	; 0x03
    3ede:	fc 01       	movw	r30, r24
    3ee0:	85 81       	ldd	r24, Z+5	; 0x05
    3ee2:	96 81       	ldd	r25, Z+6	; 0x06
    3ee4:	01 96       	adiw	r24, 0x01	; 1
    3ee6:	09 f4       	brne	.+2      	; 0x3eea <nwkRxHandleIndication+0x76>
		ack = false;
    3ee8:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    3eea:	80 91 40 3a 	lds	r24, 0x3A40	; 0x803a40 <nwkIb>
    3eee:	90 91 41 3a 	lds	r25, 0x3A41	; 0x803a41 <nwkIb+0x1>
    3ef2:	01 96       	adiw	r24, 0x01	; 1
    3ef4:	09 f4       	brne	.+2      	; 0x3ef8 <nwkRxHandleIndication+0x84>
		ack = false;
    3ef6:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    3ef8:	89 81       	ldd	r24, Y+1	; 0x01
    3efa:	88 23       	and	r24, r24
    3efc:	21 f0       	breq	.+8      	; 0x3f06 <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    3efe:	8a 81       	ldd	r24, Y+2	; 0x02
    3f00:	9b 81       	ldd	r25, Y+3	; 0x03
    3f02:	0e 94 44 19 	call	0x3288	; 0x3288 <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    3f06:	8a 81       	ldd	r24, Y+2	; 0x02
    3f08:	9b 81       	ldd	r25, Y+3	; 0x03
    3f0a:	24 e2       	ldi	r18, 0x24	; 36
    3f0c:	fc 01       	movw	r30, r24
    3f0e:	20 83       	st	Z, r18
}
    3f10:	00 00       	nop
    3f12:	0f 90       	pop	r0
    3f14:	0f 90       	pop	r0
    3f16:	0f 90       	pop	r0
    3f18:	df 91       	pop	r29
    3f1a:	cf 91       	pop	r28
    3f1c:	08 95       	ret

00003f1e <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3f1e:	cf 93       	push	r28
    3f20:	df 93       	push	r29
    3f22:	00 d0       	rcall	.+0      	; 0x3f24 <nwkRxTaskHandler+0x6>
    3f24:	cd b7       	in	r28, 0x3d	; 61
    3f26:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    3f28:	1a 82       	std	Y+2, r1	; 0x02
    3f2a:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3f2c:	3f c0       	rjmp	.+126    	; 0x3fac <nwkRxTaskHandler+0x8e>
		switch (frame->state) {
    3f2e:	89 81       	ldd	r24, Y+1	; 0x01
    3f30:	9a 81       	ldd	r25, Y+2	; 0x02
    3f32:	fc 01       	movw	r30, r24
    3f34:	80 81       	ld	r24, Z
    3f36:	88 2f       	mov	r24, r24
    3f38:	90 e0       	ldi	r25, 0x00	; 0
    3f3a:	09 2e       	mov	r0, r25
    3f3c:	00 0c       	add	r0, r0
    3f3e:	aa 0b       	sbc	r26, r26
    3f40:	bb 0b       	sbc	r27, r27
    3f42:	40 e2       	ldi	r20, 0x20	; 32
    3f44:	50 e0       	ldi	r21, 0x00	; 0
    3f46:	29 e0       	ldi	r18, 0x09	; 9
    3f48:	30 e0       	ldi	r19, 0x00	; 0
    3f4a:	84 1b       	sub	r24, r20
    3f4c:	95 0b       	sbc	r25, r21
    3f4e:	28 17       	cp	r18, r24
    3f50:	39 07       	cpc	r19, r25
    3f52:	60 f1       	brcs	.+88     	; 0x3fac <nwkRxTaskHandler+0x8e>
    3f54:	82 56       	subi	r24, 0x62	; 98
    3f56:	9f 4f       	sbci	r25, 0xFF	; 255
    3f58:	fc 01       	movw	r30, r24
    3f5a:	0c 94 93 57 	jmp	0xaf26	; 0xaf26 <__tablejump2__>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    3f5e:	89 81       	ldd	r24, Y+1	; 0x01
    3f60:	9a 81       	ldd	r25, Y+2	; 0x02
    3f62:	0e 94 1f 1b 	call	0x363e	; 0x363e <nwkRxHandleReceivedFrame>
		}
		break;
    3f66:	22 c0       	rjmp	.+68     	; 0x3fac <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    3f68:	89 81       	ldd	r24, Y+1	; 0x01
    3f6a:	9a 81       	ldd	r25, Y+2	; 0x02
    3f6c:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <nwkRxHandleIndication>
		}
		break;
    3f70:	1d c0       	rjmp	.+58     	; 0x3fac <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3f72:	89 81       	ldd	r24, Y+1	; 0x01
    3f74:	9a 81       	ldd	r25, Y+2	; 0x02
    3f76:	0e 94 98 16 	call	0x2d30	; 0x2d30 <nwkFrameFree>
		}
		break;
    3f7a:	18 c0       	rjmp	.+48     	; 0x3fac <nwkRxTaskHandler+0x8e>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    3f7c:	89 81       	ldd	r24, Y+1	; 0x01
    3f7e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f80:	0e 94 93 1d 	call	0x3b26	; 0x3b26 <nwkRxIndicateBeaconFrame>
		}
		break;
    3f84:	13 c0       	rjmp	.+38     	; 0x3fac <nwkRxTaskHandler+0x8e>
		
		
		case NWK_RX_STATE_LLBEACON:
		{
			nwkRxIndicateLLBeaconFrame(frame);
    3f86:	89 81       	ldd	r24, Y+1	; 0x01
    3f88:	9a 81       	ldd	r25, Y+2	; 0x02
    3f8a:	0e 94 fe 1d 	call	0x3bfc	; 0x3bfc <nwkRxIndicateLLBeaconFrame>
		}
		break;
    3f8e:	0e c0       	rjmp	.+28     	; 0x3fac <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLCOMMAND:
		{
			nwkRxIndicateLLCommandFrame(frame);
    3f90:	89 81       	ldd	r24, Y+1	; 0x01
    3f92:	9a 81       	ldd	r25, Y+2	; 0x02
    3f94:	0e 94 4a 1e 	call	0x3c94	; 0x3c94 <nwkRxIndicateLLCommandFrame>
		}
		break;
    3f98:	09 c0       	rjmp	.+18     	; 0x3fac <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLDATA:
		{
			nwkRxIndicateLLDataFrame(frame);
    3f9a:	89 81       	ldd	r24, Y+1	; 0x01
    3f9c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f9e:	0e 94 9a 1e 	call	0x3d34	; 0x3d34 <nwkRxIndicateLLDataFrame>
		}
		
		case NWK_RX_STATE_LLACKFRAME:
		{
			nwkRxIndicateLLACKFrame(frame);
    3fa2:	89 81       	ldd	r24, Y+1	; 0x01
    3fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    3fa6:	0e 94 ea 1e 	call	0x3dd4	; 0x3dd4 <nwkRxIndicateLLACKFrame>
		}
		break;
    3faa:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3fac:	89 81       	ldd	r24, Y+1	; 0x01
    3fae:	9a 81       	ldd	r25, Y+2	; 0x02
    3fb0:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkFrameNext>
    3fb4:	9a 83       	std	Y+2, r25	; 0x02
    3fb6:	89 83       	std	Y+1, r24	; 0x01
    3fb8:	89 81       	ldd	r24, Y+1	; 0x01
    3fba:	9a 81       	ldd	r25, Y+2	; 0x02
    3fbc:	89 2b       	or	r24, r25
    3fbe:	09 f0       	breq	.+2      	; 0x3fc2 <nwkRxTaskHandler+0xa4>
    3fc0:	b6 cf       	rjmp	.-148    	; 0x3f2e <nwkRxTaskHandler+0x10>
		}
		break;
		
		}
	}
}
    3fc2:	00 00       	nop
    3fc4:	0f 90       	pop	r0
    3fc6:	0f 90       	pop	r0
    3fc8:	df 91       	pop	r29
    3fca:	cf 91       	pop	r28
    3fcc:	08 95       	ret

00003fce <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    3fce:	cf 93       	push	r28
    3fd0:	df 93       	push	r29
    3fd2:	cd b7       	in	r28, 0x3d	; 61
    3fd4:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    3fd6:	10 92 ed 0e 	sts	0x0EED, r1	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    3fda:	10 92 ec 0e 	sts	0x0EEC, r1	; 0x800eec <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3fde:	82 e3       	ldi	r24, 0x32	; 50
    3fe0:	90 e0       	ldi	r25, 0x00	; 0
    3fe2:	a0 e0       	ldi	r26, 0x00	; 0
    3fe4:	b0 e0       	ldi	r27, 0x00	; 0
    3fe6:	80 93 f4 0e 	sts	0x0EF4, r24	; 0x800ef4 <nwkTxAckWaitTimer+0x6>
    3fea:	90 93 f5 0e 	sts	0x0EF5, r25	; 0x800ef5 <nwkTxAckWaitTimer+0x7>
    3fee:	a0 93 f6 0e 	sts	0x0EF6, r26	; 0x800ef6 <nwkTxAckWaitTimer+0x8>
    3ff2:	b0 93 f7 0e 	sts	0x0EF7, r27	; 0x800ef7 <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3ff6:	10 92 f8 0e 	sts	0x0EF8, r1	; 0x800ef8 <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3ffa:	82 ea       	ldi	r24, 0xA2	; 162
    3ffc:	92 e2       	ldi	r25, 0x22	; 34
    3ffe:	90 93 fa 0e 	sts	0x0EFA, r25	; 0x800efa <nwkTxAckWaitTimer+0xc>
    4002:	80 93 f9 0e 	sts	0x0EF9, r24	; 0x800ef9 <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    4006:	8a e0       	ldi	r24, 0x0A	; 10
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	a0 e0       	ldi	r26, 0x00	; 0
    400c:	b0 e0       	ldi	r27, 0x00	; 0
    400e:	80 93 01 0f 	sts	0x0F01, r24	; 0x800f01 <nwkTxDelayTimer+0x6>
    4012:	90 93 02 0f 	sts	0x0F02, r25	; 0x800f02 <nwkTxDelayTimer+0x7>
    4016:	a0 93 03 0f 	sts	0x0F03, r26	; 0x800f03 <nwkTxDelayTimer+0x8>
    401a:	b0 93 04 0f 	sts	0x0F04, r27	; 0x800f04 <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    401e:	10 92 05 0f 	sts	0x0F05, r1	; 0x800f05 <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    4022:	8c e0       	ldi	r24, 0x0C	; 12
    4024:	93 e2       	ldi	r25, 0x23	; 35
    4026:	90 93 07 0f 	sts	0x0F07, r25	; 0x800f07 <nwkTxDelayTimer+0xc>
    402a:	80 93 06 0f 	sts	0x0F06, r24	; 0x800f06 <nwkTxDelayTimer+0xb>
}
    402e:	00 00       	nop
    4030:	df 91       	pop	r29
    4032:	cf 91       	pop	r28
    4034:	08 95       	ret

00004036 <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    4036:	cf 93       	push	r28
    4038:	df 93       	push	r29
    403a:	00 d0       	rcall	.+0      	; 0x403c <nwkTxBeaconFrame+0x6>
    403c:	00 d0       	rcall	.+0      	; 0x403e <nwkTxBeaconFrame+0x8>
    403e:	cd b7       	in	r28, 0x3d	; 61
    4040:	de b7       	in	r29, 0x3e	; 62
    4042:	9c 83       	std	Y+4, r25	; 0x04
    4044:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    4046:	8b 81       	ldd	r24, Y+3	; 0x03
    4048:	9c 81       	ldd	r25, Y+4	; 0x04
    404a:	02 96       	adiw	r24, 0x02	; 2
    404c:	9a 83       	std	Y+2, r25	; 0x02
    404e:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    4050:	8b 81       	ldd	r24, Y+3	; 0x03
    4052:	9c 81       	ldd	r25, Y+4	; 0x04
    4054:	23 e1       	ldi	r18, 0x13	; 19
    4056:	fc 01       	movw	r30, r24
    4058:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    405a:	8b 81       	ldd	r24, Y+3	; 0x03
    405c:	9c 81       	ldd	r25, Y+4	; 0x04
    405e:	8d 57       	subi	r24, 0x7D	; 125
    4060:	9f 4f       	sbci	r25, 0xFF	; 255
    4062:	fc 01       	movw	r30, r24
    4064:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    4066:	8b 81       	ldd	r24, Y+3	; 0x03
    4068:	9c 81       	ldd	r25, Y+4	; 0x04
    406a:	8c 57       	subi	r24, 0x7C	; 124
    406c:	9f 4f       	sbci	r25, 0xFF	; 255
    406e:	fc 01       	movw	r30, r24
    4070:	11 82       	std	Z+1, r1	; 0x01
    4072:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    4074:	89 81       	ldd	r24, Y+1	; 0x01
    4076:	9a 81       	ldd	r25, Y+2	; 0x02
    4078:	20 e0       	ldi	r18, 0x00	; 0
    407a:	30 e8       	ldi	r19, 0x80	; 128
    407c:	fc 01       	movw	r30, r24
    407e:	31 83       	std	Z+1, r19	; 0x01
    4080:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    4082:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4086:	8f 5f       	subi	r24, 0xFF	; 255
    4088:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x5>
    408c:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4090:	89 81       	ldd	r24, Y+1	; 0x01
    4092:	9a 81       	ldd	r25, Y+2	; 0x02
    4094:	fc 01       	movw	r30, r24
    4096:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    4098:	20 91 42 3a 	lds	r18, 0x3A42	; 0x803a42 <nwkIb+0x2>
    409c:	30 91 43 3a 	lds	r19, 0x3A43	; 0x803a43 <nwkIb+0x3>
    40a0:	89 81       	ldd	r24, Y+1	; 0x01
    40a2:	9a 81       	ldd	r25, Y+2	; 0x02
    40a4:	fc 01       	movw	r30, r24
    40a6:	34 83       	std	Z+4, r19	; 0x04
    40a8:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    40aa:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    40ae:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    40b2:	89 81       	ldd	r24, Y+1	; 0x01
    40b4:	9a 81       	ldd	r25, Y+2	; 0x02
    40b6:	fc 01       	movw	r30, r24
    40b8:	36 83       	std	Z+6, r19	; 0x06
    40ba:	25 83       	std	Z+5, r18	; 0x05
}
    40bc:	00 00       	nop
    40be:	0f 90       	pop	r0
    40c0:	0f 90       	pop	r0
    40c2:	0f 90       	pop	r0
    40c4:	0f 90       	pop	r0
    40c6:	df 91       	pop	r29
    40c8:	cf 91       	pop	r28
    40ca:	08 95       	ret

000040cc <nwkTxBeaconFrameLLDN>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrameLLDN(NwkFrame_t *frame)
{
    40cc:	cf 93       	push	r28
    40ce:	df 93       	push	r29
    40d0:	00 d0       	rcall	.+0      	; 0x40d2 <nwkTxBeaconFrameLLDN+0x6>
    40d2:	00 d0       	rcall	.+0      	; 0x40d4 <nwkTxBeaconFrameLLDN+0x8>
    40d4:	cd b7       	in	r28, 0x3d	; 61
    40d6:	de b7       	in	r29, 0x3e	; 62
    40d8:	9c 83       	std	Y+4, r25	; 0x04
    40da:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeaderLLDN_t *beacon = &frame->LLbeacon;
    40dc:	8b 81       	ldd	r24, Y+3	; 0x03
    40de:	9c 81       	ldd	r25, Y+4	; 0x04
    40e0:	02 96       	adiw	r24, 0x02	; 2
    40e2:	9a 83       	std	Y+2, r25	; 0x02
    40e4:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    40e6:	8b 81       	ldd	r24, Y+3	; 0x03
    40e8:	9c 81       	ldd	r25, Y+4	; 0x04
    40ea:	23 e1       	ldi	r18, 0x13	; 19
    40ec:	fc 01       	movw	r30, r24
    40ee:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    40f0:	8b 81       	ldd	r24, Y+3	; 0x03
    40f2:	9c 81       	ldd	r25, Y+4	; 0x04
    40f4:	8d 57       	subi	r24, 0x7D	; 125
    40f6:	9f 4f       	sbci	r25, 0xFF	; 255
    40f8:	fc 01       	movw	r30, r24
    40fa:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    40fc:	8b 81       	ldd	r24, Y+3	; 0x03
    40fe:	9c 81       	ldd	r25, Y+4	; 0x04
    4100:	8c 57       	subi	r24, 0x7C	; 124
    4102:	9f 4f       	sbci	r25, 0xFF	; 255
    4104:	fc 01       	movw	r30, r24
    4106:	11 82       	std	Z+1, r1	; 0x01
    4108:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType				= 0b100; 	// LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b00; // Subtype = LL-Beacon
	beacon->macFcf = 0x0c;
    410a:	89 81       	ldd	r24, Y+1	; 0x01
    410c:	9a 81       	ldd	r25, Y+2	; 0x02
    410e:	2c e0       	ldi	r18, 0x0C	; 12
    4110:	fc 01       	movw	r30, r24
    4112:	20 83       	st	Z, r18
	beacon->macSeqNumber = ++nwkIb.macSeqNum;
    4114:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4118:	8f 5f       	subi	r24, 0xFF	; 255
    411a:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x5>
    411e:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4122:	89 81       	ldd	r24, Y+1	; 0x01
    4124:	9a 81       	ldd	r25, Y+2	; 0x02
    4126:	fc 01       	movw	r30, r24
    4128:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	beacon->macSecHeader.secLevel	= 0b000;
    412a:	89 81       	ldd	r24, Y+1	; 0x01
    412c:	9a 81       	ldd	r25, Y+2	; 0x02
    412e:	fc 01       	movw	r30, r24
    4130:	22 81       	ldd	r18, Z+2	; 0x02
    4132:	28 7f       	andi	r18, 0xF8	; 248
    4134:	fc 01       	movw	r30, r24
    4136:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.KeyId		= 0b00;
    4138:	89 81       	ldd	r24, Y+1	; 0x01
    413a:	9a 81       	ldd	r25, Y+2	; 0x02
    413c:	fc 01       	movw	r30, r24
    413e:	22 81       	ldd	r18, Z+2	; 0x02
    4140:	27 7e       	andi	r18, 0xE7	; 231
    4142:	fc 01       	movw	r30, r24
    4144:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSup	= 0b0;
    4146:	89 81       	ldd	r24, Y+1	; 0x01
    4148:	9a 81       	ldd	r25, Y+2	; 0x02
    414a:	fc 01       	movw	r30, r24
    414c:	22 81       	ldd	r18, Z+2	; 0x02
    414e:	2f 7d       	andi	r18, 0xDF	; 223
    4150:	fc 01       	movw	r30, r24
    4152:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSize= 0b0;
    4154:	89 81       	ldd	r24, Y+1	; 0x01
    4156:	9a 81       	ldd	r25, Y+2	; 0x02
    4158:	fc 01       	movw	r30, r24
    415a:	22 81       	ldd	r18, Z+2	; 0x02
    415c:	2f 7b       	andi	r18, 0xBF	; 191
    415e:	fc 01       	movw	r30, r24
    4160:	22 83       	std	Z+2, r18	; 0x02
}
    4162:	00 00       	nop
    4164:	0f 90       	pop	r0
    4166:	0f 90       	pop	r0
    4168:	0f 90       	pop	r0
    416a:	0f 90       	pop	r0
    416c:	df 91       	pop	r29
    416e:	cf 91       	pop	r28
    4170:	08 95       	ret

00004172 <nwkTxMacCommandFrameLLDN>:

void nwkTxMacCommandFrameLLDN(NwkFrame_t *frame, uint16_t subtype)
{
    4172:	cf 93       	push	r28
    4174:	df 93       	push	r29
    4176:	00 d0       	rcall	.+0      	; 0x4178 <nwkTxMacCommandFrameLLDN+0x6>
    4178:	00 d0       	rcall	.+0      	; 0x417a <nwkTxMacCommandFrameLLDN+0x8>
    417a:	00 d0       	rcall	.+0      	; 0x417c <nwkTxMacCommandFrameLLDN+0xa>
    417c:	cd b7       	in	r28, 0x3d	; 61
    417e:	de b7       	in	r29, 0x3e	; 62
    4180:	9c 83       	std	Y+4, r25	; 0x04
    4182:	8b 83       	std	Y+3, r24	; 0x03
    4184:	7e 83       	std	Y+6, r23	; 0x06
    4186:	6d 83       	std	Y+5, r22	; 0x05
	NwkFrameGeneralHeaderLLDN_t *mac_command = &frame->LLgeneral;
    4188:	8b 81       	ldd	r24, Y+3	; 0x03
    418a:	9c 81       	ldd	r25, Y+4	; 0x04
    418c:	02 96       	adiw	r24, 0x02	; 2
    418e:	9a 83       	std	Y+2, r25	; 0x02
    4190:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    4192:	8b 81       	ldd	r24, Y+3	; 0x03
    4194:	9c 81       	ldd	r25, Y+4	; 0x04
    4196:	23 e1       	ldi	r18, 0x13	; 19
    4198:	fc 01       	movw	r30, r24
    419a:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    419c:	8b 81       	ldd	r24, Y+3	; 0x03
    419e:	9c 81       	ldd	r25, Y+4	; 0x04
    41a0:	8d 57       	subi	r24, 0x7D	; 125
    41a2:	9f 4f       	sbci	r25, 0xFF	; 255
    41a4:	fc 01       	movw	r30, r24
    41a6:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    41a8:	8b 81       	ldd	r24, Y+3	; 0x03
    41aa:	9c 81       	ldd	r25, Y+4	; 0x04
    41ac:	8c 57       	subi	r24, 0x7C	; 124
    41ae:	9f 4f       	sbci	r25, 0xFF	; 255
    41b0:	fc 01       	movw	r30, r24
    41b2:	11 82       	std	Z+1, r1	; 0x01
    41b4:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType					= 0b100; // LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b11; // Subtype = LL-MAC command
	if (subtype & NWK_OPT_MAC_COMMAND) 		mac_command->macFcf = 0xcc; //LL-MAC Command
    41b6:	8d 81       	ldd	r24, Y+5	; 0x05
    41b8:	9e 81       	ldd	r25, Y+6	; 0x06
    41ba:	99 23       	and	r25, r25
    41bc:	34 f4       	brge	.+12     	; 0x41ca <nwkTxMacCommandFrameLLDN+0x58>
    41be:	89 81       	ldd	r24, Y+1	; 0x01
    41c0:	9a 81       	ldd	r25, Y+2	; 0x02
    41c2:	2c ec       	ldi	r18, 0xCC	; 204
    41c4:	fc 01       	movw	r30, r24
    41c6:	20 83       	st	Z, r18
    41c8:	17 c0       	rjmp	.+46     	; 0x41f8 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_DATA)	mac_command->macFcf = 0x4c; //LL-Data
    41ca:	8d 81       	ldd	r24, Y+5	; 0x05
    41cc:	9e 81       	ldd	r25, Y+6	; 0x06
    41ce:	88 27       	eor	r24, r24
    41d0:	90 72       	andi	r25, 0x20	; 32
    41d2:	89 2b       	or	r24, r25
    41d4:	31 f0       	breq	.+12     	; 0x41e2 <nwkTxMacCommandFrameLLDN+0x70>
    41d6:	89 81       	ldd	r24, Y+1	; 0x01
    41d8:	9a 81       	ldd	r25, Y+2	; 0x02
    41da:	2c e4       	ldi	r18, 0x4C	; 76
    41dc:	fc 01       	movw	r30, r24
    41de:	20 83       	st	Z, r18
    41e0:	0b c0       	rjmp	.+22     	; 0x41f8 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_ACK) 	mac_command->macFcf = 0x8c;	//LL-Acknowledgment
    41e2:	8d 81       	ldd	r24, Y+5	; 0x05
    41e4:	9e 81       	ldd	r25, Y+6	; 0x06
    41e6:	88 27       	eor	r24, r24
    41e8:	90 74       	andi	r25, 0x40	; 64
    41ea:	89 2b       	or	r24, r25
    41ec:	29 f0       	breq	.+10     	; 0x41f8 <nwkTxMacCommandFrameLLDN+0x86>
    41ee:	89 81       	ldd	r24, Y+1	; 0x01
    41f0:	9a 81       	ldd	r25, Y+2	; 0x02
    41f2:	2c e8       	ldi	r18, 0x8C	; 140
    41f4:	fc 01       	movw	r30, r24
    41f6:	20 83       	st	Z, r18
	mac_command->macSeqNumber = ++nwkIb.macSeqNum;
    41f8:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x5>
    41fc:	8f 5f       	subi	r24, 0xFF	; 255
    41fe:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x5>
    4202:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4206:	89 81       	ldd	r24, Y+1	; 0x01
    4208:	9a 81       	ldd	r25, Y+2	; 0x02
    420a:	fc 01       	movw	r30, r24
    420c:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	mac_command->macSecHeader.secLevel	= 0b000;
    420e:	89 81       	ldd	r24, Y+1	; 0x01
    4210:	9a 81       	ldd	r25, Y+2	; 0x02
    4212:	fc 01       	movw	r30, r24
    4214:	22 81       	ldd	r18, Z+2	; 0x02
    4216:	28 7f       	andi	r18, 0xF8	; 248
    4218:	fc 01       	movw	r30, r24
    421a:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.KeyId		= 0b00;
    421c:	89 81       	ldd	r24, Y+1	; 0x01
    421e:	9a 81       	ldd	r25, Y+2	; 0x02
    4220:	fc 01       	movw	r30, r24
    4222:	22 81       	ldd	r18, Z+2	; 0x02
    4224:	27 7e       	andi	r18, 0xE7	; 231
    4226:	fc 01       	movw	r30, r24
    4228:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSup	= 0b0;
    422a:	89 81       	ldd	r24, Y+1	; 0x01
    422c:	9a 81       	ldd	r25, Y+2	; 0x02
    422e:	fc 01       	movw	r30, r24
    4230:	22 81       	ldd	r18, Z+2	; 0x02
    4232:	2f 7d       	andi	r18, 0xDF	; 223
    4234:	fc 01       	movw	r30, r24
    4236:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSize= 0b0;
    4238:	89 81       	ldd	r24, Y+1	; 0x01
    423a:	9a 81       	ldd	r25, Y+2	; 0x02
    423c:	fc 01       	movw	r30, r24
    423e:	22 81       	ldd	r18, Z+2	; 0x02
    4240:	2f 7b       	andi	r18, 0xBF	; 191
    4242:	fc 01       	movw	r30, r24
    4244:	22 83       	std	Z+2, r18	; 0x02
}
    4246:	00 00       	nop
    4248:	26 96       	adiw	r28, 0x06	; 6
    424a:	0f b6       	in	r0, 0x3f	; 63
    424c:	f8 94       	cli
    424e:	de bf       	out	0x3e, r29	; 62
    4250:	0f be       	out	0x3f, r0	; 63
    4252:	cd bf       	out	0x3d, r28	; 61
    4254:	df 91       	pop	r29
    4256:	cf 91       	pop	r28
    4258:	08 95       	ret

0000425a <nwkTxFrame>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    425a:	cf 93       	push	r28
    425c:	df 93       	push	r29
    425e:	00 d0       	rcall	.+0      	; 0x4260 <nwkTxFrame+0x6>
    4260:	00 d0       	rcall	.+0      	; 0x4262 <nwkTxFrame+0x8>
    4262:	cd b7       	in	r28, 0x3d	; 61
    4264:	de b7       	in	r29, 0x3e	; 62
    4266:	9c 83       	std	Y+4, r25	; 0x04
    4268:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    426a:	8b 81       	ldd	r24, Y+3	; 0x03
    426c:	9c 81       	ldd	r25, Y+4	; 0x04
    426e:	02 96       	adiw	r24, 0x02	; 2
    4270:	9a 83       	std	Y+2, r25	; 0x02
    4272:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    4274:	8b 81       	ldd	r24, Y+3	; 0x03
    4276:	9c 81       	ldd	r25, Y+4	; 0x04
    4278:	8a 57       	subi	r24, 0x7A	; 122
    427a:	9f 4f       	sbci	r25, 0xFF	; 255
    427c:	fc 01       	movw	r30, r24
    427e:	80 81       	ld	r24, Z
    4280:	88 2f       	mov	r24, r24
    4282:	90 e0       	ldi	r25, 0x00	; 0
    4284:	82 70       	andi	r24, 0x02	; 2
    4286:	99 27       	eor	r25, r25
    4288:	89 2b       	or	r24, r25
    428a:	31 f0       	breq	.+12     	; 0x4298 <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    428c:	8b 81       	ldd	r24, Y+3	; 0x03
    428e:	9c 81       	ldd	r25, Y+4	; 0x04
    4290:	22 e1       	ldi	r18, 0x12	; 18
    4292:	fc 01       	movw	r30, r24
    4294:	20 83       	st	Z, r18
    4296:	05 c0       	rjmp	.+10     	; 0x42a2 <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    4298:	8b 81       	ldd	r24, Y+3	; 0x03
    429a:	9c 81       	ldd	r25, Y+4	; 0x04
    429c:	22 e1       	ldi	r18, 0x12	; 18
    429e:	fc 01       	movw	r30, r24
    42a0:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    42a2:	8b 81       	ldd	r24, Y+3	; 0x03
    42a4:	9c 81       	ldd	r25, Y+4	; 0x04
    42a6:	8d 57       	subi	r24, 0x7D	; 125
    42a8:	9f 4f       	sbci	r25, 0xFF	; 255
    42aa:	fc 01       	movw	r30, r24
    42ac:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    42ae:	8b 81       	ldd	r24, Y+3	; 0x03
    42b0:	9c 81       	ldd	r25, Y+4	; 0x04
    42b2:	8a 57       	subi	r24, 0x7A	; 122
    42b4:	9f 4f       	sbci	r25, 0xFF	; 255
    42b6:	fc 01       	movw	r30, r24
    42b8:	80 81       	ld	r24, Z
    42ba:	88 2f       	mov	r24, r24
    42bc:	90 e0       	ldi	r25, 0x00	; 0
    42be:	81 70       	andi	r24, 0x01	; 1
    42c0:	99 27       	eor	r25, r25
    42c2:	89 2b       	or	r24, r25
    42c4:	41 f0       	breq	.+16     	; 0x42d6 <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    42c6:	89 81       	ldd	r24, Y+1	; 0x01
    42c8:	9a 81       	ldd	r25, Y+2	; 0x02
    42ca:	2f ef       	ldi	r18, 0xFF	; 255
    42cc:	3f ef       	ldi	r19, 0xFF	; 255
    42ce:	fc 01       	movw	r30, r24
    42d0:	34 83       	std	Z+4, r19	; 0x04
    42d2:	23 83       	std	Z+3, r18	; 0x03
    42d4:	09 c0       	rjmp	.+18     	; 0x42e8 <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    42d6:	20 91 42 3a 	lds	r18, 0x3A42	; 0x803a42 <nwkIb+0x2>
    42da:	30 91 43 3a 	lds	r19, 0x3A43	; 0x803a43 <nwkIb+0x3>
    42de:	89 81       	ldd	r24, Y+1	; 0x01
    42e0:	9a 81       	ldd	r25, Y+2	; 0x02
    42e2:	fc 01       	movw	r30, r24
    42e4:	34 83       	std	Z+4, r19	; 0x04
    42e6:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    42e8:	89 81       	ldd	r24, Y+1	; 0x01
    42ea:	9a 81       	ldd	r25, Y+2	; 0x02
    42ec:	fc 01       	movw	r30, r24
    42ee:	25 85       	ldd	r18, Z+13	; 0x0d
    42f0:	36 85       	ldd	r19, Z+14	; 0x0e
    42f2:	89 81       	ldd	r24, Y+1	; 0x01
    42f4:	9a 81       	ldd	r25, Y+2	; 0x02
    42f6:	fc 01       	movw	r30, r24
    42f8:	36 83       	std	Z+6, r19	; 0x06
    42fa:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    42fc:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    4300:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    4304:	89 81       	ldd	r24, Y+1	; 0x01
    4306:	9a 81       	ldd	r25, Y+2	; 0x02
    4308:	fc 01       	movw	r30, r24
    430a:	30 87       	std	Z+8, r19	; 0x08
    430c:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    430e:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4312:	8f 5f       	subi	r24, 0xFF	; 255
    4314:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x5>
    4318:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x5>
    431c:	89 81       	ldd	r24, Y+1	; 0x01
    431e:	9a 81       	ldd	r25, Y+2	; 0x02
    4320:	fc 01       	movw	r30, r24
    4322:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    4324:	89 81       	ldd	r24, Y+1	; 0x01
    4326:	9a 81       	ldd	r25, Y+2	; 0x02
    4328:	fc 01       	movw	r30, r24
    432a:	85 81       	ldd	r24, Z+5	; 0x05
    432c:	96 81       	ldd	r25, Z+6	; 0x06
    432e:	01 96       	adiw	r24, 0x01	; 1
    4330:	a9 f4       	brne	.+42     	; 0x435c <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    4332:	89 81       	ldd	r24, Y+1	; 0x01
    4334:	9a 81       	ldd	r25, Y+2	; 0x02
    4336:	21 e4       	ldi	r18, 0x41	; 65
    4338:	38 e8       	ldi	r19, 0x88	; 136
    433a:	fc 01       	movw	r30, r24
    433c:	31 83       	std	Z+1, r19	; 0x01
    433e:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    4340:	0e 94 17 59 	call	0xb22e	; 0xb22e <rand>
    4344:	87 70       	andi	r24, 0x07	; 7
    4346:	99 27       	eor	r25, r25
    4348:	01 96       	adiw	r24, 0x01	; 1
    434a:	9c 01       	movw	r18, r24
    434c:	8b 81       	ldd	r24, Y+3	; 0x03
    434e:	9c 81       	ldd	r25, Y+4	; 0x04
    4350:	8c 57       	subi	r24, 0x7C	; 124
    4352:	9f 4f       	sbci	r25, 0xFF	; 255
    4354:	fc 01       	movw	r30, r24
    4356:	31 83       	std	Z+1, r19	; 0x01
    4358:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    435a:	0e c0       	rjmp	.+28     	; 0x4378 <nwkTxFrame+0x11e>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    435c:	89 81       	ldd	r24, Y+1	; 0x01
    435e:	9a 81       	ldd	r25, Y+2	; 0x02
    4360:	21 e4       	ldi	r18, 0x41	; 65
    4362:	38 e8       	ldi	r19, 0x88	; 136
    4364:	fc 01       	movw	r30, r24
    4366:	31 83       	std	Z+1, r19	; 0x01
    4368:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    436a:	8b 81       	ldd	r24, Y+3	; 0x03
    436c:	9c 81       	ldd	r25, Y+4	; 0x04
    436e:	8c 57       	subi	r24, 0x7C	; 124
    4370:	9f 4f       	sbci	r25, 0xFF	; 255
    4372:	fc 01       	movw	r30, r24
    4374:	11 82       	std	Z+1, r1	; 0x01
    4376:	10 82       	st	Z, r1
	}
}
    4378:	00 00       	nop
    437a:	0f 90       	pop	r0
    437c:	0f 90       	pop	r0
    437e:	0f 90       	pop	r0
    4380:	0f 90       	pop	r0
    4382:	df 91       	pop	r29
    4384:	cf 91       	pop	r28
    4386:	08 95       	ret

00004388 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    4388:	cf 93       	push	r28
    438a:	df 93       	push	r29
    438c:	00 d0       	rcall	.+0      	; 0x438e <nwkTxBroadcastFrame+0x6>
    438e:	00 d0       	rcall	.+0      	; 0x4390 <nwkTxBroadcastFrame+0x8>
    4390:	cd b7       	in	r28, 0x3d	; 61
    4392:	de b7       	in	r29, 0x3e	; 62
    4394:	9c 83       	std	Y+4, r25	; 0x04
    4396:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    4398:	0e 94 8e 15 	call	0x2b1c	; 0x2b1c <nwkFrameAlloc>
    439c:	9a 83       	std	Y+2, r25	; 0x02
    439e:	89 83       	std	Y+1, r24	; 0x01
    43a0:	89 81       	ldd	r24, Y+1	; 0x01
    43a2:	9a 81       	ldd	r25, Y+2	; 0x02
    43a4:	89 2b       	or	r24, r25
    43a6:	09 f4       	brne	.+2      	; 0x43aa <nwkTxBroadcastFrame+0x22>
    43a8:	76 c0       	rjmp	.+236    	; 0x4496 <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    43aa:	89 81       	ldd	r24, Y+1	; 0x01
    43ac:	9a 81       	ldd	r25, Y+2	; 0x02
    43ae:	8f 57       	subi	r24, 0x7F	; 127
    43b0:	9f 4f       	sbci	r25, 0xFF	; 255
    43b2:	fc 01       	movw	r30, r24
    43b4:	80 81       	ld	r24, Z
    43b6:	91 81       	ldd	r25, Z+1	; 0x01
    43b8:	9c 01       	movw	r18, r24
    43ba:	20 5f       	subi	r18, 0xF0	; 240
    43bc:	3f 4f       	sbci	r19, 0xFF	; 255
    43be:	89 81       	ldd	r24, Y+1	; 0x01
    43c0:	9a 81       	ldd	r25, Y+2	; 0x02
    43c2:	8f 57       	subi	r24, 0x7F	; 127
    43c4:	9f 4f       	sbci	r25, 0xFF	; 255
    43c6:	fc 01       	movw	r30, r24
    43c8:	31 83       	std	Z+1, r19	; 0x01
    43ca:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    43cc:	89 81       	ldd	r24, Y+1	; 0x01
    43ce:	9a 81       	ldd	r25, Y+2	; 0x02
    43d0:	22 e1       	ldi	r18, 0x12	; 18
    43d2:	fc 01       	movw	r30, r24
    43d4:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    43d6:	8b 81       	ldd	r24, Y+3	; 0x03
    43d8:	9c 81       	ldd	r25, Y+4	; 0x04
    43da:	fc 01       	movw	r30, r24
    43dc:	21 81       	ldd	r18, Z+1	; 0x01
    43de:	89 81       	ldd	r24, Y+1	; 0x01
    43e0:	9a 81       	ldd	r25, Y+2	; 0x02
    43e2:	fc 01       	movw	r30, r24
    43e4:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    43e6:	89 81       	ldd	r24, Y+1	; 0x01
    43e8:	9a 81       	ldd	r25, Y+2	; 0x02
    43ea:	8d 57       	subi	r24, 0x7D	; 125
    43ec:	9f 4f       	sbci	r25, 0xFF	; 255
    43ee:	fc 01       	movw	r30, r24
    43f0:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    43f2:	0e 94 17 59 	call	0xb22e	; 0xb22e <rand>
    43f6:	87 70       	andi	r24, 0x07	; 7
    43f8:	99 27       	eor	r25, r25
    43fa:	01 96       	adiw	r24, 0x01	; 1
    43fc:	9c 01       	movw	r18, r24
    43fe:	89 81       	ldd	r24, Y+1	; 0x01
    4400:	9a 81       	ldd	r25, Y+2	; 0x02
    4402:	8c 57       	subi	r24, 0x7C	; 124
    4404:	9f 4f       	sbci	r25, 0xFF	; 255
    4406:	fc 01       	movw	r30, r24
    4408:	31 83       	std	Z+1, r19	; 0x01
    440a:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    440c:	89 81       	ldd	r24, Y+1	; 0x01
    440e:	9a 81       	ldd	r25, Y+2	; 0x02
    4410:	89 57       	subi	r24, 0x79	; 121
    4412:	9f 4f       	sbci	r25, 0xFF	; 255
    4414:	fc 01       	movw	r30, r24
    4416:	11 82       	std	Z+1, r1	; 0x01
    4418:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    441a:	8b 81       	ldd	r24, Y+3	; 0x03
    441c:	9c 81       	ldd	r25, Y+4	; 0x04
    441e:	fc 01       	movw	r30, r24
    4420:	81 81       	ldd	r24, Z+1	; 0x01
    4422:	48 2f       	mov	r20, r24
    4424:	50 e0       	ldi	r21, 0x00	; 0
    4426:	8b 81       	ldd	r24, Y+3	; 0x03
    4428:	9c 81       	ldd	r25, Y+4	; 0x04
    442a:	9c 01       	movw	r18, r24
    442c:	2e 5f       	subi	r18, 0xFE	; 254
    442e:	3f 4f       	sbci	r19, 0xFF	; 255
    4430:	89 81       	ldd	r24, Y+1	; 0x01
    4432:	9a 81       	ldd	r25, Y+2	; 0x02
    4434:	02 96       	adiw	r24, 0x02	; 2
    4436:	b9 01       	movw	r22, r18
    4438:	0e 94 09 5a 	call	0xb412	; 0xb412 <memcpy>

	newFrame->header.macFcf = 0x8841;
    443c:	89 81       	ldd	r24, Y+1	; 0x01
    443e:	9a 81       	ldd	r25, Y+2	; 0x02
    4440:	21 e4       	ldi	r18, 0x41	; 65
    4442:	38 e8       	ldi	r19, 0x88	; 136
    4444:	fc 01       	movw	r30, r24
    4446:	33 83       	std	Z+3, r19	; 0x03
    4448:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    444a:	89 81       	ldd	r24, Y+1	; 0x01
    444c:	9a 81       	ldd	r25, Y+2	; 0x02
    444e:	2f ef       	ldi	r18, 0xFF	; 255
    4450:	3f ef       	ldi	r19, 0xFF	; 255
    4452:	fc 01       	movw	r30, r24
    4454:	30 87       	std	Z+8, r19	; 0x08
    4456:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    4458:	8b 81       	ldd	r24, Y+3	; 0x03
    445a:	9c 81       	ldd	r25, Y+4	; 0x04
    445c:	fc 01       	movw	r30, r24
    445e:	25 81       	ldd	r18, Z+5	; 0x05
    4460:	36 81       	ldd	r19, Z+6	; 0x06
    4462:	89 81       	ldd	r24, Y+1	; 0x01
    4464:	9a 81       	ldd	r25, Y+2	; 0x02
    4466:	fc 01       	movw	r30, r24
    4468:	36 83       	std	Z+6, r19	; 0x06
    446a:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    446c:	20 91 40 3a 	lds	r18, 0x3A40	; 0x803a40 <nwkIb>
    4470:	30 91 41 3a 	lds	r19, 0x3A41	; 0x803a41 <nwkIb+0x1>
    4474:	89 81       	ldd	r24, Y+1	; 0x01
    4476:	9a 81       	ldd	r25, Y+2	; 0x02
    4478:	fc 01       	movw	r30, r24
    447a:	32 87       	std	Z+10, r19	; 0x0a
    447c:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    447e:	80 91 45 3a 	lds	r24, 0x3A45	; 0x803a45 <nwkIb+0x5>
    4482:	8f 5f       	subi	r24, 0xFF	; 255
    4484:	80 93 45 3a 	sts	0x3A45, r24	; 0x803a45 <nwkIb+0x5>
    4488:	20 91 45 3a 	lds	r18, 0x3A45	; 0x803a45 <nwkIb+0x5>
    448c:	89 81       	ldd	r24, Y+1	; 0x01
    448e:	9a 81       	ldd	r25, Y+2	; 0x02
    4490:	fc 01       	movw	r30, r24
    4492:	24 83       	std	Z+4, r18	; 0x04
    4494:	01 c0       	rjmp	.+2      	; 0x4498 <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    4496:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    4498:	0f 90       	pop	r0
    449a:	0f 90       	pop	r0
    449c:	0f 90       	pop	r0
    449e:	0f 90       	pop	r0
    44a0:	df 91       	pop	r29
    44a2:	cf 91       	pop	r28
    44a4:	08 95       	ret

000044a6 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    44a6:	cf 93       	push	r28
    44a8:	df 93       	push	r29
    44aa:	00 d0       	rcall	.+0      	; 0x44ac <nwkTxAckReceived+0x6>
    44ac:	00 d0       	rcall	.+0      	; 0x44ae <nwkTxAckReceived+0x8>
    44ae:	00 d0       	rcall	.+0      	; 0x44b0 <nwkTxAckReceived+0xa>
    44b0:	cd b7       	in	r28, 0x3d	; 61
    44b2:	de b7       	in	r29, 0x3e	; 62
    44b4:	9e 83       	std	Y+6, r25	; 0x06
    44b6:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    44b8:	8d 81       	ldd	r24, Y+5	; 0x05
    44ba:	9e 81       	ldd	r25, Y+6	; 0x06
    44bc:	fc 01       	movw	r30, r24
    44be:	80 85       	ldd	r24, Z+8	; 0x08
    44c0:	91 85       	ldd	r25, Z+9	; 0x09
    44c2:	9c 83       	std	Y+4, r25	; 0x04
    44c4:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    44c6:	1a 82       	std	Y+2, r1	; 0x02
    44c8:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    44ca:	8d 81       	ldd	r24, Y+5	; 0x05
    44cc:	9e 81       	ldd	r25, Y+6	; 0x06
    44ce:	fc 01       	movw	r30, r24
    44d0:	82 85       	ldd	r24, Z+10	; 0x0a
    44d2:	83 30       	cpi	r24, 0x03	; 3
    44d4:	19 f1       	breq	.+70     	; 0x451c <nwkTxAckReceived+0x76>
		return false;
    44d6:	80 e0       	ldi	r24, 0x00	; 0
    44d8:	2c c0       	rjmp	.+88     	; 0x4532 <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    44da:	89 81       	ldd	r24, Y+1	; 0x01
    44dc:	9a 81       	ldd	r25, Y+2	; 0x02
    44de:	fc 01       	movw	r30, r24
    44e0:	80 81       	ld	r24, Z
    44e2:	86 31       	cpi	r24, 0x16	; 22
    44e4:	d9 f4       	brne	.+54     	; 0x451c <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    44e6:	89 81       	ldd	r24, Y+1	; 0x01
    44e8:	9a 81       	ldd	r25, Y+2	; 0x02
    44ea:	fc 01       	movw	r30, r24
    44ec:	24 85       	ldd	r18, Z+12	; 0x0c
    44ee:	8b 81       	ldd	r24, Y+3	; 0x03
    44f0:	9c 81       	ldd	r25, Y+4	; 0x04
    44f2:	fc 01       	movw	r30, r24
    44f4:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    44f6:	28 17       	cp	r18, r24
    44f8:	89 f4       	brne	.+34     	; 0x451c <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    44fa:	89 81       	ldd	r24, Y+1	; 0x01
    44fc:	9a 81       	ldd	r25, Y+2	; 0x02
    44fe:	27 e1       	ldi	r18, 0x17	; 23
    4500:	fc 01       	movw	r30, r24
    4502:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    4504:	8b 81       	ldd	r24, Y+3	; 0x03
    4506:	9c 81       	ldd	r25, Y+4	; 0x04
    4508:	fc 01       	movw	r30, r24
    450a:	22 81       	ldd	r18, Z+2	; 0x02
    450c:	89 81       	ldd	r24, Y+1	; 0x01
    450e:	9a 81       	ldd	r25, Y+2	; 0x02
    4510:	8a 57       	subi	r24, 0x7A	; 122
    4512:	9f 4f       	sbci	r25, 0xFF	; 255
    4514:	fc 01       	movw	r30, r24
    4516:	20 83       	st	Z, r18
			return true;
    4518:	81 e0       	ldi	r24, 0x01	; 1
    451a:	0b c0       	rjmp	.+22     	; 0x4532 <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    451c:	89 81       	ldd	r24, Y+1	; 0x01
    451e:	9a 81       	ldd	r25, Y+2	; 0x02
    4520:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkFrameNext>
    4524:	9a 83       	std	Y+2, r25	; 0x02
    4526:	89 83       	std	Y+1, r24	; 0x01
    4528:	89 81       	ldd	r24, Y+1	; 0x01
    452a:	9a 81       	ldd	r25, Y+2	; 0x02
    452c:	89 2b       	or	r24, r25
    452e:	a9 f6       	brne	.-86     	; 0x44da <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    4530:	80 e0       	ldi	r24, 0x00	; 0
}
    4532:	26 96       	adiw	r28, 0x06	; 6
    4534:	0f b6       	in	r0, 0x3f	; 63
    4536:	f8 94       	cli
    4538:	de bf       	out	0x3e, r29	; 62
    453a:	0f be       	out	0x3f, r0	; 63
    453c:	cd bf       	out	0x3d, r28	; 61
    453e:	df 91       	pop	r29
    4540:	cf 91       	pop	r28
    4542:	08 95       	ret

00004544 <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    4544:	cf 93       	push	r28
    4546:	df 93       	push	r29
    4548:	00 d0       	rcall	.+0      	; 0x454a <nwkTxAckWaitTimerHandler+0x6>
    454a:	00 d0       	rcall	.+0      	; 0x454c <nwkTxAckWaitTimerHandler+0x8>
    454c:	1f 92       	push	r1
    454e:	cd b7       	in	r28, 0x3d	; 61
    4550:	de b7       	in	r29, 0x3e	; 62
    4552:	9d 83       	std	Y+5, r25	; 0x05
    4554:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    4556:	1a 82       	std	Y+2, r1	; 0x02
    4558:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    455a:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    455c:	27 c0       	rjmp	.+78     	; 0x45ac <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    455e:	89 81       	ldd	r24, Y+1	; 0x01
    4560:	9a 81       	ldd	r25, Y+2	; 0x02
    4562:	fc 01       	movw	r30, r24
    4564:	80 81       	ld	r24, Z
    4566:	86 31       	cpi	r24, 0x16	; 22
    4568:	09 f5       	brne	.+66     	; 0x45ac <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    456a:	81 e0       	ldi	r24, 0x01	; 1
    456c:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    456e:	89 81       	ldd	r24, Y+1	; 0x01
    4570:	9a 81       	ldd	r25, Y+2	; 0x02
    4572:	8c 57       	subi	r24, 0x7C	; 124
    4574:	9f 4f       	sbci	r25, 0xFF	; 255
    4576:	fc 01       	movw	r30, r24
    4578:	80 81       	ld	r24, Z
    457a:	91 81       	ldd	r25, Z+1	; 0x01
    457c:	9c 01       	movw	r18, r24
    457e:	21 50       	subi	r18, 0x01	; 1
    4580:	31 09       	sbc	r19, r1
    4582:	89 81       	ldd	r24, Y+1	; 0x01
    4584:	9a 81       	ldd	r25, Y+2	; 0x02
    4586:	8c 57       	subi	r24, 0x7C	; 124
    4588:	9f 4f       	sbci	r25, 0xFF	; 255
    458a:	fc 01       	movw	r30, r24
    458c:	31 83       	std	Z+1, r19	; 0x01
    458e:	20 83       	st	Z, r18
    4590:	89 81       	ldd	r24, Y+1	; 0x01
    4592:	9a 81       	ldd	r25, Y+2	; 0x02
    4594:	8c 57       	subi	r24, 0x7C	; 124
    4596:	9f 4f       	sbci	r25, 0xFF	; 255
    4598:	fc 01       	movw	r30, r24
    459a:	80 81       	ld	r24, Z
    459c:	91 81       	ldd	r25, Z+1	; 0x01
    459e:	89 2b       	or	r24, r25
    45a0:	29 f4       	brne	.+10     	; 0x45ac <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    45a2:	89 81       	ldd	r24, Y+1	; 0x01
    45a4:	9a 81       	ldd	r25, Y+2	; 0x02
    45a6:	60 e1       	ldi	r22, 0x10	; 16
    45a8:	0e 94 f0 22 	call	0x45e0	; 0x45e0 <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    45ac:	89 81       	ldd	r24, Y+1	; 0x01
    45ae:	9a 81       	ldd	r25, Y+2	; 0x02
    45b0:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkFrameNext>
    45b4:	9a 83       	std	Y+2, r25	; 0x02
    45b6:	89 83       	std	Y+1, r24	; 0x01
    45b8:	89 81       	ldd	r24, Y+1	; 0x01
    45ba:	9a 81       	ldd	r25, Y+2	; 0x02
    45bc:	89 2b       	or	r24, r25
    45be:	79 f6       	brne	.-98     	; 0x455e <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    45c0:	8b 81       	ldd	r24, Y+3	; 0x03
    45c2:	88 23       	and	r24, r24
    45c4:	21 f0       	breq	.+8      	; 0x45ce <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    45c6:	8c 81       	ldd	r24, Y+4	; 0x04
    45c8:	9d 81       	ldd	r25, Y+5	; 0x05
    45ca:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>
	}
}
    45ce:	00 00       	nop
    45d0:	0f 90       	pop	r0
    45d2:	0f 90       	pop	r0
    45d4:	0f 90       	pop	r0
    45d6:	0f 90       	pop	r0
    45d8:	0f 90       	pop	r0
    45da:	df 91       	pop	r29
    45dc:	cf 91       	pop	r28
    45de:	08 95       	ret

000045e0 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    45e0:	cf 93       	push	r28
    45e2:	df 93       	push	r29
    45e4:	00 d0       	rcall	.+0      	; 0x45e6 <nwkTxConfirm+0x6>
    45e6:	1f 92       	push	r1
    45e8:	cd b7       	in	r28, 0x3d	; 61
    45ea:	de b7       	in	r29, 0x3e	; 62
    45ec:	9a 83       	std	Y+2, r25	; 0x02
    45ee:	89 83       	std	Y+1, r24	; 0x01
    45f0:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    45f2:	89 81       	ldd	r24, Y+1	; 0x01
    45f4:	9a 81       	ldd	r25, Y+2	; 0x02
    45f6:	27 e1       	ldi	r18, 0x17	; 23
    45f8:	fc 01       	movw	r30, r24
    45fa:	20 83       	st	Z, r18
	frame->tx.status = status;
    45fc:	89 81       	ldd	r24, Y+1	; 0x01
    45fe:	9a 81       	ldd	r25, Y+2	; 0x02
    4600:	8d 57       	subi	r24, 0x7D	; 125
    4602:	9f 4f       	sbci	r25, 0xFF	; 255
    4604:	2b 81       	ldd	r18, Y+3	; 0x03
    4606:	fc 01       	movw	r30, r24
    4608:	20 83       	st	Z, r18
}
    460a:	00 00       	nop
    460c:	0f 90       	pop	r0
    460e:	0f 90       	pop	r0
    4610:	0f 90       	pop	r0
    4612:	df 91       	pop	r29
    4614:	cf 91       	pop	r28
    4616:	08 95       	ret

00004618 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    4618:	cf 93       	push	r28
    461a:	df 93       	push	r29
    461c:	00 d0       	rcall	.+0      	; 0x461e <nwkTxDelayTimerHandler+0x6>
    461e:	00 d0       	rcall	.+0      	; 0x4620 <nwkTxDelayTimerHandler+0x8>
    4620:	1f 92       	push	r1
    4622:	cd b7       	in	r28, 0x3d	; 61
    4624:	de b7       	in	r29, 0x3e	; 62
    4626:	9d 83       	std	Y+5, r25	; 0x05
    4628:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    462a:	1a 82       	std	Y+2, r1	; 0x02
    462c:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    462e:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    4630:	27 c0       	rjmp	.+78     	; 0x4680 <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    4632:	89 81       	ldd	r24, Y+1	; 0x01
    4634:	9a 81       	ldd	r25, Y+2	; 0x02
    4636:	fc 01       	movw	r30, r24
    4638:	80 81       	ld	r24, Z
    463a:	81 31       	cpi	r24, 0x11	; 17
    463c:	09 f5       	brne	.+66     	; 0x4680 <nwkTxDelayTimerHandler+0x68>
			restart = true;
    463e:	81 e0       	ldi	r24, 0x01	; 1
    4640:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    4642:	89 81       	ldd	r24, Y+1	; 0x01
    4644:	9a 81       	ldd	r25, Y+2	; 0x02
    4646:	8c 57       	subi	r24, 0x7C	; 124
    4648:	9f 4f       	sbci	r25, 0xFF	; 255
    464a:	fc 01       	movw	r30, r24
    464c:	80 81       	ld	r24, Z
    464e:	91 81       	ldd	r25, Z+1	; 0x01
    4650:	9c 01       	movw	r18, r24
    4652:	21 50       	subi	r18, 0x01	; 1
    4654:	31 09       	sbc	r19, r1
    4656:	89 81       	ldd	r24, Y+1	; 0x01
    4658:	9a 81       	ldd	r25, Y+2	; 0x02
    465a:	8c 57       	subi	r24, 0x7C	; 124
    465c:	9f 4f       	sbci	r25, 0xFF	; 255
    465e:	fc 01       	movw	r30, r24
    4660:	31 83       	std	Z+1, r19	; 0x01
    4662:	20 83       	st	Z, r18
    4664:	89 81       	ldd	r24, Y+1	; 0x01
    4666:	9a 81       	ldd	r25, Y+2	; 0x02
    4668:	8c 57       	subi	r24, 0x7C	; 124
    466a:	9f 4f       	sbci	r25, 0xFF	; 255
    466c:	fc 01       	movw	r30, r24
    466e:	80 81       	ld	r24, Z
    4670:	91 81       	ldd	r25, Z+1	; 0x01
    4672:	89 2b       	or	r24, r25
    4674:	29 f4       	brne	.+10     	; 0x4680 <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    4676:	89 81       	ldd	r24, Y+1	; 0x01
    4678:	9a 81       	ldd	r25, Y+2	; 0x02
    467a:	23 e1       	ldi	r18, 0x13	; 19
    467c:	fc 01       	movw	r30, r24
    467e:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    4680:	89 81       	ldd	r24, Y+1	; 0x01
    4682:	9a 81       	ldd	r25, Y+2	; 0x02
    4684:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkFrameNext>
    4688:	9a 83       	std	Y+2, r25	; 0x02
    468a:	89 83       	std	Y+1, r24	; 0x01
    468c:	89 81       	ldd	r24, Y+1	; 0x01
    468e:	9a 81       	ldd	r25, Y+2	; 0x02
    4690:	89 2b       	or	r24, r25
    4692:	79 f6       	brne	.-98     	; 0x4632 <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    4694:	8b 81       	ldd	r24, Y+3	; 0x03
    4696:	88 23       	and	r24, r24
    4698:	21 f0       	breq	.+8      	; 0x46a2 <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    469a:	8c 81       	ldd	r24, Y+4	; 0x04
    469c:	9d 81       	ldd	r25, Y+5	; 0x05
    469e:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>
	}
}
    46a2:	00 00       	nop
    46a4:	0f 90       	pop	r0
    46a6:	0f 90       	pop	r0
    46a8:	0f 90       	pop	r0
    46aa:	0f 90       	pop	r0
    46ac:	0f 90       	pop	r0
    46ae:	df 91       	pop	r29
    46b0:	cf 91       	pop	r28
    46b2:	08 95       	ret

000046b4 <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    46b4:	cf 93       	push	r28
    46b6:	df 93       	push	r29
    46b8:	1f 92       	push	r1
    46ba:	cd b7       	in	r28, 0x3d	; 61
    46bc:	de b7       	in	r29, 0x3e	; 62
    46be:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    46c0:	89 81       	ldd	r24, Y+1	; 0x01
    46c2:	88 2f       	mov	r24, r24
    46c4:	90 e0       	ldi	r25, 0x00	; 0
    46c6:	81 30       	cpi	r24, 0x01	; 1
    46c8:	91 05       	cpc	r25, r1
    46ca:	39 f0       	breq	.+14     	; 0x46da <nwkTxConvertPhyStatus+0x26>
    46cc:	82 30       	cpi	r24, 0x02	; 2
    46ce:	91 05       	cpc	r25, r1
    46d0:	31 f0       	breq	.+12     	; 0x46de <nwkTxConvertPhyStatus+0x2a>
    46d2:	89 2b       	or	r24, r25
    46d4:	31 f4       	brne	.+12     	; 0x46e2 <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    46d6:	80 e0       	ldi	r24, 0x00	; 0
    46d8:	05 c0       	rjmp	.+10     	; 0x46e4 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    46da:	80 e2       	ldi	r24, 0x20	; 32
    46dc:	03 c0       	rjmp	.+6      	; 0x46e4 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    46de:	81 e2       	ldi	r24, 0x21	; 33
    46e0:	01 c0       	rjmp	.+2      	; 0x46e4 <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    46e2:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    46e4:	0f 90       	pop	r0
    46e6:	df 91       	pop	r29
    46e8:	cf 91       	pop	r28
    46ea:	08 95       	ret

000046ec <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    46ec:	0f 93       	push	r16
    46ee:	1f 93       	push	r17
    46f0:	cf 93       	push	r28
    46f2:	df 93       	push	r29
    46f4:	1f 92       	push	r1
    46f6:	cd b7       	in	r28, 0x3d	; 61
    46f8:	de b7       	in	r29, 0x3e	; 62
    46fa:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    46fc:	00 91 ec 0e 	lds	r16, 0x0EEC	; 0x800eec <nwkTxPhyActiveFrame>
    4700:	10 91 ed 0e 	lds	r17, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    4704:	89 81       	ldd	r24, Y+1	; 0x01
    4706:	0e 94 5a 23 	call	0x46b4	; 0x46b4 <nwkTxConvertPhyStatus>
    470a:	28 2f       	mov	r18, r24
    470c:	c8 01       	movw	r24, r16
    470e:	8d 57       	subi	r24, 0x7D	; 125
    4710:	9f 4f       	sbci	r25, 0xFF	; 255
    4712:	fc 01       	movw	r30, r24
    4714:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    4716:	80 91 ec 0e 	lds	r24, 0x0EEC	; 0x800eec <nwkTxPhyActiveFrame>
    471a:	90 91 ed 0e 	lds	r25, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    471e:	25 e1       	ldi	r18, 0x15	; 21
    4720:	fc 01       	movw	r30, r24
    4722:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    4724:	10 92 ed 0e 	sts	0x0EED, r1	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    4728:	10 92 ec 0e 	sts	0x0EEC, r1	; 0x800eec <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    472c:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    4730:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    4734:	01 97       	sbiw	r24, 0x01	; 1
    4736:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    473a:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
}
    473e:	00 00       	nop
    4740:	0f 90       	pop	r0
    4742:	df 91       	pop	r29
    4744:	cf 91       	pop	r28
    4746:	1f 91       	pop	r17
    4748:	0f 91       	pop	r16
    474a:	08 95       	ret

0000474c <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    474c:	cf 93       	push	r28
    474e:	df 93       	push	r29
    4750:	00 d0       	rcall	.+0      	; 0x4752 <nwkTxTaskHandler+0x6>
    4752:	cd b7       	in	r28, 0x3d	; 61
    4754:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    4756:	1a 82       	std	Y+2, r1	; 0x02
    4758:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    475a:	b3 c0       	rjmp	.+358    	; 0x48c2 <nwkTxTaskHandler+0x176>
		switch (frame->state) {
    475c:	89 81       	ldd	r24, Y+1	; 0x01
    475e:	9a 81       	ldd	r25, Y+2	; 0x02
    4760:	fc 01       	movw	r30, r24
    4762:	80 81       	ld	r24, Z
    4764:	88 2f       	mov	r24, r24
    4766:	90 e0       	ldi	r25, 0x00	; 0
    4768:	84 31       	cpi	r24, 0x14	; 20
    476a:	91 05       	cpc	r25, r1
    476c:	09 f4       	brne	.+2      	; 0x4770 <nwkTxTaskHandler+0x24>
    476e:	a9 c0       	rjmp	.+338    	; 0x48c2 <nwkTxTaskHandler+0x176>
    4770:	85 31       	cpi	r24, 0x15	; 21
    4772:	91 05       	cpc	r25, r1
    4774:	34 f4       	brge	.+12     	; 0x4782 <nwkTxTaskHandler+0x36>
    4776:	82 31       	cpi	r24, 0x12	; 18
    4778:	91 05       	cpc	r25, r1
    477a:	79 f0       	breq	.+30     	; 0x479a <nwkTxTaskHandler+0x4e>
    477c:	43 97       	sbiw	r24, 0x13	; 19
    477e:	31 f1       	breq	.+76     	; 0x47cc <nwkTxTaskHandler+0x80>
    4780:	9f c0       	rjmp	.+318    	; 0x48c0 <nwkTxTaskHandler+0x174>
    4782:	86 31       	cpi	r24, 0x16	; 22
    4784:	91 05       	cpc	r25, r1
    4786:	09 f4       	brne	.+2      	; 0x478a <nwkTxTaskHandler+0x3e>
    4788:	9c c0       	rjmp	.+312    	; 0x48c2 <nwkTxTaskHandler+0x176>
    478a:	86 31       	cpi	r24, 0x16	; 22
    478c:	91 05       	cpc	r25, r1
    478e:	0c f4       	brge	.+2      	; 0x4792 <nwkTxTaskHandler+0x46>
    4790:	43 c0       	rjmp	.+134    	; 0x4818 <nwkTxTaskHandler+0xcc>
    4792:	47 97       	sbiw	r24, 0x17	; 23
    4794:	09 f4       	brne	.+2      	; 0x4798 <nwkTxTaskHandler+0x4c>
    4796:	7a c0       	rjmp	.+244    	; 0x488c <nwkTxTaskHandler+0x140>
    4798:	93 c0       	rjmp	.+294    	; 0x48c0 <nwkTxTaskHandler+0x174>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    479a:	89 81       	ldd	r24, Y+1	; 0x01
    479c:	9a 81       	ldd	r25, Y+2	; 0x02
    479e:	8c 57       	subi	r24, 0x7C	; 124
    47a0:	9f 4f       	sbci	r25, 0xFF	; 255
    47a2:	fc 01       	movw	r30, r24
    47a4:	80 81       	ld	r24, Z
    47a6:	91 81       	ldd	r25, Z+1	; 0x01
    47a8:	89 2b       	or	r24, r25
    47aa:	51 f0       	breq	.+20     	; 0x47c0 <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    47ac:	89 81       	ldd	r24, Y+1	; 0x01
    47ae:	9a 81       	ldd	r25, Y+2	; 0x02
    47b0:	21 e1       	ldi	r18, 0x11	; 17
    47b2:	fc 01       	movw	r30, r24
    47b4:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    47b6:	8b ef       	ldi	r24, 0xFB	; 251
    47b8:	9e e0       	ldi	r25, 0x0E	; 14
    47ba:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>
    47be:	81 c0       	rjmp	.+258    	; 0x48c2 <nwkTxTaskHandler+0x176>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    47c0:	89 81       	ldd	r24, Y+1	; 0x01
    47c2:	9a 81       	ldd	r25, Y+2	; 0x02
    47c4:	23 e1       	ldi	r18, 0x13	; 19
    47c6:	fc 01       	movw	r30, r24
    47c8:	20 83       	st	Z, r18
			}
		}
		break;
    47ca:	7b c0       	rjmp	.+246    	; 0x48c2 <nwkTxTaskHandler+0x176>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    47cc:	80 91 ec 0e 	lds	r24, 0x0EEC	; 0x800eec <nwkTxPhyActiveFrame>
    47d0:	90 91 ed 0e 	lds	r25, 0x0EED	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    47d4:	89 2b       	or	r24, r25
    47d6:	09 f0       	breq	.+2      	; 0x47da <nwkTxTaskHandler+0x8e>
    47d8:	74 c0       	rjmp	.+232    	; 0x48c2 <nwkTxTaskHandler+0x176>
				nwkTxPhyActiveFrame = frame;
    47da:	89 81       	ldd	r24, Y+1	; 0x01
    47dc:	9a 81       	ldd	r25, Y+2	; 0x02
    47de:	90 93 ed 0e 	sts	0x0EED, r25	; 0x800eed <nwkTxPhyActiveFrame+0x1>
    47e2:	80 93 ec 0e 	sts	0x0EEC, r24	; 0x800eec <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    47e6:	89 81       	ldd	r24, Y+1	; 0x01
    47e8:	9a 81       	ldd	r25, Y+2	; 0x02
    47ea:	24 e1       	ldi	r18, 0x14	; 20
    47ec:	fc 01       	movw	r30, r24
    47ee:	20 83       	st	Z, r18
				PHY_DataReq(frame->data, frame->size);
    47f0:	89 81       	ldd	r24, Y+1	; 0x01
    47f2:	9a 81       	ldd	r25, Y+2	; 0x02
    47f4:	fc 01       	movw	r30, r24
    47f6:	21 81       	ldd	r18, Z+1	; 0x01
    47f8:	89 81       	ldd	r24, Y+1	; 0x01
    47fa:	9a 81       	ldd	r25, Y+2	; 0x02
    47fc:	02 96       	adiw	r24, 0x02	; 2
    47fe:	62 2f       	mov	r22, r18
    4800:	0e 94 dc 26 	call	0x4db8	; 0x4db8 <PHY_DataReq>
				nwkIb.lock++;
    4804:	80 91 66 3a 	lds	r24, 0x3A66	; 0x803a66 <nwkIb+0x26>
    4808:	90 91 67 3a 	lds	r25, 0x3A67	; 0x803a67 <nwkIb+0x27>
    480c:	01 96       	adiw	r24, 0x01	; 1
    480e:	90 93 67 3a 	sts	0x3A67, r25	; 0x803a67 <nwkIb+0x27>
    4812:	80 93 66 3a 	sts	0x3A66, r24	; 0x803a66 <nwkIb+0x26>
			}
		}
		break;
    4816:	55 c0       	rjmp	.+170    	; 0x48c2 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    4818:	89 81       	ldd	r24, Y+1	; 0x01
    481a:	9a 81       	ldd	r25, Y+2	; 0x02
    481c:	8d 57       	subi	r24, 0x7D	; 125
    481e:	9f 4f       	sbci	r25, 0xFF	; 255
    4820:	fc 01       	movw	r30, r24
    4822:	80 81       	ld	r24, Z
    4824:	88 23       	and	r24, r24
    4826:	61 f5       	brne	.+88     	; 0x4880 <nwkTxTaskHandler+0x134>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    4828:	89 81       	ldd	r24, Y+1	; 0x01
    482a:	9a 81       	ldd	r25, Y+2	; 0x02
    482c:	fc 01       	movw	r30, r24
    482e:	25 85       	ldd	r18, Z+13	; 0x0d
    4830:	36 85       	ldd	r19, Z+14	; 0x0e
    4832:	80 91 40 3a 	lds	r24, 0x3A40	; 0x803a40 <nwkIb>
    4836:	90 91 41 3a 	lds	r25, 0x3A41	; 0x803a41 <nwkIb+0x1>
    483a:	28 17       	cp	r18, r24
    483c:	39 07       	cpc	r19, r25
    483e:	d1 f4       	brne	.+52     	; 0x4874 <nwkTxTaskHandler+0x128>
    4840:	89 81       	ldd	r24, Y+1	; 0x01
    4842:	9a 81       	ldd	r25, Y+2	; 0x02
    4844:	fc 01       	movw	r30, r24
    4846:	83 85       	ldd	r24, Z+11	; 0x0b
    4848:	81 70       	andi	r24, 0x01	; 1
    484a:	88 23       	and	r24, r24
    484c:	99 f0       	breq	.+38     	; 0x4874 <nwkTxTaskHandler+0x128>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    484e:	89 81       	ldd	r24, Y+1	; 0x01
    4850:	9a 81       	ldd	r25, Y+2	; 0x02
    4852:	26 e1       	ldi	r18, 0x16	; 22
    4854:	fc 01       	movw	r30, r24
    4856:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    4858:	89 81       	ldd	r24, Y+1	; 0x01
    485a:	9a 81       	ldd	r25, Y+2	; 0x02
    485c:	8c 57       	subi	r24, 0x7C	; 124
    485e:	9f 4f       	sbci	r25, 0xFF	; 255
    4860:	25 e1       	ldi	r18, 0x15	; 21
    4862:	30 e0       	ldi	r19, 0x00	; 0
    4864:	fc 01       	movw	r30, r24
    4866:	31 83       	std	Z+1, r19	; 0x01
    4868:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    486a:	8e ee       	ldi	r24, 0xEE	; 238
    486c:	9e e0       	ldi	r25, 0x0E	; 14
    486e:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <SYS_TimerStart>
    4872:	0b c0       	rjmp	.+22     	; 0x488a <nwkTxTaskHandler+0x13e>
				} else {
					
					frame->state = NWK_TX_STATE_CONFIRM;
    4874:	89 81       	ldd	r24, Y+1	; 0x01
    4876:	9a 81       	ldd	r25, Y+2	; 0x02
    4878:	27 e1       	ldi	r18, 0x17	; 23
    487a:	fc 01       	movw	r30, r24
    487c:	20 83       	st	Z, r18
    487e:	21 c0       	rjmp	.+66     	; 0x48c2 <nwkTxTaskHandler+0x176>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    4880:	89 81       	ldd	r24, Y+1	; 0x01
    4882:	9a 81       	ldd	r25, Y+2	; 0x02
    4884:	27 e1       	ldi	r18, 0x17	; 23
    4886:	fc 01       	movw	r30, r24
    4888:	20 83       	st	Z, r18
			}
		}
		break;
    488a:	1b c0       	rjmp	.+54     	; 0x48c2 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    488c:	89 81       	ldd	r24, Y+1	; 0x01
    488e:	9a 81       	ldd	r25, Y+2	; 0x02
    4890:	89 57       	subi	r24, 0x79	; 121
    4892:	9f 4f       	sbci	r25, 0xFF	; 255
    4894:	fc 01       	movw	r30, r24
    4896:	80 81       	ld	r24, Z
    4898:	91 81       	ldd	r25, Z+1	; 0x01
    489a:	89 2b       	or	r24, r25
    489c:	29 f4       	brne	.+10     	; 0x48a8 <nwkTxTaskHandler+0x15c>
				nwkFrameFree(frame);
    489e:	89 81       	ldd	r24, Y+1	; 0x01
    48a0:	9a 81       	ldd	r25, Y+2	; 0x02
    48a2:	0e 94 98 16 	call	0x2d30	; 0x2d30 <nwkFrameFree>
    48a6:	0d c0       	rjmp	.+26     	; 0x48c2 <nwkTxTaskHandler+0x176>
			} else {
				frame->tx.confirm(frame);
    48a8:	89 81       	ldd	r24, Y+1	; 0x01
    48aa:	9a 81       	ldd	r25, Y+2	; 0x02
    48ac:	89 57       	subi	r24, 0x79	; 121
    48ae:	9f 4f       	sbci	r25, 0xFF	; 255
    48b0:	fc 01       	movw	r30, r24
    48b2:	20 81       	ld	r18, Z
    48b4:	31 81       	ldd	r19, Z+1	; 0x01
    48b6:	89 81       	ldd	r24, Y+1	; 0x01
    48b8:	9a 81       	ldd	r25, Y+2	; 0x02
    48ba:	f9 01       	movw	r30, r18
    48bc:	09 95       	icall
			}
		}
		break;
    48be:	01 c0       	rjmp	.+2      	; 0x48c2 <nwkTxTaskHandler+0x176>

		default:
			break;
    48c0:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    48c2:	89 81       	ldd	r24, Y+1	; 0x01
    48c4:	9a 81       	ldd	r25, Y+2	; 0x02
    48c6:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkFrameNext>
    48ca:	9a 83       	std	Y+2, r25	; 0x02
    48cc:	89 83       	std	Y+1, r24	; 0x01
    48ce:	89 81       	ldd	r24, Y+1	; 0x01
    48d0:	9a 81       	ldd	r25, Y+2	; 0x02
    48d2:	89 2b       	or	r24, r25
    48d4:	09 f0       	breq	.+2      	; 0x48d8 <nwkTxTaskHandler+0x18c>
    48d6:	42 cf       	rjmp	.-380    	; 0x475c <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    48d8:	00 00       	nop
    48da:	0f 90       	pop	r0
    48dc:	0f 90       	pop	r0
    48de:	df 91       	pop	r29
    48e0:	cf 91       	pop	r28
    48e2:	08 95       	ret

000048e4 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    48e4:	cf 93       	push	r28
    48e6:	df 93       	push	r29
    48e8:	00 d0       	rcall	.+0      	; 0x48ea <sysclk_enable_peripheral_clock+0x6>
    48ea:	cd b7       	in	r28, 0x3d	; 61
    48ec:	de b7       	in	r29, 0x3e	; 62
    48ee:	9a 83       	std	Y+2, r25	; 0x02
    48f0:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    48f2:	89 81       	ldd	r24, Y+1	; 0x01
    48f4:	9a 81       	ldd	r25, Y+2	; 0x02
    48f6:	89 2b       	or	r24, r25
    48f8:	09 f4       	brne	.+2      	; 0x48fc <sysclk_enable_peripheral_clock+0x18>
    48fa:	7b c0       	rjmp	.+246    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    48fc:	89 81       	ldd	r24, Y+1	; 0x01
    48fe:	9a 81       	ldd	r25, Y+2	; 0x02
    4900:	88 37       	cpi	r24, 0x78	; 120
    4902:	91 05       	cpc	r25, r1
    4904:	49 f4       	brne	.+18     	; 0x4918 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    4906:	61 e0       	ldi	r22, 0x01	; 1
    4908:	80 e0       	ldi	r24, 0x00	; 0
    490a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    490e:	60 e1       	ldi	r22, 0x10	; 16
    4910:	80 e0       	ldi	r24, 0x00	; 0
    4912:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4916:	6d c0       	rjmp	.+218    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    4918:	89 81       	ldd	r24, Y+1	; 0x01
    491a:	9a 81       	ldd	r25, Y+2	; 0x02
    491c:	80 3c       	cpi	r24, 0xC0	; 192
    491e:	91 05       	cpc	r25, r1
    4920:	29 f4       	brne	.+10     	; 0x492c <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    4922:	62 e0       	ldi	r22, 0x02	; 2
    4924:	80 e0       	ldi	r24, 0x00	; 0
    4926:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    492a:	63 c0       	rjmp	.+198    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    492c:	89 81       	ldd	r24, Y+1	; 0x01
    492e:	9a 81       	ldd	r25, Y+2	; 0x02
    4930:	8c 34       	cpi	r24, 0x4C	; 76
    4932:	91 05       	cpc	r25, r1
    4934:	29 f4       	brne	.+10     	; 0x4940 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    4936:	64 e0       	ldi	r22, 0x04	; 4
    4938:	80 e0       	ldi	r24, 0x00	; 0
    493a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    493e:	59 c0       	rjmp	.+178    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    4940:	89 81       	ldd	r24, Y+1	; 0x01
    4942:	9a 81       	ldd	r25, Y+2	; 0x02
    4944:	80 38       	cpi	r24, 0x80	; 128
    4946:	91 05       	cpc	r25, r1
    4948:	29 f4       	brne	.+10     	; 0x4954 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    494a:	68 e0       	ldi	r22, 0x08	; 8
    494c:	80 e0       	ldi	r24, 0x00	; 0
    494e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4952:	4f c0       	rjmp	.+158    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    4954:	89 81       	ldd	r24, Y+1	; 0x01
    4956:	9a 81       	ldd	r25, Y+2	; 0x02
    4958:	84 34       	cpi	r24, 0x44	; 68
    495a:	91 05       	cpc	r25, r1
    495c:	29 f4       	brne	.+10     	; 0x4968 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    495e:	60 e2       	ldi	r22, 0x20	; 32
    4960:	80 e0       	ldi	r24, 0x00	; 0
    4962:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    4966:	45 c0       	rjmp	.+138    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    4968:	89 81       	ldd	r24, Y+1	; 0x01
    496a:	9a 81       	ldd	r25, Y+2	; 0x02
    496c:	80 3b       	cpi	r24, 0xB0	; 176
    496e:	91 05       	cpc	r25, r1
    4970:	29 f4       	brne	.+10     	; 0x497c <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    4972:	60 e4       	ldi	r22, 0x40	; 64
    4974:	80 e0       	ldi	r24, 0x00	; 0
    4976:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    497a:	3b c0       	rjmp	.+118    	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    497c:	89 81       	ldd	r24, Y+1	; 0x01
    497e:	9a 81       	ldd	r25, Y+2	; 0x02
    4980:	88 3b       	cpi	r24, 0xB8	; 184
    4982:	91 05       	cpc	r25, r1
    4984:	29 f4       	brne	.+10     	; 0x4990 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    4986:	60 e8       	ldi	r22, 0x80	; 128
    4988:	80 e0       	ldi	r24, 0x00	; 0
    498a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    498e:	31 c0       	rjmp	.+98     	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    4990:	89 81       	ldd	r24, Y+1	; 0x01
    4992:	9a 81       	ldd	r25, Y+2	; 0x02
    4994:	88 3c       	cpi	r24, 0xC8	; 200
    4996:	91 05       	cpc	r25, r1
    4998:	29 f4       	brne	.+10     	; 0x49a4 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    499a:	61 e0       	ldi	r22, 0x01	; 1
    499c:	81 e0       	ldi	r24, 0x01	; 1
    499e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    49a2:	27 c0       	rjmp	.+78     	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    49a4:	89 81       	ldd	r24, Y+1	; 0x01
    49a6:	9a 81       	ldd	r25, Y+2	; 0x02
    49a8:	80 39       	cpi	r24, 0x90	; 144
    49aa:	91 05       	cpc	r25, r1
    49ac:	29 f4       	brne	.+10     	; 0x49b8 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    49ae:	68 e0       	ldi	r22, 0x08	; 8
    49b0:	81 e0       	ldi	r24, 0x01	; 1
    49b2:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    49b6:	1d c0       	rjmp	.+58     	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    49b8:	89 81       	ldd	r24, Y+1	; 0x01
    49ba:	9a 81       	ldd	r25, Y+2	; 0x02
    49bc:	80 3a       	cpi	r24, 0xA0	; 160
    49be:	91 05       	cpc	r25, r1
    49c0:	29 f4       	brne	.+10     	; 0x49cc <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    49c2:	60 e1       	ldi	r22, 0x10	; 16
    49c4:	81 e0       	ldi	r24, 0x01	; 1
    49c6:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    49ca:	13 c0       	rjmp	.+38     	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    49cc:	89 81       	ldd	r24, Y+1	; 0x01
    49ce:	9a 81       	ldd	r25, Y+2	; 0x02
    49d0:	80 32       	cpi	r24, 0x20	; 32
    49d2:	91 40       	sbci	r25, 0x01	; 1
    49d4:	29 f4       	brne	.+10     	; 0x49e0 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    49d6:	60 e2       	ldi	r22, 0x20	; 32
    49d8:	81 e0       	ldi	r24, 0x01	; 1
    49da:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    49de:	09 c0       	rjmp	.+18     	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    49e0:	89 81       	ldd	r24, Y+1	; 0x01
    49e2:	9a 81       	ldd	r25, Y+2	; 0x02
    49e4:	83 34       	cpi	r24, 0x43	; 67
    49e6:	91 40       	sbci	r25, 0x01	; 1
    49e8:	21 f4       	brne	.+8      	; 0x49f2 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    49ea:	60 e4       	ldi	r22, 0x40	; 64
    49ec:	81 e0       	ldi	r24, 0x01	; 1
    49ee:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    49f2:	00 00       	nop
    49f4:	0f 90       	pop	r0
    49f6:	0f 90       	pop	r0
    49f8:	df 91       	pop	r29
    49fa:	cf 91       	pop	r28
    49fc:	08 95       	ret

000049fe <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    49fe:	61 50       	subi	r22, 0x01	; 1
    4a00:	71 09       	sbc	r23, r1
    4a02:	81 09       	sbc	r24, r1
    4a04:	91 09       	sbc	r25, r1
    4a06:	d9 f7       	brne	.-10     	; 0x49fe <__portable_avr_delay_cycles>
}
    4a08:	08 95       	ret

00004a0a <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    4a0a:	0f 93       	push	r16
    4a0c:	1f 93       	push	r17
    4a0e:	cf 93       	push	r28
    4a10:	df 93       	push	r29
    4a12:	cd b7       	in	r28, 0x3d	; 61
    4a14:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    4a16:	83 e4       	ldi	r24, 0x43	; 67
    4a18:	91 e0       	ldi	r25, 0x01	; 1
    4a1a:	0e 94 72 24 	call	0x48e4	; 0x48e4 <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    4a1e:	89 e3       	ldi	r24, 0x39	; 57
    4a20:	91 e0       	ldi	r25, 0x01	; 1
    4a22:	fc 01       	movw	r30, r24
    4a24:	20 81       	ld	r18, Z
    4a26:	21 60       	ori	r18, 0x01	; 1
    4a28:	fc 01       	movw	r30, r24
    4a2a:	20 83       	st	Z, r18

	phyRxState = false;
    4a2c:	10 92 89 0f 	sts	0x0F89, r1	; 0x800f89 <phyRxState>
	phyState = PHY_STATE_IDLE;
    4a30:	81 e0       	ldi	r24, 0x01	; 1
    4a32:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    4a36:	88 e0       	ldi	r24, 0x08	; 8
    4a38:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    4a3c:	8c e4       	ldi	r24, 0x4C	; 76
    4a3e:	91 e0       	ldi	r25, 0x01	; 1
    4a40:	fc 01       	movw	r30, r24
    4a42:	20 81       	ld	r18, Z
    4a44:	20 68       	ori	r18, 0x80	; 128
    4a46:	fc 01       	movw	r30, r24
    4a48:	20 83       	st	Z, r18

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    4a4a:	0d e6       	ldi	r16, 0x6D	; 109
    4a4c:	11 e0       	ldi	r17, 0x01	; 1
    4a4e:	0e 94 1d 27 	call	0x4e3a	; 0x4e3a <PHY_RandomReq>
    4a52:	f8 01       	movw	r30, r16
    4a54:	80 83       	st	Z, r24
#endif

#if (ANTENNA_DIVERSITY == 1)
	ANT_DIV_REG_s.antCtrl = 2;
    4a56:	8d e4       	ldi	r24, 0x4D	; 77
    4a58:	91 e0       	ldi	r25, 0x01	; 1
    4a5a:	fc 01       	movw	r30, r24
    4a5c:	20 81       	ld	r18, Z
    4a5e:	2c 7f       	andi	r18, 0xFC	; 252
    4a60:	22 60       	ori	r18, 0x02	; 2
    4a62:	fc 01       	movw	r30, r24
    4a64:	20 83       	st	Z, r18
	RX_CTRL_REG_s.pdtThres = 0x03;
    4a66:	8a e4       	ldi	r24, 0x4A	; 74
    4a68:	91 e0       	ldi	r25, 0x01	; 1
    4a6a:	fc 01       	movw	r30, r24
    4a6c:	20 81       	ld	r18, Z
    4a6e:	20 7f       	andi	r18, 0xF0	; 240
    4a70:	23 60       	ori	r18, 0x03	; 3
    4a72:	fc 01       	movw	r30, r24
    4a74:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antDivEn = 1;
    4a76:	8d e4       	ldi	r24, 0x4D	; 77
    4a78:	91 e0       	ldi	r25, 0x01	; 1
    4a7a:	fc 01       	movw	r30, r24
    4a7c:	20 81       	ld	r18, Z
    4a7e:	28 60       	ori	r18, 0x08	; 8
    4a80:	fc 01       	movw	r30, r24
    4a82:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antExtSwEn = 1;
    4a84:	8d e4       	ldi	r24, 0x4D	; 77
    4a86:	91 e0       	ldi	r25, 0x01	; 1
    4a88:	fc 01       	movw	r30, r24
    4a8a:	20 81       	ld	r18, Z
    4a8c:	24 60       	ori	r18, 0x04	; 4
    4a8e:	fc 01       	movw	r30, r24
    4a90:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 1;
		ANT_DIV_REG_s.antCtrl = ANTENNA_DEFAULT;
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
    4a92:	84 e4       	ldi	r24, 0x44	; 68
    4a94:	91 e0       	ldi	r25, 0x01	; 1
    4a96:	fc 01       	movw	r30, r24
    4a98:	20 81       	ld	r18, Z
    4a9a:	20 68       	ori	r18, 0x80	; 128
    4a9c:	fc 01       	movw	r30, r24
    4a9e:	20 83       	st	Z, r18
#endif // EXT_RF_FRONT_END_CTRL
}
    4aa0:	00 00       	nop
    4aa2:	df 91       	pop	r29
    4aa4:	cf 91       	pop	r28
    4aa6:	1f 91       	pop	r17
    4aa8:	0f 91       	pop	r16
    4aaa:	08 95       	ret

00004aac <PHY_ResetRadio>:

void PHY_ResetRadio(void)
{
    4aac:	cf 93       	push	r28
    4aae:	df 93       	push	r29
    4ab0:	cd b7       	in	r28, 0x3d	; 61
    4ab2:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.trxrst = 1;
    4ab4:	89 e3       	ldi	r24, 0x39	; 57
    4ab6:	91 e0       	ldi	r25, 0x01	; 1
    4ab8:	fc 01       	movw	r30, r24
    4aba:	20 81       	ld	r18, Z
    4abc:	21 60       	ori	r18, 0x01	; 1
    4abe:	fc 01       	movw	r30, r24
    4ac0:	20 83       	st	Z, r18
}
    4ac2:	00 00       	nop
    4ac4:	df 91       	pop	r29
    4ac6:	cf 91       	pop	r28
    4ac8:	08 95       	ret

00004aca <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    4aca:	cf 93       	push	r28
    4acc:	df 93       	push	r29
    4ace:	1f 92       	push	r1
    4ad0:	cd b7       	in	r28, 0x3d	; 61
    4ad2:	de b7       	in	r29, 0x3e	; 62
    4ad4:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    4ad6:	89 81       	ldd	r24, Y+1	; 0x01
    4ad8:	88 23       	and	r24, r24
    4ada:	b1 f0       	breq	.+44     	; 0x4b08 <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    4adc:	8c e6       	ldi	r24, 0x6C	; 108
    4ade:	91 e0       	ldi	r25, 0x01	; 1
    4ae0:	fc 01       	movw	r30, r24
    4ae2:	20 81       	ld	r18, Z
    4ae4:	2f 70       	andi	r18, 0x0F	; 15
    4ae6:	fc 01       	movw	r30, r24
    4ae8:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    4aea:	8c e6       	ldi	r24, 0x6C	; 108
    4aec:	91 e0       	ldi	r25, 0x01	; 1
    4aee:	fc 01       	movw	r30, r24
    4af0:	20 81       	ld	r18, Z
    4af2:	2e 60       	ori	r18, 0x0E	; 14
    4af4:	fc 01       	movw	r30, r24
    4af6:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    4af8:	8e e6       	ldi	r24, 0x6E	; 110
    4afa:	91 e0       	ldi	r25, 0x01	; 1
    4afc:	fc 01       	movw	r30, r24
    4afe:	20 81       	ld	r18, Z
    4b00:	20 61       	ori	r18, 0x10	; 16
    4b02:	fc 01       	movw	r30, r24
    4b04:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    4b06:	17 c0       	rjmp	.+46     	; 0x4b36 <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    4b08:	8c e6       	ldi	r24, 0x6C	; 108
    4b0a:	91 e0       	ldi	r25, 0x01	; 1
    4b0c:	fc 01       	movw	r30, r24
    4b0e:	20 81       	ld	r18, Z
    4b10:	2f 70       	andi	r18, 0x0F	; 15
    4b12:	20 63       	ori	r18, 0x30	; 48
    4b14:	fc 01       	movw	r30, r24
    4b16:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    4b18:	8c e6       	ldi	r24, 0x6C	; 108
    4b1a:	91 e0       	ldi	r25, 0x01	; 1
    4b1c:	fc 01       	movw	r30, r24
    4b1e:	20 81       	ld	r18, Z
    4b20:	21 7f       	andi	r18, 0xF1	; 241
    4b22:	28 60       	ori	r18, 0x08	; 8
    4b24:	fc 01       	movw	r30, r24
    4b26:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    4b28:	8e e6       	ldi	r24, 0x6E	; 110
    4b2a:	91 e0       	ldi	r25, 0x01	; 1
    4b2c:	fc 01       	movw	r30, r24
    4b2e:	20 81       	ld	r18, Z
    4b30:	2f 7e       	andi	r18, 0xEF	; 239
    4b32:	fc 01       	movw	r30, r24
    4b34:	20 83       	st	Z, r18
	}
}
    4b36:	00 00       	nop
    4b38:	0f 90       	pop	r0
    4b3a:	df 91       	pop	r29
    4b3c:	cf 91       	pop	r28
    4b3e:	08 95       	ret

00004b40 <PHY_SetPromiscuousMode>:

void PHY_SetPromiscuousMode(bool mode)
{
    4b40:	cf 93       	push	r28
    4b42:	df 93       	push	r29
    4b44:	cd b7       	in	r28, 0x3d	; 61
    4b46:	de b7       	in	r29, 0x3e	; 62
    4b48:	29 97       	sbiw	r28, 0x09	; 9
    4b4a:	0f b6       	in	r0, 0x3f	; 63
    4b4c:	f8 94       	cli
    4b4e:	de bf       	out	0x3e, r29	; 62
    4b50:	0f be       	out	0x3f, r0	; 63
    4b52:	cd bf       	out	0x3d, r28	; 61
    4b54:	89 87       	std	Y+9, r24	; 0x09
	uint8_t ieee_address[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
    4b56:	28 e0       	ldi	r18, 0x08	; 8
    4b58:	ce 01       	movw	r24, r28
    4b5a:	01 96       	adiw	r24, 0x01	; 1
    4b5c:	fc 01       	movw	r30, r24
    4b5e:	32 2f       	mov	r19, r18
    4b60:	11 92       	st	Z+, r1
    4b62:	3a 95       	dec	r19
    4b64:	e9 f7       	brne	.-6      	; 0x4b60 <PHY_SetPromiscuousMode+0x20>

	if(mode)
    4b66:	89 85       	ldd	r24, Y+9	; 0x09
    4b68:	88 23       	and	r24, r24
    4b6a:	49 f1       	breq	.+82     	; 0x4bbe <PHY_SetPromiscuousMode+0x7e>
	{
		PHY_SetShortAddr(0);
    4b6c:	80 e0       	ldi	r24, 0x00	; 0
    4b6e:	90 e0       	ldi	r25, 0x00	; 0
    4b70:	0e 94 60 26 	call	0x4cc0	; 0x4cc0 <PHY_SetShortAddr>
		PHY_SetPanId(0);
    4b74:	80 e0       	ldi	r24, 0x00	; 0
    4b76:	90 e0       	ldi	r25, 0x00	; 0
    4b78:	0e 94 3c 26 	call	0x4c78	; 0x4c78 <PHY_SetPanId>
		PHY_SetIEEEAddr(ieee_address);
    4b7c:	ce 01       	movw	r24, r28
    4b7e:	01 96       	adiw	r24, 0x01	; 1
    4b80:	0e 94 f7 27 	call	0x4fee	; 0x4fee <PHY_SetIEEEAddr>
//	Any non-corrupted frame with a reserved frame type is indicated by a
//	TRX24_RX_END interrupt. No further address filtering is applied on those frames.
//	A TRX24_AMI interrupt is never generated and the acknowledgment subfield is
//	ignored.

		XAH_CTRL_1_REG_s.aackPromMode = 1;	// Enable promiscuous mode
    4b84:	87 e5       	ldi	r24, 0x57	; 87
    4b86:	91 e0       	ldi	r25, 0x01	; 1
    4b88:	fc 01       	movw	r30, r24
    4b8a:	20 81       	ld	r18, Z
    4b8c:	22 60       	ori	r18, 0x02	; 2
    4b8e:	fc 01       	movw	r30, r24
    4b90:	20 83       	st	Z, r18
		XAH_CTRL_1_REG_s.aackUpldResFt = 1;	// Enable reserved frame type reception ; this was changed to one
    4b92:	87 e5       	ldi	r24, 0x57	; 87
    4b94:	91 e0       	ldi	r25, 0x01	; 1
    4b96:	fc 01       	movw	r30, r24
    4b98:	20 81       	ld	r18, Z
    4b9a:	20 61       	ori	r18, 0x10	; 16
    4b9c:	fc 01       	movw	r30, r24
    4b9e:	20 83       	st	Z, r18
                                        // so that the addres isn't checked by filter
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
    4ba0:	87 e5       	ldi	r24, 0x57	; 87
    4ba2:	91 e0       	ldi	r25, 0x01	; 1
    4ba4:	fc 01       	movw	r30, r24
    4ba6:	20 81       	ld	r18, Z
    4ba8:	2f 7d       	andi	r18, 0xDF	; 223
    4baa:	fc 01       	movw	r30, r24
    4bac:	20 83       	st	Z, r18
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
    4bae:	8e e6       	ldi	r24, 0x6E	; 110
    4bb0:	91 e0       	ldi	r25, 0x01	; 1
    4bb2:	fc 01       	movw	r30, r24
    4bb4:	20 81       	ld	r18, Z
    4bb6:	20 61       	ori	r18, 0x10	; 16
    4bb8:	fc 01       	movw	r30, r24
    4bba:	20 83       	st	Z, r18
	else
	{
		XAH_CTRL_1_REG = 0;
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    4bbc:	0b c0       	rjmp	.+22     	; 0x4bd4 <PHY_SetPromiscuousMode+0x94>
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
	}
	else
	{
		XAH_CTRL_1_REG = 0;
    4bbe:	87 e5       	ldi	r24, 0x57	; 87
    4bc0:	91 e0       	ldi	r25, 0x01	; 1
    4bc2:	fc 01       	movw	r30, r24
    4bc4:	10 82       	st	Z, r1
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    4bc6:	8e e6       	ldi	r24, 0x6E	; 110
    4bc8:	91 e0       	ldi	r25, 0x01	; 1
    4bca:	fc 01       	movw	r30, r24
    4bcc:	20 81       	ld	r18, Z
    4bce:	2f 7e       	andi	r18, 0xEF	; 239
    4bd0:	fc 01       	movw	r30, r24
    4bd2:	20 83       	st	Z, r18
	}
}
    4bd4:	00 00       	nop
    4bd6:	29 96       	adiw	r28, 0x09	; 9
    4bd8:	0f b6       	in	r0, 0x3f	; 63
    4bda:	f8 94       	cli
    4bdc:	de bf       	out	0x3e, r29	; 62
    4bde:	0f be       	out	0x3f, r0	; 63
    4be0:	cd bf       	out	0x3d, r28	; 61
    4be2:	df 91       	pop	r29
    4be4:	cf 91       	pop	r28
    4be6:	08 95       	ret

00004be8 <PHY_SetOptimizedCSMAValues>:

void PHY_SetOptimizedCSMAValues(void)
{
    4be8:	0f 93       	push	r16
    4bea:	1f 93       	push	r17
    4bec:	cf 93       	push	r28
    4bee:	df 93       	push	r29
    4bf0:	cd b7       	in	r28, 0x3d	; 61
    4bf2:	de b7       	in	r29, 0x3e	; 62
	CSMA_BE_REG_s.minBe = 0x03;
    4bf4:	8f e6       	ldi	r24, 0x6F	; 111
    4bf6:	91 e0       	ldi	r25, 0x01	; 1
    4bf8:	fc 01       	movw	r30, r24
    4bfa:	20 81       	ld	r18, Z
    4bfc:	20 7f       	andi	r18, 0xF0	; 240
    4bfe:	23 60       	ori	r18, 0x03	; 3
    4c00:	fc 01       	movw	r30, r24
    4c02:	20 83       	st	Z, r18
	CSMA_BE_REG_s.maxBe = 0x08;
    4c04:	8f e6       	ldi	r24, 0x6F	; 111
    4c06:	91 e0       	ldi	r25, 0x01	; 1
    4c08:	fc 01       	movw	r30, r24
    4c0a:	20 81       	ld	r18, Z
    4c0c:	2f 70       	andi	r18, 0x0F	; 15
    4c0e:	20 68       	ori	r18, 0x80	; 128
    4c10:	fc 01       	movw	r30, r24
    4c12:	20 83       	st	Z, r18
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    4c14:	0d e6       	ldi	r16, 0x6D	; 109
    4c16:	11 e0       	ldi	r17, 0x01	; 1
    4c18:	0e 94 1d 27 	call	0x4e3a	; 0x4e3a <PHY_RandomReq>
    4c1c:	f8 01       	movw	r30, r16
    4c1e:	80 83       	st	Z, r24
}
    4c20:	00 00       	nop
    4c22:	df 91       	pop	r29
    4c24:	cf 91       	pop	r28
    4c26:	1f 91       	pop	r17
    4c28:	0f 91       	pop	r16
    4c2a:	08 95       	ret

00004c2c <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    4c2c:	cf 93       	push	r28
    4c2e:	df 93       	push	r29
    4c30:	1f 92       	push	r1
    4c32:	cd b7       	in	r28, 0x3d	; 61
    4c34:	de b7       	in	r29, 0x3e	; 62
    4c36:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    4c38:	89 81       	ldd	r24, Y+1	; 0x01
    4c3a:	80 93 89 0f 	sts	0x0F89, r24	; 0x800f89 <phyRxState>
	phySetRxState();
    4c3e:	0e 94 a2 27 	call	0x4f44	; 0x4f44 <phySetRxState>
}
    4c42:	00 00       	nop
    4c44:	0f 90       	pop	r0
    4c46:	df 91       	pop	r29
    4c48:	cf 91       	pop	r28
    4c4a:	08 95       	ret

00004c4c <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    4c4c:	cf 93       	push	r28
    4c4e:	df 93       	push	r29
    4c50:	1f 92       	push	r1
    4c52:	cd b7       	in	r28, 0x3d	; 61
    4c54:	de b7       	in	r29, 0x3e	; 62
    4c56:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    4c58:	88 e4       	ldi	r24, 0x48	; 72
    4c5a:	91 e0       	ldi	r25, 0x01	; 1
    4c5c:	29 81       	ldd	r18, Y+1	; 0x01
    4c5e:	2f 71       	andi	r18, 0x1F	; 31
    4c60:	2f 71       	andi	r18, 0x1F	; 31
    4c62:	fc 01       	movw	r30, r24
    4c64:	30 81       	ld	r19, Z
    4c66:	30 7e       	andi	r19, 0xE0	; 224
    4c68:	23 2b       	or	r18, r19
    4c6a:	fc 01       	movw	r30, r24
    4c6c:	20 83       	st	Z, r18
}
    4c6e:	00 00       	nop
    4c70:	0f 90       	pop	r0
    4c72:	df 91       	pop	r29
    4c74:	cf 91       	pop	r28
    4c76:	08 95       	ret

00004c78 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    4c78:	cf 93       	push	r28
    4c7a:	df 93       	push	r29
    4c7c:	00 d0       	rcall	.+0      	; 0x4c7e <PHY_SetPanId+0x6>
    4c7e:	00 d0       	rcall	.+0      	; 0x4c80 <PHY_SetPanId+0x8>
    4c80:	cd b7       	in	r28, 0x3d	; 61
    4c82:	de b7       	in	r29, 0x3e	; 62
    4c84:	9c 83       	std	Y+4, r25	; 0x04
    4c86:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    4c88:	ce 01       	movw	r24, r28
    4c8a:	03 96       	adiw	r24, 0x03	; 3
    4c8c:	9a 83       	std	Y+2, r25	; 0x02
    4c8e:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    4c90:	82 e6       	ldi	r24, 0x62	; 98
    4c92:	91 e0       	ldi	r25, 0x01	; 1
    4c94:	29 81       	ldd	r18, Y+1	; 0x01
    4c96:	3a 81       	ldd	r19, Y+2	; 0x02
    4c98:	f9 01       	movw	r30, r18
    4c9a:	20 81       	ld	r18, Z
    4c9c:	fc 01       	movw	r30, r24
    4c9e:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    4ca0:	83 e6       	ldi	r24, 0x63	; 99
    4ca2:	91 e0       	ldi	r25, 0x01	; 1
    4ca4:	29 81       	ldd	r18, Y+1	; 0x01
    4ca6:	3a 81       	ldd	r19, Y+2	; 0x02
    4ca8:	f9 01       	movw	r30, r18
    4caa:	21 81       	ldd	r18, Z+1	; 0x01
    4cac:	fc 01       	movw	r30, r24
    4cae:	20 83       	st	Z, r18
}
    4cb0:	00 00       	nop
    4cb2:	0f 90       	pop	r0
    4cb4:	0f 90       	pop	r0
    4cb6:	0f 90       	pop	r0
    4cb8:	0f 90       	pop	r0
    4cba:	df 91       	pop	r29
    4cbc:	cf 91       	pop	r28
    4cbe:	08 95       	ret

00004cc0 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    4cc0:	cf 93       	push	r28
    4cc2:	df 93       	push	r29
    4cc4:	00 d0       	rcall	.+0      	; 0x4cc6 <PHY_SetShortAddr+0x6>
    4cc6:	00 d0       	rcall	.+0      	; 0x4cc8 <PHY_SetShortAddr+0x8>
    4cc8:	cd b7       	in	r28, 0x3d	; 61
    4cca:	de b7       	in	r29, 0x3e	; 62
    4ccc:	9c 83       	std	Y+4, r25	; 0x04
    4cce:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    4cd0:	ce 01       	movw	r24, r28
    4cd2:	03 96       	adiw	r24, 0x03	; 3
    4cd4:	9a 83       	std	Y+2, r25	; 0x02
    4cd6:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    4cd8:	80 e6       	ldi	r24, 0x60	; 96
    4cda:	91 e0       	ldi	r25, 0x01	; 1
    4cdc:	29 81       	ldd	r18, Y+1	; 0x01
    4cde:	3a 81       	ldd	r19, Y+2	; 0x02
    4ce0:	f9 01       	movw	r30, r18
    4ce2:	20 81       	ld	r18, Z
    4ce4:	fc 01       	movw	r30, r24
    4ce6:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    4ce8:	81 e6       	ldi	r24, 0x61	; 97
    4cea:	91 e0       	ldi	r25, 0x01	; 1
    4cec:	29 81       	ldd	r18, Y+1	; 0x01
    4cee:	3a 81       	ldd	r19, Y+2	; 0x02
    4cf0:	f9 01       	movw	r30, r18
    4cf2:	21 81       	ldd	r18, Z+1	; 0x01
    4cf4:	fc 01       	movw	r30, r24
    4cf6:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
#endif
}
    4cf8:	00 00       	nop
    4cfa:	0f 90       	pop	r0
    4cfc:	0f 90       	pop	r0
    4cfe:	0f 90       	pop	r0
    4d00:	0f 90       	pop	r0
    4d02:	df 91       	pop	r29
    4d04:	cf 91       	pop	r28
    4d06:	08 95       	ret

00004d08 <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    4d08:	cf 93       	push	r28
    4d0a:	df 93       	push	r29
    4d0c:	1f 92       	push	r1
    4d0e:	cd b7       	in	r28, 0x3d	; 61
    4d10:	de b7       	in	r29, 0x3e	; 62
    4d12:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    4d14:	85 e4       	ldi	r24, 0x45	; 69
    4d16:	91 e0       	ldi	r25, 0x01	; 1
    4d18:	29 81       	ldd	r18, Y+1	; 0x01
    4d1a:	2f 70       	andi	r18, 0x0F	; 15
    4d1c:	2f 70       	andi	r18, 0x0F	; 15
    4d1e:	fc 01       	movw	r30, r24
    4d20:	30 81       	ld	r19, Z
    4d22:	30 7f       	andi	r19, 0xF0	; 240
    4d24:	23 2b       	or	r18, r19
    4d26:	fc 01       	movw	r30, r24
    4d28:	20 83       	st	Z, r18
}
    4d2a:	00 00       	nop
    4d2c:	0f 90       	pop	r0
    4d2e:	df 91       	pop	r29
    4d30:	cf 91       	pop	r28
    4d32:	08 95       	ret

00004d34 <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    4d34:	cf 93       	push	r28
    4d36:	df 93       	push	r29
    4d38:	cd b7       	in	r28, 0x3d	; 61
    4d3a:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    4d3c:	80 91 08 0f 	lds	r24, 0x0F08	; 0x800f08 <phyState>
    4d40:	82 30       	cpi	r24, 0x02	; 2
    4d42:	69 f0       	breq	.+26     	; 0x4d5e <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    4d44:	88 e0       	ldi	r24, 0x08	; 8
    4d46:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    4d4a:	89 e3       	ldi	r24, 0x39	; 57
    4d4c:	91 e0       	ldi	r25, 0x01	; 1
    4d4e:	fc 01       	movw	r30, r24
    4d50:	20 81       	ld	r18, Z
    4d52:	22 60       	ori	r18, 0x02	; 2
    4d54:	fc 01       	movw	r30, r24
    4d56:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    4d58:	82 e0       	ldi	r24, 0x02	; 2
    4d5a:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <phyState>
	}
	
#if (ANTENNA_DIVERSITY == 1)
	ANT_DIV_REG_s.antExtSwEn = 0;
    4d5e:	8d e4       	ldi	r24, 0x4D	; 77
    4d60:	91 e0       	ldi	r25, 0x01	; 1
    4d62:	fc 01       	movw	r30, r24
    4d64:	20 81       	ld	r18, Z
    4d66:	2b 7f       	andi	r18, 0xFB	; 251
    4d68:	fc 01       	movw	r30, r24
    4d6a:	20 83       	st	Z, r18
	ANT_DIV_REG_s.antDivEn = 0;
    4d6c:	8d e4       	ldi	r24, 0x4D	; 77
    4d6e:	91 e0       	ldi	r25, 0x01	; 1
    4d70:	fc 01       	movw	r30, r24
    4d72:	20 81       	ld	r18, Z
    4d74:	27 7f       	andi	r18, 0xF7	; 247
    4d76:	fc 01       	movw	r30, r24
    4d78:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 0;
		ANT_DIV_REG_s.antCtrl = 0;
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
    4d7a:	84 e4       	ldi	r24, 0x44	; 68
    4d7c:	91 e0       	ldi	r25, 0x01	; 1
    4d7e:	fc 01       	movw	r30, r24
    4d80:	20 81       	ld	r18, Z
    4d82:	2f 77       	andi	r18, 0x7F	; 127
    4d84:	fc 01       	movw	r30, r24
    4d86:	20 83       	st	Z, r18
#endif // EXT_RF_FRONT_END_CTRL
}
    4d88:	00 00       	nop
    4d8a:	df 91       	pop	r29
    4d8c:	cf 91       	pop	r28
    4d8e:	08 95       	ret

00004d90 <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    4d90:	cf 93       	push	r28
    4d92:	df 93       	push	r29
    4d94:	cd b7       	in	r28, 0x3d	; 61
    4d96:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    4d98:	89 e3       	ldi	r24, 0x39	; 57
    4d9a:	91 e0       	ldi	r25, 0x01	; 1
    4d9c:	fc 01       	movw	r30, r24
    4d9e:	20 81       	ld	r18, Z
    4da0:	2d 7f       	andi	r18, 0xFD	; 253
    4da2:	fc 01       	movw	r30, r24
    4da4:	20 83       	st	Z, r18
	phySetRxState();
    4da6:	0e 94 a2 27 	call	0x4f44	; 0x4f44 <phySetRxState>
	phyState = PHY_STATE_IDLE;
    4daa:	81 e0       	ldi	r24, 0x01	; 1
    4dac:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <phyState>
}
    4db0:	00 00       	nop
    4db2:	df 91       	pop	r29
    4db4:	cf 91       	pop	r28
    4db6:	08 95       	ret

00004db8 <PHY_DataReq>:
	phyState = PHY_STATE_TX_WAIT_END;
	TRX_STATE_REG = TRX_CMD_TX_START;
}
*/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    4db8:	cf 93       	push	r28
    4dba:	df 93       	push	r29
    4dbc:	00 d0       	rcall	.+0      	; 0x4dbe <PHY_DataReq+0x6>
    4dbe:	00 d0       	rcall	.+0      	; 0x4dc0 <PHY_DataReq+0x8>
    4dc0:	cd b7       	in	r28, 0x3d	; 61
    4dc2:	de b7       	in	r29, 0x3e	; 62
    4dc4:	9b 83       	std	Y+3, r25	; 0x03
    4dc6:	8a 83       	std	Y+2, r24	; 0x02
    4dc8:	6c 83       	std	Y+4, r22	; 0x04
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4dca:	89 e1       	ldi	r24, 0x19	; 25
    4dcc:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    4dd0:	8f e4       	ldi	r24, 0x4F	; 79
    4dd2:	91 e0       	ldi	r25, 0x01	; 1
    4dd4:	2f ef       	ldi	r18, 0xFF	; 255
    4dd6:	fc 01       	movw	r30, r24
    4dd8:	20 83       	st	Z, r18

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
    4dda:	80 e8       	ldi	r24, 0x80	; 128
    4ddc:	91 e0       	ldi	r25, 0x01	; 1
    4dde:	2c 81       	ldd	r18, Y+4	; 0x04
    4de0:	2e 5f       	subi	r18, 0xFE	; 254
    4de2:	fc 01       	movw	r30, r24
    4de4:	20 83       	st	Z, r18
  for (uint8_t i = 0; i < size; i++)
    4de6:	19 82       	std	Y+1, r1	; 0x01
    4de8:	14 c0       	rjmp	.+40     	; 0x4e12 <PHY_DataReq+0x5a>
    TRX_FRAME_BUFFER(i+1) = data[i];
    4dea:	89 81       	ldd	r24, Y+1	; 0x01
    4dec:	88 2f       	mov	r24, r24
    4dee:	90 e0       	ldi	r25, 0x00	; 0
    4df0:	8f 57       	subi	r24, 0x7F	; 127
    4df2:	9e 4f       	sbci	r25, 0xFE	; 254
    4df4:	ac 01       	movw	r20, r24
    4df6:	89 81       	ldd	r24, Y+1	; 0x01
    4df8:	88 2f       	mov	r24, r24
    4dfa:	90 e0       	ldi	r25, 0x00	; 0
    4dfc:	2a 81       	ldd	r18, Y+2	; 0x02
    4dfe:	3b 81       	ldd	r19, Y+3	; 0x03
    4e00:	82 0f       	add	r24, r18
    4e02:	93 1f       	adc	r25, r19
    4e04:	fc 01       	movw	r30, r24
    4e06:	80 81       	ld	r24, Z
    4e08:	fa 01       	movw	r30, r20
    4e0a:	80 83       	st	Z, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
  for (uint8_t i = 0; i < size; i++)
    4e0c:	89 81       	ldd	r24, Y+1	; 0x01
    4e0e:	8f 5f       	subi	r24, 0xFF	; 255
    4e10:	89 83       	std	Y+1, r24	; 0x01
    4e12:	99 81       	ldd	r25, Y+1	; 0x01
    4e14:	8c 81       	ldd	r24, Y+4	; 0x04
    4e16:	98 17       	cp	r25, r24
    4e18:	40 f3       	brcs	.-48     	; 0x4dea <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
	
  phyState = PHY_STATE_TX_WAIT_END;
    4e1a:	83 e0       	ldi	r24, 0x03	; 3
    4e1c:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <phyState>
  TRX_STATE_REG = TRX_CMD_TX_START;
    4e20:	82 e4       	ldi	r24, 0x42	; 66
    4e22:	91 e0       	ldi	r25, 0x01	; 1
    4e24:	22 e0       	ldi	r18, 0x02	; 2
    4e26:	fc 01       	movw	r30, r24
    4e28:	20 83       	st	Z, r18
}
    4e2a:	00 00       	nop
    4e2c:	0f 90       	pop	r0
    4e2e:	0f 90       	pop	r0
    4e30:	0f 90       	pop	r0
    4e32:	0f 90       	pop	r0
    4e34:	df 91       	pop	r29
    4e36:	cf 91       	pop	r28
    4e38:	08 95       	ret

00004e3a <PHY_RandomReq>:


/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    4e3a:	cf 93       	push	r28
    4e3c:	df 93       	push	r29
    4e3e:	00 d0       	rcall	.+0      	; 0x4e40 <PHY_RandomReq+0x6>
    4e40:	1f 92       	push	r1
    4e42:	cd b7       	in	r28, 0x3d	; 61
    4e44:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    4e46:	1a 82       	std	Y+2, r1	; 0x02
    4e48:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    4e4a:	86 e0       	ldi	r24, 0x06	; 6
    4e4c:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    4e50:	1b 82       	std	Y+3, r1	; 0x03
    4e52:	22 c0       	rjmp	.+68     	; 0x4e98 <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    4e54:	62 e0       	ldi	r22, 0x02	; 2
    4e56:	70 e0       	ldi	r23, 0x00	; 0
    4e58:	80 e0       	ldi	r24, 0x00	; 0
    4e5a:	90 e0       	ldi	r25, 0x00	; 0
    4e5c:	0e 94 ff 24 	call	0x49fe	; 0x49fe <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    4e60:	86 e4       	ldi	r24, 0x46	; 70
    4e62:	91 e0       	ldi	r25, 0x01	; 1
    4e64:	fc 01       	movw	r30, r24
    4e66:	80 81       	ld	r24, Z
    4e68:	82 95       	swap	r24
    4e6a:	86 95       	lsr	r24
    4e6c:	87 70       	andi	r24, 0x07	; 7
    4e6e:	83 70       	andi	r24, 0x03	; 3
    4e70:	88 2f       	mov	r24, r24
    4e72:	90 e0       	ldi	r25, 0x00	; 0
    4e74:	2b 81       	ldd	r18, Y+3	; 0x03
    4e76:	22 2f       	mov	r18, r18
    4e78:	30 e0       	ldi	r19, 0x00	; 0
    4e7a:	02 c0       	rjmp	.+4      	; 0x4e80 <PHY_RandomReq+0x46>
    4e7c:	88 0f       	add	r24, r24
    4e7e:	99 1f       	adc	r25, r25
    4e80:	2a 95       	dec	r18
    4e82:	e2 f7       	brpl	.-8      	; 0x4e7c <PHY_RandomReq+0x42>
    4e84:	9c 01       	movw	r18, r24
    4e86:	89 81       	ldd	r24, Y+1	; 0x01
    4e88:	9a 81       	ldd	r25, Y+2	; 0x02
    4e8a:	82 2b       	or	r24, r18
    4e8c:	93 2b       	or	r25, r19
    4e8e:	9a 83       	std	Y+2, r25	; 0x02
    4e90:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    4e92:	8b 81       	ldd	r24, Y+3	; 0x03
    4e94:	8e 5f       	subi	r24, 0xFE	; 254
    4e96:	8b 83       	std	Y+3, r24	; 0x03
    4e98:	8b 81       	ldd	r24, Y+3	; 0x03
    4e9a:	80 31       	cpi	r24, 0x10	; 16
    4e9c:	d8 f2       	brcs	.-74     	; 0x4e54 <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    4e9e:	0e 94 a2 27 	call	0x4f44	; 0x4f44 <phySetRxState>

	return rnd;
    4ea2:	89 81       	ldd	r24, Y+1	; 0x01
    4ea4:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4ea6:	0f 90       	pop	r0
    4ea8:	0f 90       	pop	r0
    4eaa:	0f 90       	pop	r0
    4eac:	df 91       	pop	r29
    4eae:	cf 91       	pop	r28
    4eb0:	08 95       	ret

00004eb2 <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    4eb2:	cf 93       	push	r28
    4eb4:	df 93       	push	r29
    4eb6:	00 d0       	rcall	.+0      	; 0x4eb8 <PHY_EncryptReq+0x6>
    4eb8:	00 d0       	rcall	.+0      	; 0x4eba <PHY_EncryptReq+0x8>
    4eba:	cd b7       	in	r28, 0x3d	; 61
    4ebc:	de b7       	in	r29, 0x3e	; 62
    4ebe:	9a 83       	std	Y+2, r25	; 0x02
    4ec0:	89 83       	std	Y+1, r24	; 0x01
    4ec2:	7c 83       	std	Y+4, r23	; 0x04
    4ec4:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    4ec6:	8b 81       	ldd	r24, Y+3	; 0x03
    4ec8:	9c 81       	ldd	r25, Y+4	; 0x04
    4eca:	40 e0       	ldi	r20, 0x00	; 0
    4ecc:	60 e0       	ldi	r22, 0x00	; 0
    4ece:	0e 94 1c 38 	call	0x7038	; 0x7038 <sal_aes_setup>
	sal_aes_exec(text);
    4ed2:	89 81       	ldd	r24, Y+1	; 0x01
    4ed4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ed6:	0e 94 28 39 	call	0x7250	; 0x7250 <sal_aes_exec>
	sal_aes_read(text);
    4eda:	89 81       	ldd	r24, Y+1	; 0x01
    4edc:	9a 81       	ldd	r25, Y+2	; 0x02
    4ede:	0e 94 5e 39 	call	0x72bc	; 0x72bc <sal_aes_read>
}
    4ee2:	00 00       	nop
    4ee4:	0f 90       	pop	r0
    4ee6:	0f 90       	pop	r0
    4ee8:	0f 90       	pop	r0
    4eea:	0f 90       	pop	r0
    4eec:	df 91       	pop	r29
    4eee:	cf 91       	pop	r28
    4ef0:	08 95       	ret

00004ef2 <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    4ef2:	cf 93       	push	r28
    4ef4:	df 93       	push	r29
    4ef6:	1f 92       	push	r1
    4ef8:	cd b7       	in	r28, 0x3d	; 61
    4efa:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    4efc:	86 e0       	ldi	r24, 0x06	; 6
    4efe:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    4f02:	8f e4       	ldi	r24, 0x4F	; 79
    4f04:	91 e0       	ldi	r25, 0x01	; 1
    4f06:	fc 01       	movw	r30, r24
    4f08:	20 81       	ld	r18, Z
    4f0a:	20 61       	ori	r18, 0x10	; 16
    4f0c:	fc 01       	movw	r30, r24
    4f0e:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    4f10:	87 e4       	ldi	r24, 0x47	; 71
    4f12:	91 e0       	ldi	r25, 0x01	; 1
    4f14:	fc 01       	movw	r30, r24
    4f16:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    4f18:	00 00       	nop
    4f1a:	8f e4       	ldi	r24, 0x4F	; 79
    4f1c:	91 e0       	ldi	r25, 0x01	; 1
    4f1e:	fc 01       	movw	r30, r24
    4f20:	80 81       	ld	r24, Z
    4f22:	82 95       	swap	r24
    4f24:	81 70       	andi	r24, 0x01	; 1
    4f26:	88 23       	and	r24, r24
    4f28:	c1 f3       	breq	.-16     	; 0x4f1a <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    4f2a:	87 e4       	ldi	r24, 0x47	; 71
    4f2c:	91 e0       	ldi	r25, 0x01	; 1
    4f2e:	fc 01       	movw	r30, r24
    4f30:	80 81       	ld	r24, Z
    4f32:	8a 55       	subi	r24, 0x5A	; 90
    4f34:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    4f36:	0e 94 a2 27 	call	0x4f44	; 0x4f44 <phySetRxState>

	return ed;
    4f3a:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f3c:	0f 90       	pop	r0
    4f3e:	df 91       	pop	r29
    4f40:	cf 91       	pop	r28
    4f42:	08 95       	ret

00004f44 <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    4f44:	cf 93       	push	r28
    4f46:	df 93       	push	r29
    4f48:	cd b7       	in	r28, 0x3d	; 61
    4f4a:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    4f4c:	88 e0       	ldi	r24, 0x08	; 8
    4f4e:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    4f52:	8f e4       	ldi	r24, 0x4F	; 79
    4f54:	91 e0       	ldi	r25, 0x01	; 1
    4f56:	2f ef       	ldi	r18, 0xFF	; 255
    4f58:	fc 01       	movw	r30, r24
    4f5a:	20 83       	st	Z, r18

	if (phyRxState) {
    4f5c:	80 91 89 0f 	lds	r24, 0x0F89	; 0x800f89 <phyRxState>
    4f60:	88 23       	and	r24, r24
    4f62:	19 f0       	breq	.+6      	; 0x4f6a <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    4f64:	86 e1       	ldi	r24, 0x16	; 22
    4f66:	0e 94 b9 27 	call	0x4f72	; 0x4f72 <phyTrxSetState>
	}
}
    4f6a:	00 00       	nop
    4f6c:	df 91       	pop	r29
    4f6e:	cf 91       	pop	r28
    4f70:	08 95       	ret

00004f72 <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
void phyTrxSetState(uint8_t state)
{
    4f72:	cf 93       	push	r28
    4f74:	df 93       	push	r29
    4f76:	1f 92       	push	r1
    4f78:	cd b7       	in	r28, 0x3d	; 61
    4f7a:	de b7       	in	r29, 0x3e	; 62
    4f7c:	89 83       	std	Y+1, r24	; 0x01
#if (ANTENNA_DIVERSITY == 1) || defined(EXT_RF_FRONT_END_CTRL)
	if(phyState == PHY_STATE_SLEEP)
    4f7e:	80 91 08 0f 	lds	r24, 0x0F08	; 0x800f08 <phyState>
    4f82:	82 30       	cpi	r24, 0x02	; 2
    4f84:	a9 f4       	brne	.+42     	; 0x4fb0 <phyTrxSetState+0x3e>
	{
	#if (ANTENNA_DIVERSITY == 1)
		ANT_DIV_REG_s.antDivEn = 1;
    4f86:	8d e4       	ldi	r24, 0x4D	; 77
    4f88:	91 e0       	ldi	r25, 0x01	; 1
    4f8a:	fc 01       	movw	r30, r24
    4f8c:	20 81       	ld	r18, Z
    4f8e:	28 60       	ori	r18, 0x08	; 8
    4f90:	fc 01       	movw	r30, r24
    4f92:	20 83       	st	Z, r18
		ANT_DIV_REG_s.antExtSwEn = 1;
    4f94:	8d e4       	ldi	r24, 0x4D	; 77
    4f96:	91 e0       	ldi	r25, 0x01	; 1
    4f98:	fc 01       	movw	r30, r24
    4f9a:	20 81       	ld	r18, Z
    4f9c:	24 60       	ori	r18, 0x04	; 4
    4f9e:	fc 01       	movw	r30, r24
    4fa0:	20 83       	st	Z, r18
			ANT_DIV_REG_s.antExtSwEn = 1;
			ANT_DIV_REG_s.antCtrl = ANTENNA_DEFAULT;
		#endif // ANTENNA_DEFAULT
	#endif // ANTENNA_DIVERSITY
	#ifdef EXT_RF_FRONT_END_CTRL
		TRX_CTRL_1_REG_s.paExtEn = 1;
    4fa2:	84 e4       	ldi	r24, 0x44	; 68
    4fa4:	91 e0       	ldi	r25, 0x01	; 1
    4fa6:	fc 01       	movw	r30, r24
    4fa8:	20 81       	ld	r18, Z
    4faa:	20 68       	ori	r18, 0x80	; 128
    4fac:	fc 01       	movw	r30, r24
    4fae:	20 83       	st	Z, r18
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    4fb0:	82 e4       	ldi	r24, 0x42	; 66
    4fb2:	91 e0       	ldi	r25, 0x01	; 1
    4fb4:	23 e0       	ldi	r18, 0x03	; 3
    4fb6:	fc 01       	movw	r30, r24
    4fb8:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    4fba:	81 e4       	ldi	r24, 0x41	; 65
    4fbc:	91 e0       	ldi	r25, 0x01	; 1
    4fbe:	fc 01       	movw	r30, r24
    4fc0:	80 81       	ld	r24, Z
    4fc2:	8f 71       	andi	r24, 0x1F	; 31
    4fc4:	88 30       	cpi	r24, 0x08	; 8
    4fc6:	a1 f7       	brne	.-24     	; 0x4fb0 <phyTrxSetState+0x3e>

	do {TRX_STATE_REG = state; } while (state !=
    4fc8:	82 e4       	ldi	r24, 0x42	; 66
    4fca:	91 e0       	ldi	r25, 0x01	; 1
    4fcc:	29 81       	ldd	r18, Y+1	; 0x01
    4fce:	fc 01       	movw	r30, r24
    4fd0:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    4fd2:	81 e4       	ldi	r24, 0x41	; 65
    4fd4:	91 e0       	ldi	r25, 0x01	; 1
    4fd6:	fc 01       	movw	r30, r24
    4fd8:	80 81       	ld	r24, Z
    4fda:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    4fdc:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    4fde:	89 81       	ldd	r24, Y+1	; 0x01
    4fe0:	98 17       	cp	r25, r24
    4fe2:	91 f7       	brne	.-28     	; 0x4fc8 <phyTrxSetState+0x56>
}
    4fe4:	00 00       	nop
    4fe6:	0f 90       	pop	r0
    4fe8:	df 91       	pop	r29
    4fea:	cf 91       	pop	r28
    4fec:	08 95       	ret

00004fee <PHY_SetIEEEAddr>:


/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    4fee:	cf 93       	push	r28
    4ff0:	df 93       	push	r29
    4ff2:	00 d0       	rcall	.+0      	; 0x4ff4 <PHY_SetIEEEAddr+0x6>
    4ff4:	00 d0       	rcall	.+0      	; 0x4ff6 <PHY_SetIEEEAddr+0x8>
    4ff6:	cd b7       	in	r28, 0x3d	; 61
    4ff8:	de b7       	in	r29, 0x3e	; 62
    4ffa:	9c 83       	std	Y+4, r25	; 0x04
    4ffc:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    4ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    5000:	9c 81       	ldd	r25, Y+4	; 0x04
    5002:	9a 83       	std	Y+2, r25	; 0x02
    5004:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    5006:	24 e6       	ldi	r18, 0x64	; 100
    5008:	31 e0       	ldi	r19, 0x01	; 1
    500a:	89 81       	ldd	r24, Y+1	; 0x01
    500c:	9a 81       	ldd	r25, Y+2	; 0x02
    500e:	ac 01       	movw	r20, r24
    5010:	4f 5f       	subi	r20, 0xFF	; 255
    5012:	5f 4f       	sbci	r21, 0xFF	; 255
    5014:	5a 83       	std	Y+2, r21	; 0x02
    5016:	49 83       	std	Y+1, r20	; 0x01
    5018:	fc 01       	movw	r30, r24
    501a:	80 81       	ld	r24, Z
    501c:	f9 01       	movw	r30, r18
    501e:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    5020:	25 e6       	ldi	r18, 0x65	; 101
    5022:	31 e0       	ldi	r19, 0x01	; 1
    5024:	89 81       	ldd	r24, Y+1	; 0x01
    5026:	9a 81       	ldd	r25, Y+2	; 0x02
    5028:	ac 01       	movw	r20, r24
    502a:	4f 5f       	subi	r20, 0xFF	; 255
    502c:	5f 4f       	sbci	r21, 0xFF	; 255
    502e:	5a 83       	std	Y+2, r21	; 0x02
    5030:	49 83       	std	Y+1, r20	; 0x01
    5032:	fc 01       	movw	r30, r24
    5034:	80 81       	ld	r24, Z
    5036:	f9 01       	movw	r30, r18
    5038:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    503a:	26 e6       	ldi	r18, 0x66	; 102
    503c:	31 e0       	ldi	r19, 0x01	; 1
    503e:	89 81       	ldd	r24, Y+1	; 0x01
    5040:	9a 81       	ldd	r25, Y+2	; 0x02
    5042:	ac 01       	movw	r20, r24
    5044:	4f 5f       	subi	r20, 0xFF	; 255
    5046:	5f 4f       	sbci	r21, 0xFF	; 255
    5048:	5a 83       	std	Y+2, r21	; 0x02
    504a:	49 83       	std	Y+1, r20	; 0x01
    504c:	fc 01       	movw	r30, r24
    504e:	80 81       	ld	r24, Z
    5050:	f9 01       	movw	r30, r18
    5052:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    5054:	27 e6       	ldi	r18, 0x67	; 103
    5056:	31 e0       	ldi	r19, 0x01	; 1
    5058:	89 81       	ldd	r24, Y+1	; 0x01
    505a:	9a 81       	ldd	r25, Y+2	; 0x02
    505c:	ac 01       	movw	r20, r24
    505e:	4f 5f       	subi	r20, 0xFF	; 255
    5060:	5f 4f       	sbci	r21, 0xFF	; 255
    5062:	5a 83       	std	Y+2, r21	; 0x02
    5064:	49 83       	std	Y+1, r20	; 0x01
    5066:	fc 01       	movw	r30, r24
    5068:	80 81       	ld	r24, Z
    506a:	f9 01       	movw	r30, r18
    506c:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    506e:	28 e6       	ldi	r18, 0x68	; 104
    5070:	31 e0       	ldi	r19, 0x01	; 1
    5072:	89 81       	ldd	r24, Y+1	; 0x01
    5074:	9a 81       	ldd	r25, Y+2	; 0x02
    5076:	ac 01       	movw	r20, r24
    5078:	4f 5f       	subi	r20, 0xFF	; 255
    507a:	5f 4f       	sbci	r21, 0xFF	; 255
    507c:	5a 83       	std	Y+2, r21	; 0x02
    507e:	49 83       	std	Y+1, r20	; 0x01
    5080:	fc 01       	movw	r30, r24
    5082:	80 81       	ld	r24, Z
    5084:	f9 01       	movw	r30, r18
    5086:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    5088:	29 e6       	ldi	r18, 0x69	; 105
    508a:	31 e0       	ldi	r19, 0x01	; 1
    508c:	89 81       	ldd	r24, Y+1	; 0x01
    508e:	9a 81       	ldd	r25, Y+2	; 0x02
    5090:	ac 01       	movw	r20, r24
    5092:	4f 5f       	subi	r20, 0xFF	; 255
    5094:	5f 4f       	sbci	r21, 0xFF	; 255
    5096:	5a 83       	std	Y+2, r21	; 0x02
    5098:	49 83       	std	Y+1, r20	; 0x01
    509a:	fc 01       	movw	r30, r24
    509c:	80 81       	ld	r24, Z
    509e:	f9 01       	movw	r30, r18
    50a0:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    50a2:	2a e6       	ldi	r18, 0x6A	; 106
    50a4:	31 e0       	ldi	r19, 0x01	; 1
    50a6:	89 81       	ldd	r24, Y+1	; 0x01
    50a8:	9a 81       	ldd	r25, Y+2	; 0x02
    50aa:	ac 01       	movw	r20, r24
    50ac:	4f 5f       	subi	r20, 0xFF	; 255
    50ae:	5f 4f       	sbci	r21, 0xFF	; 255
    50b0:	5a 83       	std	Y+2, r21	; 0x02
    50b2:	49 83       	std	Y+1, r20	; 0x01
    50b4:	fc 01       	movw	r30, r24
    50b6:	80 81       	ld	r24, Z
    50b8:	f9 01       	movw	r30, r18
    50ba:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    50bc:	8b e6       	ldi	r24, 0x6B	; 107
    50be:	91 e0       	ldi	r25, 0x01	; 1
    50c0:	29 81       	ldd	r18, Y+1	; 0x01
    50c2:	3a 81       	ldd	r19, Y+2	; 0x02
    50c4:	f9 01       	movw	r30, r18
    50c6:	20 81       	ld	r18, Z
    50c8:	fc 01       	movw	r30, r24
    50ca:	20 83       	st	Z, r18
}
    50cc:	00 00       	nop
    50ce:	0f 90       	pop	r0
    50d0:	0f 90       	pop	r0
    50d2:	0f 90       	pop	r0
    50d4:	0f 90       	pop	r0
    50d6:	df 91       	pop	r29
    50d8:	cf 91       	pop	r28
    50da:	08 95       	ret

000050dc <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    50dc:	cf 93       	push	r28
    50de:	df 93       	push	r29
    50e0:	cd b7       	in	r28, 0x3d	; 61
    50e2:	de b7       	in	r29, 0x3e	; 62
    50e4:	28 97       	sbiw	r28, 0x08	; 8
    50e6:	0f b6       	in	r0, 0x3f	; 63
    50e8:	f8 94       	cli
    50ea:	de bf       	out	0x3e, r29	; 62
    50ec:	0f be       	out	0x3f, r0	; 63
    50ee:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    50f0:	80 91 08 0f 	lds	r24, 0x0F08	; 0x800f08 <phyState>
    50f4:	82 30       	cpi	r24, 0x02	; 2
    50f6:	09 f4       	brne	.+2      	; 0x50fa <PHY_TaskHandler+0x1e>
    50f8:	9e c0       	rjmp	.+316    	; 0x5236 <PHY_TaskHandler+0x15a>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    50fa:	8f e4       	ldi	r24, 0x4F	; 79
    50fc:	91 e0       	ldi	r25, 0x01	; 1
    50fe:	fc 01       	movw	r30, r24
    5100:	80 81       	ld	r24, Z
    5102:	83 fb       	bst	r24, 3
    5104:	88 27       	eor	r24, r24
    5106:	80 f9       	bld	r24, 0
    5108:	88 23       	and	r24, r24
    510a:	09 f4       	brne	.+2      	; 0x510e <PHY_TaskHandler+0x32>
    510c:	59 c0       	rjmp	.+178    	; 0x51c0 <PHY_TaskHandler+0xe4>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    510e:	8b e7       	ldi	r24, 0x7B	; 123
    5110:	91 e0       	ldi	r25, 0x01	; 1
    5112:	fc 01       	movw	r30, r24
    5114:	80 81       	ld	r24, Z
    5116:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    5118:	19 82       	std	Y+1, r1	; 0x01
    511a:	11 c0       	rjmp	.+34     	; 0x513e <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    511c:	89 81       	ldd	r24, Y+1	; 0x01
    511e:	88 2f       	mov	r24, r24
    5120:	90 e0       	ldi	r25, 0x00	; 0
    5122:	29 81       	ldd	r18, Y+1	; 0x01
    5124:	22 2f       	mov	r18, r18
    5126:	30 e0       	ldi	r19, 0x00	; 0
    5128:	20 58       	subi	r18, 0x80	; 128
    512a:	3e 4f       	sbci	r19, 0xFE	; 254
    512c:	f9 01       	movw	r30, r18
    512e:	20 81       	ld	r18, Z
    5130:	87 5f       	subi	r24, 0xF7	; 247
    5132:	90 4f       	sbci	r25, 0xF0	; 240
    5134:	fc 01       	movw	r30, r24
    5136:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    5138:	89 81       	ldd	r24, Y+1	; 0x01
    513a:	8f 5f       	subi	r24, 0xFF	; 255
    513c:	89 83       	std	Y+1, r24	; 0x01
    513e:	89 81       	ldd	r24, Y+1	; 0x01
    5140:	28 2f       	mov	r18, r24
    5142:	30 e0       	ldi	r19, 0x00	; 0
    5144:	8b 81       	ldd	r24, Y+3	; 0x03
    5146:	88 2f       	mov	r24, r24
    5148:	90 e0       	ldi	r25, 0x00	; 0
    514a:	01 96       	adiw	r24, 0x01	; 1
    514c:	28 17       	cp	r18, r24
    514e:	39 07       	cpc	r19, r25
    5150:	2c f3       	brlt	.-54     	; 0x511c <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    5152:	89 e0       	ldi	r24, 0x09	; 9
    5154:	9f e0       	ldi	r25, 0x0F	; 15
    5156:	9d 83       	std	Y+5, r25	; 0x05
    5158:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    515a:	8b 81       	ldd	r24, Y+3	; 0x03
    515c:	82 50       	subi	r24, 0x02	; 2
    515e:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    5160:	8b 81       	ldd	r24, Y+3	; 0x03
    5162:	88 2f       	mov	r24, r24
    5164:	90 e0       	ldi	r25, 0x00	; 0
    5166:	87 5f       	subi	r24, 0xF7	; 247
    5168:	90 4f       	sbci	r25, 0xF0	; 240
    516a:	fc 01       	movw	r30, r24
    516c:	80 81       	ld	r24, Z
    516e:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    5170:	87 e4       	ldi	r24, 0x47	; 71
    5172:	91 e0       	ldi	r25, 0x01	; 1
    5174:	fc 01       	movw	r30, r24
    5176:	80 81       	ld	r24, Z
    5178:	8a 55       	subi	r24, 0x5A	; 90
    517a:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    517c:	ce 01       	movw	r24, r28
    517e:	04 96       	adiw	r24, 0x04	; 4
    5180:	0e 94 0a 18 	call	0x3014	; 0x3014 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    5184:	00 00       	nop
    5186:	81 e4       	ldi	r24, 0x41	; 65
    5188:	91 e0       	ldi	r25, 0x01	; 1
    518a:	fc 01       	movw	r30, r24
    518c:	80 81       	ld	r24, Z
    518e:	8f 71       	andi	r24, 0x1F	; 31
    5190:	86 31       	cpi	r24, 0x16	; 22
    5192:	c9 f7       	brne	.-14     	; 0x5186 <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    5194:	8f e4       	ldi	r24, 0x4F	; 79
    5196:	91 e0       	ldi	r25, 0x01	; 1
    5198:	fc 01       	movw	r30, r24
    519a:	20 81       	ld	r18, Z
    519c:	28 60       	ori	r18, 0x08	; 8
    519e:	fc 01       	movw	r30, r24
    51a0:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    51a2:	8c e4       	ldi	r24, 0x4C	; 76
    51a4:	91 e0       	ldi	r25, 0x01	; 1
    51a6:	fc 01       	movw	r30, r24
    51a8:	20 81       	ld	r18, Z
    51aa:	2f 77       	andi	r18, 0x7F	; 127
    51ac:	fc 01       	movw	r30, r24
    51ae:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    51b0:	8c e4       	ldi	r24, 0x4C	; 76
    51b2:	91 e0       	ldi	r25, 0x01	; 1
    51b4:	fc 01       	movw	r30, r24
    51b6:	20 81       	ld	r18, Z
    51b8:	20 68       	ori	r18, 0x80	; 128
    51ba:	fc 01       	movw	r30, r24
    51bc:	20 83       	st	Z, r18
    51be:	3c c0       	rjmp	.+120    	; 0x5238 <PHY_TaskHandler+0x15c>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    51c0:	8f e4       	ldi	r24, 0x4F	; 79
    51c2:	91 e0       	ldi	r25, 0x01	; 1
    51c4:	fc 01       	movw	r30, r24
    51c6:	80 81       	ld	r24, Z
    51c8:	86 fb       	bst	r24, 6
    51ca:	88 27       	eor	r24, r24
    51cc:	80 f9       	bld	r24, 0
    51ce:	88 23       	and	r24, r24
    51d0:	99 f1       	breq	.+102    	; 0x5238 <PHY_TaskHandler+0x15c>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    51d2:	81 e4       	ldi	r24, 0x41	; 65
    51d4:	91 e0       	ldi	r25, 0x01	; 1
    51d6:	fc 01       	movw	r30, r24
    51d8:	80 81       	ld	r24, Z
    51da:	8f 71       	andi	r24, 0x1F	; 31
    51dc:	89 31       	cpi	r24, 0x19	; 25
    51de:	19 f5       	brne	.+70     	; 0x5226 <PHY_TaskHandler+0x14a>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    51e0:	82 e4       	ldi	r24, 0x42	; 66
    51e2:	91 e0       	ldi	r25, 0x01	; 1
    51e4:	fc 01       	movw	r30, r24
    51e6:	80 81       	ld	r24, Z
    51e8:	82 95       	swap	r24
    51ea:	86 95       	lsr	r24
    51ec:	87 70       	andi	r24, 0x07	; 7
    51ee:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    51f0:	8a 81       	ldd	r24, Y+2	; 0x02
    51f2:	88 23       	and	r24, r24
    51f4:	11 f4       	brne	.+4      	; 0x51fa <PHY_TaskHandler+0x11e>
				status = PHY_STATUS_SUCCESS;
    51f6:	1a 82       	std	Y+2, r1	; 0x02
    51f8:	0e c0       	rjmp	.+28     	; 0x5216 <PHY_TaskHandler+0x13a>
				
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    51fa:	8a 81       	ldd	r24, Y+2	; 0x02
    51fc:	83 30       	cpi	r24, 0x03	; 3
    51fe:	19 f4       	brne	.+6      	; 0x5206 <PHY_TaskHandler+0x12a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    5200:	81 e0       	ldi	r24, 0x01	; 1
    5202:	8a 83       	std	Y+2, r24	; 0x02
    5204:	08 c0       	rjmp	.+16     	; 0x5216 <PHY_TaskHandler+0x13a>
			} else if (TRAC_STATUS_NO_ACK == status) {
    5206:	8a 81       	ldd	r24, Y+2	; 0x02
    5208:	85 30       	cpi	r24, 0x05	; 5
    520a:	19 f4       	brne	.+6      	; 0x5212 <PHY_TaskHandler+0x136>
				status = PHY_STATUS_NO_ACK;
    520c:	82 e0       	ldi	r24, 0x02	; 2
    520e:	8a 83       	std	Y+2, r24	; 0x02
    5210:	02 c0       	rjmp	.+4      	; 0x5216 <PHY_TaskHandler+0x13a>
			} else {
				status = PHY_STATUS_ERROR;
    5212:	83 e0       	ldi	r24, 0x03	; 3
    5214:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    5216:	0e 94 a2 27 	call	0x4f44	; 0x4f44 <phySetRxState>
			phyState = PHY_STATE_IDLE;
    521a:	81 e0       	ldi	r24, 0x01	; 1
    521c:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <phyState>

			PHY_DataConf(status);
    5220:	8a 81       	ldd	r24, Y+2	; 0x02
    5222:	0e 94 76 23 	call	0x46ec	; 0x46ec <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    5226:	8f e4       	ldi	r24, 0x4F	; 79
    5228:	91 e0       	ldi	r25, 0x01	; 1
    522a:	fc 01       	movw	r30, r24
    522c:	20 81       	ld	r18, Z
    522e:	20 64       	ori	r18, 0x40	; 64
    5230:	fc 01       	movw	r30, r24
    5232:	20 83       	st	Z, r18
    5234:	01 c0       	rjmp	.+2      	; 0x5238 <PHY_TaskHandler+0x15c>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    5236:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    5238:	28 96       	adiw	r28, 0x08	; 8
    523a:	0f b6       	in	r0, 0x3f	; 63
    523c:	f8 94       	cli
    523e:	de bf       	out	0x3e, r29	; 62
    5240:	0f be       	out	0x3f, r0	; 63
    5242:	cd bf       	out	0x3d, r28	; 61
    5244:	df 91       	pop	r29
    5246:	cf 91       	pop	r28
    5248:	08 95       	ret

0000524a <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    524a:	cf 93       	push	r28
    524c:	df 93       	push	r29
    524e:	cd b7       	in	r28, 0x3d	; 61
    5250:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    5252:	0e 94 63 29 	call	0x52c6	; 0x52c6 <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    5256:	0e 94 14 38 	call	0x7028	; 0x7028 <sal_init>
#endif
	PHY_Init();
    525a:	0e 94 05 25 	call	0x4a0a	; 0x4a0a <PHY_Init>
	NWK_Init();
    525e:	0e 94 09 10 	call	0x2012	; 0x2012 <NWK_Init>
}
    5262:	00 00       	nop
    5264:	df 91       	pop	r29
    5266:	cf 91       	pop	r28
    5268:	08 95       	ret

0000526a <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    526a:	cf 93       	push	r28
    526c:	df 93       	push	r29
    526e:	cd b7       	in	r28, 0x3d	; 61
    5270:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    5272:	0e 94 6e 28 	call	0x50dc	; 0x50dc <PHY_TaskHandler>
	NWK_TaskHandler();
    5276:	0e 94 07 11 	call	0x220e	; 0x220e <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    527a:	0e 94 35 2a 	call	0x546a	; 0x546a <SYS_TimerTaskHandler>
}
    527e:	00 00       	nop
    5280:	df 91       	pop	r29
    5282:	cf 91       	pop	r28
    5284:	08 95       	ret

00005286 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5286:	cf 93       	push	r28
    5288:	df 93       	push	r29
    528a:	1f 92       	push	r1
    528c:	cd b7       	in	r28, 0x3d	; 61
    528e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5290:	8f e5       	ldi	r24, 0x5F	; 95
    5292:	90 e0       	ldi	r25, 0x00	; 0
    5294:	fc 01       	movw	r30, r24
    5296:	80 81       	ld	r24, Z
    5298:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    529a:	f8 94       	cli
	return flags;
    529c:	89 81       	ldd	r24, Y+1	; 0x01
}
    529e:	0f 90       	pop	r0
    52a0:	df 91       	pop	r29
    52a2:	cf 91       	pop	r28
    52a4:	08 95       	ret

000052a6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    52a6:	cf 93       	push	r28
    52a8:	df 93       	push	r29
    52aa:	1f 92       	push	r1
    52ac:	cd b7       	in	r28, 0x3d	; 61
    52ae:	de b7       	in	r29, 0x3e	; 62
    52b0:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    52b2:	8f e5       	ldi	r24, 0x5F	; 95
    52b4:	90 e0       	ldi	r25, 0x00	; 0
    52b6:	29 81       	ldd	r18, Y+1	; 0x01
    52b8:	fc 01       	movw	r30, r24
    52ba:	20 83       	st	Z, r18
}
    52bc:	00 00       	nop
    52be:	0f 90       	pop	r0
    52c0:	df 91       	pop	r29
    52c2:	cf 91       	pop	r28
    52c4:	08 95       	ret

000052c6 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    52c6:	cf 93       	push	r28
    52c8:	df 93       	push	r29
    52ca:	cd b7       	in	r28, 0x3d	; 61
    52cc:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    52ce:	10 92 68 3a 	sts	0x3A68, r1	; 0x803a68 <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    52d2:	8d ec       	ldi	r24, 0xCD	; 205
    52d4:	9b e2       	ldi	r25, 0x2B	; 43
    52d6:	0e 94 a2 51 	call	0xa344	; 0xa344 <set_common_tc_expiry_callback>
	common_tc_init();
    52da:	0e 94 54 51 	call	0xa2a8	; 0xa2a8 <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    52de:	80 e1       	ldi	r24, 0x10	; 16
    52e0:	97 e2       	ldi	r25, 0x27	; 39
    52e2:	0e 94 ea 50 	call	0xa1d4	; 0xa1d4 <common_tc_delay>
	timers = NULL;
    52e6:	10 92 8b 0f 	sts	0x0F8B, r1	; 0x800f8b <timers+0x1>
    52ea:	10 92 8a 0f 	sts	0x0F8A, r1	; 0x800f8a <timers>
}
    52ee:	00 00       	nop
    52f0:	df 91       	pop	r29
    52f2:	cf 91       	pop	r28
    52f4:	08 95       	ret

000052f6 <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    52f6:	cf 93       	push	r28
    52f8:	df 93       	push	r29
    52fa:	00 d0       	rcall	.+0      	; 0x52fc <SYS_TimerStart+0x6>
    52fc:	cd b7       	in	r28, 0x3d	; 61
    52fe:	de b7       	in	r29, 0x3e	; 62
    5300:	9a 83       	std	Y+2, r25	; 0x02
    5302:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    5304:	89 81       	ldd	r24, Y+1	; 0x01
    5306:	9a 81       	ldd	r25, Y+2	; 0x02
    5308:	0e 94 0a 2a 	call	0x5414	; 0x5414 <SYS_TimerStarted>
    530c:	98 2f       	mov	r25, r24
    530e:	81 e0       	ldi	r24, 0x01	; 1
    5310:	89 27       	eor	r24, r25
    5312:	88 23       	and	r24, r24
    5314:	21 f0       	breq	.+8      	; 0x531e <SYS_TimerStart+0x28>
		placeTimer(timer);
    5316:	89 81       	ldd	r24, Y+1	; 0x01
    5318:	9a 81       	ldd	r25, Y+2	; 0x02
    531a:	0e 94 f8 2a 	call	0x55f0	; 0x55f0 <placeTimer>
	}
}
    531e:	00 00       	nop
    5320:	0f 90       	pop	r0
    5322:	0f 90       	pop	r0
    5324:	df 91       	pop	r29
    5326:	cf 91       	pop	r28
    5328:	08 95       	ret

0000532a <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    532a:	cf 93       	push	r28
    532c:	df 93       	push	r29
    532e:	00 d0       	rcall	.+0      	; 0x5330 <SYS_TimerStop+0x6>
    5330:	00 d0       	rcall	.+0      	; 0x5332 <SYS_TimerStop+0x8>
    5332:	00 d0       	rcall	.+0      	; 0x5334 <SYS_TimerStop+0xa>
    5334:	cd b7       	in	r28, 0x3d	; 61
    5336:	de b7       	in	r29, 0x3e	; 62
    5338:	9e 83       	std	Y+6, r25	; 0x06
    533a:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    533c:	1a 82       	std	Y+2, r1	; 0x02
    533e:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5340:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    5344:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5348:	9c 83       	std	Y+4, r25	; 0x04
    534a:	8b 83       	std	Y+3, r24	; 0x03
    534c:	52 c0       	rjmp	.+164    	; 0x53f2 <SYS_TimerStop+0xc8>
		if (t == timer) {
    534e:	2b 81       	ldd	r18, Y+3	; 0x03
    5350:	3c 81       	ldd	r19, Y+4	; 0x04
    5352:	8d 81       	ldd	r24, Y+5	; 0x05
    5354:	9e 81       	ldd	r25, Y+6	; 0x06
    5356:	28 17       	cp	r18, r24
    5358:	39 07       	cpc	r19, r25
    535a:	09 f0       	breq	.+2      	; 0x535e <SYS_TimerStop+0x34>
    535c:	3f c0       	rjmp	.+126    	; 0x53dc <SYS_TimerStop+0xb2>
			if (prev) {
    535e:	89 81       	ldd	r24, Y+1	; 0x01
    5360:	9a 81       	ldd	r25, Y+2	; 0x02
    5362:	89 2b       	or	r24, r25
    5364:	59 f0       	breq	.+22     	; 0x537c <SYS_TimerStop+0x52>
				prev->next = t->next;
    5366:	8b 81       	ldd	r24, Y+3	; 0x03
    5368:	9c 81       	ldd	r25, Y+4	; 0x04
    536a:	fc 01       	movw	r30, r24
    536c:	20 81       	ld	r18, Z
    536e:	31 81       	ldd	r19, Z+1	; 0x01
    5370:	89 81       	ldd	r24, Y+1	; 0x01
    5372:	9a 81       	ldd	r25, Y+2	; 0x02
    5374:	fc 01       	movw	r30, r24
    5376:	31 83       	std	Z+1, r19	; 0x01
    5378:	20 83       	st	Z, r18
    537a:	09 c0       	rjmp	.+18     	; 0x538e <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    537c:	8b 81       	ldd	r24, Y+3	; 0x03
    537e:	9c 81       	ldd	r25, Y+4	; 0x04
    5380:	fc 01       	movw	r30, r24
    5382:	80 81       	ld	r24, Z
    5384:	91 81       	ldd	r25, Z+1	; 0x01
    5386:	90 93 8b 0f 	sts	0x0F8B, r25	; 0x800f8b <timers+0x1>
    538a:	80 93 8a 0f 	sts	0x0F8A, r24	; 0x800f8a <timers>
			}

			if (t->next) {
    538e:	8b 81       	ldd	r24, Y+3	; 0x03
    5390:	9c 81       	ldd	r25, Y+4	; 0x04
    5392:	fc 01       	movw	r30, r24
    5394:	80 81       	ld	r24, Z
    5396:	91 81       	ldd	r25, Z+1	; 0x01
    5398:	89 2b       	or	r24, r25
    539a:	89 f1       	breq	.+98     	; 0x53fe <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    539c:	8b 81       	ldd	r24, Y+3	; 0x03
    539e:	9c 81       	ldd	r25, Y+4	; 0x04
    53a0:	fc 01       	movw	r30, r24
    53a2:	60 81       	ld	r22, Z
    53a4:	71 81       	ldd	r23, Z+1	; 0x01
    53a6:	8b 81       	ldd	r24, Y+3	; 0x03
    53a8:	9c 81       	ldd	r25, Y+4	; 0x04
    53aa:	fc 01       	movw	r30, r24
    53ac:	80 81       	ld	r24, Z
    53ae:	91 81       	ldd	r25, Z+1	; 0x01
    53b0:	fc 01       	movw	r30, r24
    53b2:	22 81       	ldd	r18, Z+2	; 0x02
    53b4:	33 81       	ldd	r19, Z+3	; 0x03
    53b6:	44 81       	ldd	r20, Z+4	; 0x04
    53b8:	55 81       	ldd	r21, Z+5	; 0x05
    53ba:	8d 81       	ldd	r24, Y+5	; 0x05
    53bc:	9e 81       	ldd	r25, Y+6	; 0x06
    53be:	fc 01       	movw	r30, r24
    53c0:	82 81       	ldd	r24, Z+2	; 0x02
    53c2:	93 81       	ldd	r25, Z+3	; 0x03
    53c4:	a4 81       	ldd	r26, Z+4	; 0x04
    53c6:	b5 81       	ldd	r27, Z+5	; 0x05
    53c8:	82 0f       	add	r24, r18
    53ca:	93 1f       	adc	r25, r19
    53cc:	a4 1f       	adc	r26, r20
    53ce:	b5 1f       	adc	r27, r21
    53d0:	fb 01       	movw	r30, r22
    53d2:	82 83       	std	Z+2, r24	; 0x02
    53d4:	93 83       	std	Z+3, r25	; 0x03
    53d6:	a4 83       	std	Z+4, r26	; 0x04
    53d8:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    53da:	11 c0       	rjmp	.+34     	; 0x53fe <SYS_TimerStop+0xd4>
		}

		prev = t;
    53dc:	8b 81       	ldd	r24, Y+3	; 0x03
    53de:	9c 81       	ldd	r25, Y+4	; 0x04
    53e0:	9a 83       	std	Y+2, r25	; 0x02
    53e2:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    53e4:	8b 81       	ldd	r24, Y+3	; 0x03
    53e6:	9c 81       	ldd	r25, Y+4	; 0x04
    53e8:	fc 01       	movw	r30, r24
    53ea:	80 81       	ld	r24, Z
    53ec:	91 81       	ldd	r25, Z+1	; 0x01
    53ee:	9c 83       	std	Y+4, r25	; 0x04
    53f0:	8b 83       	std	Y+3, r24	; 0x03
    53f2:	8b 81       	ldd	r24, Y+3	; 0x03
    53f4:	9c 81       	ldd	r25, Y+4	; 0x04
    53f6:	89 2b       	or	r24, r25
    53f8:	09 f0       	breq	.+2      	; 0x53fc <SYS_TimerStop+0xd2>
    53fa:	a9 cf       	rjmp	.-174    	; 0x534e <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    53fc:	01 c0       	rjmp	.+2      	; 0x5400 <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    53fe:	00 00       	nop
		}

		prev = t;
	}
}
    5400:	00 00       	nop
    5402:	26 96       	adiw	r28, 0x06	; 6
    5404:	0f b6       	in	r0, 0x3f	; 63
    5406:	f8 94       	cli
    5408:	de bf       	out	0x3e, r29	; 62
    540a:	0f be       	out	0x3f, r0	; 63
    540c:	cd bf       	out	0x3d, r28	; 61
    540e:	df 91       	pop	r29
    5410:	cf 91       	pop	r28
    5412:	08 95       	ret

00005414 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    5414:	cf 93       	push	r28
    5416:	df 93       	push	r29
    5418:	00 d0       	rcall	.+0      	; 0x541a <SYS_TimerStarted+0x6>
    541a:	00 d0       	rcall	.+0      	; 0x541c <SYS_TimerStarted+0x8>
    541c:	cd b7       	in	r28, 0x3d	; 61
    541e:	de b7       	in	r29, 0x3e	; 62
    5420:	9c 83       	std	Y+4, r25	; 0x04
    5422:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5424:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    5428:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    542c:	9a 83       	std	Y+2, r25	; 0x02
    542e:	89 83       	std	Y+1, r24	; 0x01
    5430:	10 c0       	rjmp	.+32     	; 0x5452 <SYS_TimerStarted+0x3e>
		if (t == timer) {
    5432:	29 81       	ldd	r18, Y+1	; 0x01
    5434:	3a 81       	ldd	r19, Y+2	; 0x02
    5436:	8b 81       	ldd	r24, Y+3	; 0x03
    5438:	9c 81       	ldd	r25, Y+4	; 0x04
    543a:	28 17       	cp	r18, r24
    543c:	39 07       	cpc	r19, r25
    543e:	11 f4       	brne	.+4      	; 0x5444 <SYS_TimerStarted+0x30>
			return true;
    5440:	81 e0       	ldi	r24, 0x01	; 1
    5442:	0c c0       	rjmp	.+24     	; 0x545c <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5444:	89 81       	ldd	r24, Y+1	; 0x01
    5446:	9a 81       	ldd	r25, Y+2	; 0x02
    5448:	fc 01       	movw	r30, r24
    544a:	80 81       	ld	r24, Z
    544c:	91 81       	ldd	r25, Z+1	; 0x01
    544e:	9a 83       	std	Y+2, r25	; 0x02
    5450:	89 83       	std	Y+1, r24	; 0x01
    5452:	89 81       	ldd	r24, Y+1	; 0x01
    5454:	9a 81       	ldd	r25, Y+2	; 0x02
    5456:	89 2b       	or	r24, r25
    5458:	61 f7       	brne	.-40     	; 0x5432 <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    545a:	80 e0       	ldi	r24, 0x00	; 0
}
    545c:	0f 90       	pop	r0
    545e:	0f 90       	pop	r0
    5460:	0f 90       	pop	r0
    5462:	0f 90       	pop	r0
    5464:	df 91       	pop	r29
    5466:	cf 91       	pop	r28
    5468:	08 95       	ret

0000546a <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    546a:	ef 92       	push	r14
    546c:	ff 92       	push	r15
    546e:	0f 93       	push	r16
    5470:	1f 93       	push	r17
    5472:	cf 93       	push	r28
    5474:	df 93       	push	r29
    5476:	cd b7       	in	r28, 0x3d	; 61
    5478:	de b7       	in	r29, 0x3e	; 62
    547a:	28 97       	sbiw	r28, 0x08	; 8
    547c:	0f b6       	in	r0, 0x3f	; 63
    547e:	f8 94       	cli
    5480:	de bf       	out	0x3e, r29	; 62
    5482:	0f be       	out	0x3f, r0	; 63
    5484:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    5486:	80 91 68 3a 	lds	r24, 0x3A68	; 0x803a68 <SysTimerIrqCount>
    548a:	88 23       	and	r24, r24
    548c:	09 f4       	brne	.+2      	; 0x5490 <SYS_TimerTaskHandler+0x26>
    548e:	a2 c0       	rjmp	.+324    	; 0x55d4 <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    5490:	0e 94 43 29 	call	0x5286	; 0x5286 <cpu_irq_save>
    5494:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    5496:	80 91 68 3a 	lds	r24, 0x3A68	; 0x803a68 <SysTimerIrqCount>
    549a:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    549c:	10 92 68 3a 	sts	0x3A68, r1	; 0x803a68 <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    54a0:	8d 81       	ldd	r24, Y+5	; 0x05
    54a2:	0e 94 53 29 	call	0x52a6	; 0x52a6 <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    54a6:	8e 81       	ldd	r24, Y+6	; 0x06
    54a8:	88 2f       	mov	r24, r24
    54aa:	90 e0       	ldi	r25, 0x00	; 0
    54ac:	a0 e0       	ldi	r26, 0x00	; 0
    54ae:	b0 e0       	ldi	r27, 0x00	; 0
    54b0:	88 0f       	add	r24, r24
    54b2:	99 1f       	adc	r25, r25
    54b4:	aa 1f       	adc	r26, r26
    54b6:	bb 1f       	adc	r27, r27
    54b8:	9c 01       	movw	r18, r24
    54ba:	ad 01       	movw	r20, r26
    54bc:	22 0f       	add	r18, r18
    54be:	33 1f       	adc	r19, r19
    54c0:	44 1f       	adc	r20, r20
    54c2:	55 1f       	adc	r21, r21
    54c4:	22 0f       	add	r18, r18
    54c6:	33 1f       	adc	r19, r19
    54c8:	44 1f       	adc	r20, r20
    54ca:	55 1f       	adc	r21, r21
    54cc:	82 0f       	add	r24, r18
    54ce:	93 1f       	adc	r25, r19
    54d0:	a4 1f       	adc	r26, r20
    54d2:	b5 1f       	adc	r27, r21
    54d4:	89 83       	std	Y+1, r24	; 0x01
    54d6:	9a 83       	std	Y+2, r25	; 0x02
    54d8:	ab 83       	std	Y+3, r26	; 0x03
    54da:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    54dc:	3d c0       	rjmp	.+122    	; 0x5558 <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    54de:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    54e2:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    54e6:	98 87       	std	Y+8, r25	; 0x08
    54e8:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    54ea:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    54ee:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    54f2:	fc 01       	movw	r30, r24
    54f4:	82 81       	ldd	r24, Z+2	; 0x02
    54f6:	93 81       	ldd	r25, Z+3	; 0x03
    54f8:	a4 81       	ldd	r26, Z+4	; 0x04
    54fa:	b5 81       	ldd	r27, Z+5	; 0x05
    54fc:	29 81       	ldd	r18, Y+1	; 0x01
    54fe:	3a 81       	ldd	r19, Y+2	; 0x02
    5500:	4b 81       	ldd	r20, Y+3	; 0x03
    5502:	5c 81       	ldd	r21, Y+4	; 0x04
    5504:	79 01       	movw	r14, r18
    5506:	8a 01       	movw	r16, r20
    5508:	e8 1a       	sub	r14, r24
    550a:	f9 0a       	sbc	r15, r25
    550c:	0a 0b       	sbc	r16, r26
    550e:	1b 0b       	sbc	r17, r27
    5510:	d8 01       	movw	r26, r16
    5512:	c7 01       	movw	r24, r14
    5514:	89 83       	std	Y+1, r24	; 0x01
    5516:	9a 83       	std	Y+2, r25	; 0x02
    5518:	ab 83       	std	Y+3, r26	; 0x03
    551a:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    551c:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    5520:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5524:	fc 01       	movw	r30, r24
    5526:	80 81       	ld	r24, Z
    5528:	91 81       	ldd	r25, Z+1	; 0x01
    552a:	90 93 8b 0f 	sts	0x0F8B, r25	; 0x800f8b <timers+0x1>
    552e:	80 93 8a 0f 	sts	0x0F8A, r24	; 0x800f8a <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    5532:	8f 81       	ldd	r24, Y+7	; 0x07
    5534:	98 85       	ldd	r25, Y+8	; 0x08
    5536:	fc 01       	movw	r30, r24
    5538:	82 85       	ldd	r24, Z+10	; 0x0a
    553a:	81 30       	cpi	r24, 0x01	; 1
    553c:	21 f4       	brne	.+8      	; 0x5546 <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    553e:	8f 81       	ldd	r24, Y+7	; 0x07
    5540:	98 85       	ldd	r25, Y+8	; 0x08
    5542:	0e 94 f8 2a 	call	0x55f0	; 0x55f0 <placeTimer>
		}

		timer->handler(timer);
    5546:	8f 81       	ldd	r24, Y+7	; 0x07
    5548:	98 85       	ldd	r25, Y+8	; 0x08
    554a:	fc 01       	movw	r30, r24
    554c:	23 85       	ldd	r18, Z+11	; 0x0b
    554e:	34 85       	ldd	r19, Z+12	; 0x0c
    5550:	8f 81       	ldd	r24, Y+7	; 0x07
    5552:	98 85       	ldd	r25, Y+8	; 0x08
    5554:	f9 01       	movw	r30, r18
    5556:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    5558:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    555c:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5560:	89 2b       	or	r24, r25
    5562:	99 f0       	breq	.+38     	; 0x558a <SYS_TimerTaskHandler+0x120>
    5564:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    5568:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    556c:	fc 01       	movw	r30, r24
    556e:	22 81       	ldd	r18, Z+2	; 0x02
    5570:	33 81       	ldd	r19, Z+3	; 0x03
    5572:	44 81       	ldd	r20, Z+4	; 0x04
    5574:	55 81       	ldd	r21, Z+5	; 0x05
    5576:	89 81       	ldd	r24, Y+1	; 0x01
    5578:	9a 81       	ldd	r25, Y+2	; 0x02
    557a:	ab 81       	ldd	r26, Y+3	; 0x03
    557c:	bc 81       	ldd	r27, Y+4	; 0x04
    557e:	82 17       	cp	r24, r18
    5580:	93 07       	cpc	r25, r19
    5582:	a4 07       	cpc	r26, r20
    5584:	b5 07       	cpc	r27, r21
    5586:	08 f0       	brcs	.+2      	; 0x558a <SYS_TimerTaskHandler+0x120>
    5588:	aa cf       	rjmp	.-172    	; 0x54de <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    558a:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    558e:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5592:	89 2b       	or	r24, r25
    5594:	01 f1       	breq	.+64     	; 0x55d6 <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    5596:	60 91 8a 0f 	lds	r22, 0x0F8A	; 0x800f8a <timers>
    559a:	70 91 8b 0f 	lds	r23, 0x0F8B	; 0x800f8b <timers+0x1>
    559e:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    55a2:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    55a6:	fc 01       	movw	r30, r24
    55a8:	22 81       	ldd	r18, Z+2	; 0x02
    55aa:	33 81       	ldd	r19, Z+3	; 0x03
    55ac:	44 81       	ldd	r20, Z+4	; 0x04
    55ae:	55 81       	ldd	r21, Z+5	; 0x05
    55b0:	89 81       	ldd	r24, Y+1	; 0x01
    55b2:	9a 81       	ldd	r25, Y+2	; 0x02
    55b4:	ab 81       	ldd	r26, Y+3	; 0x03
    55b6:	bc 81       	ldd	r27, Y+4	; 0x04
    55b8:	79 01       	movw	r14, r18
    55ba:	8a 01       	movw	r16, r20
    55bc:	e8 1a       	sub	r14, r24
    55be:	f9 0a       	sbc	r15, r25
    55c0:	0a 0b       	sbc	r16, r26
    55c2:	1b 0b       	sbc	r17, r27
    55c4:	d8 01       	movw	r26, r16
    55c6:	c7 01       	movw	r24, r14
    55c8:	fb 01       	movw	r30, r22
    55ca:	82 83       	std	Z+2, r24	; 0x02
    55cc:	93 83       	std	Z+3, r25	; 0x03
    55ce:	a4 83       	std	Z+4, r26	; 0x04
    55d0:	b5 83       	std	Z+5, r27	; 0x05
    55d2:	01 c0       	rjmp	.+2      	; 0x55d6 <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    55d4:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    55d6:	28 96       	adiw	r28, 0x08	; 8
    55d8:	0f b6       	in	r0, 0x3f	; 63
    55da:	f8 94       	cli
    55dc:	de bf       	out	0x3e, r29	; 62
    55de:	0f be       	out	0x3f, r0	; 63
    55e0:	cd bf       	out	0x3d, r28	; 61
    55e2:	df 91       	pop	r29
    55e4:	cf 91       	pop	r28
    55e6:	1f 91       	pop	r17
    55e8:	0f 91       	pop	r16
    55ea:	ff 90       	pop	r15
    55ec:	ef 90       	pop	r14
    55ee:	08 95       	ret

000055f0 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    55f0:	ef 92       	push	r14
    55f2:	ff 92       	push	r15
    55f4:	0f 93       	push	r16
    55f6:	1f 93       	push	r17
    55f8:	cf 93       	push	r28
    55fa:	df 93       	push	r29
    55fc:	cd b7       	in	r28, 0x3d	; 61
    55fe:	de b7       	in	r29, 0x3e	; 62
    5600:	2a 97       	sbiw	r28, 0x0a	; 10
    5602:	0f b6       	in	r0, 0x3f	; 63
    5604:	f8 94       	cli
    5606:	de bf       	out	0x3e, r29	; 62
    5608:	0f be       	out	0x3f, r0	; 63
    560a:	cd bf       	out	0x3d, r28	; 61
    560c:	9a 87       	std	Y+10, r25	; 0x0a
    560e:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    5610:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    5614:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5618:	89 2b       	or	r24, r25
    561a:	09 f4       	brne	.+2      	; 0x561e <placeTimer+0x2e>
    561c:	97 c0       	rjmp	.+302    	; 0x574c <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    561e:	1a 82       	std	Y+2, r1	; 0x02
    5620:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    5622:	89 85       	ldd	r24, Y+9	; 0x09
    5624:	9a 85       	ldd	r25, Y+10	; 0x0a
    5626:	fc 01       	movw	r30, r24
    5628:	86 81       	ldd	r24, Z+6	; 0x06
    562a:	97 81       	ldd	r25, Z+7	; 0x07
    562c:	a0 85       	ldd	r26, Z+8	; 0x08
    562e:	b1 85       	ldd	r27, Z+9	; 0x09
    5630:	8b 83       	std	Y+3, r24	; 0x03
    5632:	9c 83       	std	Y+4, r25	; 0x04
    5634:	ad 83       	std	Y+5, r26	; 0x05
    5636:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    5638:	80 91 8a 0f 	lds	r24, 0x0F8A	; 0x800f8a <timers>
    563c:	90 91 8b 0f 	lds	r25, 0x0F8B	; 0x800f8b <timers+0x1>
    5640:	98 87       	std	Y+8, r25	; 0x08
    5642:	8f 83       	std	Y+7, r24	; 0x07
    5644:	4d c0       	rjmp	.+154    	; 0x56e0 <placeTimer+0xf0>
			if (timeout < t->timeout) {
    5646:	8f 81       	ldd	r24, Y+7	; 0x07
    5648:	98 85       	ldd	r25, Y+8	; 0x08
    564a:	fc 01       	movw	r30, r24
    564c:	22 81       	ldd	r18, Z+2	; 0x02
    564e:	33 81       	ldd	r19, Z+3	; 0x03
    5650:	44 81       	ldd	r20, Z+4	; 0x04
    5652:	55 81       	ldd	r21, Z+5	; 0x05
    5654:	8b 81       	ldd	r24, Y+3	; 0x03
    5656:	9c 81       	ldd	r25, Y+4	; 0x04
    5658:	ad 81       	ldd	r26, Y+5	; 0x05
    565a:	be 81       	ldd	r27, Y+6	; 0x06
    565c:	82 17       	cp	r24, r18
    565e:	93 07       	cpc	r25, r19
    5660:	a4 07       	cpc	r26, r20
    5662:	b5 07       	cpc	r27, r21
    5664:	d8 f4       	brcc	.+54     	; 0x569c <placeTimer+0xac>
				t->timeout -= timeout;
    5666:	8f 81       	ldd	r24, Y+7	; 0x07
    5668:	98 85       	ldd	r25, Y+8	; 0x08
    566a:	fc 01       	movw	r30, r24
    566c:	22 81       	ldd	r18, Z+2	; 0x02
    566e:	33 81       	ldd	r19, Z+3	; 0x03
    5670:	44 81       	ldd	r20, Z+4	; 0x04
    5672:	55 81       	ldd	r21, Z+5	; 0x05
    5674:	8b 81       	ldd	r24, Y+3	; 0x03
    5676:	9c 81       	ldd	r25, Y+4	; 0x04
    5678:	ad 81       	ldd	r26, Y+5	; 0x05
    567a:	be 81       	ldd	r27, Y+6	; 0x06
    567c:	79 01       	movw	r14, r18
    567e:	8a 01       	movw	r16, r20
    5680:	e8 1a       	sub	r14, r24
    5682:	f9 0a       	sbc	r15, r25
    5684:	0a 0b       	sbc	r16, r26
    5686:	1b 0b       	sbc	r17, r27
    5688:	d8 01       	movw	r26, r16
    568a:	c7 01       	movw	r24, r14
    568c:	2f 81       	ldd	r18, Y+7	; 0x07
    568e:	38 85       	ldd	r19, Y+8	; 0x08
    5690:	f9 01       	movw	r30, r18
    5692:	82 83       	std	Z+2, r24	; 0x02
    5694:	93 83       	std	Z+3, r25	; 0x03
    5696:	a4 83       	std	Z+4, r26	; 0x04
    5698:	b5 83       	std	Z+5, r27	; 0x05
				break;
    569a:	27 c0       	rjmp	.+78     	; 0x56ea <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    569c:	8f 81       	ldd	r24, Y+7	; 0x07
    569e:	98 85       	ldd	r25, Y+8	; 0x08
    56a0:	fc 01       	movw	r30, r24
    56a2:	82 81       	ldd	r24, Z+2	; 0x02
    56a4:	93 81       	ldd	r25, Z+3	; 0x03
    56a6:	a4 81       	ldd	r26, Z+4	; 0x04
    56a8:	b5 81       	ldd	r27, Z+5	; 0x05
    56aa:	2b 81       	ldd	r18, Y+3	; 0x03
    56ac:	3c 81       	ldd	r19, Y+4	; 0x04
    56ae:	4d 81       	ldd	r20, Y+5	; 0x05
    56b0:	5e 81       	ldd	r21, Y+6	; 0x06
    56b2:	79 01       	movw	r14, r18
    56b4:	8a 01       	movw	r16, r20
    56b6:	e8 1a       	sub	r14, r24
    56b8:	f9 0a       	sbc	r15, r25
    56ba:	0a 0b       	sbc	r16, r26
    56bc:	1b 0b       	sbc	r17, r27
    56be:	d8 01       	movw	r26, r16
    56c0:	c7 01       	movw	r24, r14
    56c2:	8b 83       	std	Y+3, r24	; 0x03
    56c4:	9c 83       	std	Y+4, r25	; 0x04
    56c6:	ad 83       	std	Y+5, r26	; 0x05
    56c8:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    56ca:	8f 81       	ldd	r24, Y+7	; 0x07
    56cc:	98 85       	ldd	r25, Y+8	; 0x08
    56ce:	9a 83       	std	Y+2, r25	; 0x02
    56d0:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    56d2:	8f 81       	ldd	r24, Y+7	; 0x07
    56d4:	98 85       	ldd	r25, Y+8	; 0x08
    56d6:	fc 01       	movw	r30, r24
    56d8:	80 81       	ld	r24, Z
    56da:	91 81       	ldd	r25, Z+1	; 0x01
    56dc:	98 87       	std	Y+8, r25	; 0x08
    56de:	8f 83       	std	Y+7, r24	; 0x07
    56e0:	8f 81       	ldd	r24, Y+7	; 0x07
    56e2:	98 85       	ldd	r25, Y+8	; 0x08
    56e4:	89 2b       	or	r24, r25
    56e6:	09 f0       	breq	.+2      	; 0x56ea <placeTimer+0xfa>
    56e8:	ae cf       	rjmp	.-164    	; 0x5646 <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    56ea:	29 85       	ldd	r18, Y+9	; 0x09
    56ec:	3a 85       	ldd	r19, Y+10	; 0x0a
    56ee:	8b 81       	ldd	r24, Y+3	; 0x03
    56f0:	9c 81       	ldd	r25, Y+4	; 0x04
    56f2:	ad 81       	ldd	r26, Y+5	; 0x05
    56f4:	be 81       	ldd	r27, Y+6	; 0x06
    56f6:	f9 01       	movw	r30, r18
    56f8:	82 83       	std	Z+2, r24	; 0x02
    56fa:	93 83       	std	Z+3, r25	; 0x03
    56fc:	a4 83       	std	Z+4, r26	; 0x04
    56fe:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    5700:	89 81       	ldd	r24, Y+1	; 0x01
    5702:	9a 81       	ldd	r25, Y+2	; 0x02
    5704:	89 2b       	or	r24, r25
    5706:	91 f0       	breq	.+36     	; 0x572c <placeTimer+0x13c>
			timer->next = prev->next;
    5708:	89 81       	ldd	r24, Y+1	; 0x01
    570a:	9a 81       	ldd	r25, Y+2	; 0x02
    570c:	fc 01       	movw	r30, r24
    570e:	20 81       	ld	r18, Z
    5710:	31 81       	ldd	r19, Z+1	; 0x01
    5712:	89 85       	ldd	r24, Y+9	; 0x09
    5714:	9a 85       	ldd	r25, Y+10	; 0x0a
    5716:	fc 01       	movw	r30, r24
    5718:	31 83       	std	Z+1, r19	; 0x01
    571a:	20 83       	st	Z, r18
			prev->next = timer;
    571c:	89 81       	ldd	r24, Y+1	; 0x01
    571e:	9a 81       	ldd	r25, Y+2	; 0x02
    5720:	29 85       	ldd	r18, Y+9	; 0x09
    5722:	3a 85       	ldd	r19, Y+10	; 0x0a
    5724:	fc 01       	movw	r30, r24
    5726:	31 83       	std	Z+1, r19	; 0x01
    5728:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    572a:	29 c0       	rjmp	.+82     	; 0x577e <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    572c:	20 91 8a 0f 	lds	r18, 0x0F8A	; 0x800f8a <timers>
    5730:	30 91 8b 0f 	lds	r19, 0x0F8B	; 0x800f8b <timers+0x1>
    5734:	89 85       	ldd	r24, Y+9	; 0x09
    5736:	9a 85       	ldd	r25, Y+10	; 0x0a
    5738:	fc 01       	movw	r30, r24
    573a:	31 83       	std	Z+1, r19	; 0x01
    573c:	20 83       	st	Z, r18
			timers = timer;
    573e:	89 85       	ldd	r24, Y+9	; 0x09
    5740:	9a 85       	ldd	r25, Y+10	; 0x0a
    5742:	90 93 8b 0f 	sts	0x0F8B, r25	; 0x800f8b <timers+0x1>
    5746:	80 93 8a 0f 	sts	0x0F8A, r24	; 0x800f8a <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    574a:	19 c0       	rjmp	.+50     	; 0x577e <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    574c:	89 85       	ldd	r24, Y+9	; 0x09
    574e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5750:	fc 01       	movw	r30, r24
    5752:	11 82       	std	Z+1, r1	; 0x01
    5754:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    5756:	89 85       	ldd	r24, Y+9	; 0x09
    5758:	9a 85       	ldd	r25, Y+10	; 0x0a
    575a:	fc 01       	movw	r30, r24
    575c:	86 81       	ldd	r24, Z+6	; 0x06
    575e:	97 81       	ldd	r25, Z+7	; 0x07
    5760:	a0 85       	ldd	r26, Z+8	; 0x08
    5762:	b1 85       	ldd	r27, Z+9	; 0x09
    5764:	29 85       	ldd	r18, Y+9	; 0x09
    5766:	3a 85       	ldd	r19, Y+10	; 0x0a
    5768:	f9 01       	movw	r30, r18
    576a:	82 83       	std	Z+2, r24	; 0x02
    576c:	93 83       	std	Z+3, r25	; 0x03
    576e:	a4 83       	std	Z+4, r26	; 0x04
    5770:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    5772:	89 85       	ldd	r24, Y+9	; 0x09
    5774:	9a 85       	ldd	r25, Y+10	; 0x0a
    5776:	90 93 8b 0f 	sts	0x0F8B, r25	; 0x800f8b <timers+0x1>
    577a:	80 93 8a 0f 	sts	0x0F8A, r24	; 0x800f8a <timers>
	}
}
    577e:	00 00       	nop
    5780:	2a 96       	adiw	r28, 0x0a	; 10
    5782:	0f b6       	in	r0, 0x3f	; 63
    5784:	f8 94       	cli
    5786:	de bf       	out	0x3e, r29	; 62
    5788:	0f be       	out	0x3f, r0	; 63
    578a:	cd bf       	out	0x3d, r28	; 61
    578c:	df 91       	pop	r29
    578e:	cf 91       	pop	r28
    5790:	1f 91       	pop	r17
    5792:	0f 91       	pop	r16
    5794:	ff 90       	pop	r15
    5796:	ef 90       	pop	r14
    5798:	08 95       	ret

0000579a <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    579a:	cf 93       	push	r28
    579c:	df 93       	push	r29
    579e:	cd b7       	in	r28, 0x3d	; 61
    57a0:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    57a2:	80 91 68 3a 	lds	r24, 0x3A68	; 0x803a68 <SysTimerIrqCount>
    57a6:	8f 5f       	subi	r24, 0xFF	; 255
    57a8:	80 93 68 3a 	sts	0x3A68, r24	; 0x803a68 <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    57ac:	80 e1       	ldi	r24, 0x10	; 16
    57ae:	97 e2       	ldi	r25, 0x27	; 39
    57b0:	0e 94 ea 50 	call	0xa1d4	; 0xa1d4 <common_tc_delay>
}
    57b4:	00 00       	nop
    57b6:	df 91       	pop	r29
    57b8:	cf 91       	pop	r28
    57ba:	08 95       	ret

000057bc <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    57bc:	cf 93       	push	r28
    57be:	df 93       	push	r29
    57c0:	1f 92       	push	r1
    57c2:	cd b7       	in	r28, 0x3d	; 61
    57c4:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    57c6:	8f e5       	ldi	r24, 0x5F	; 95
    57c8:	90 e0       	ldi	r25, 0x00	; 0
    57ca:	fc 01       	movw	r30, r24
    57cc:	80 81       	ld	r24, Z
    57ce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    57d0:	f8 94       	cli
	return flags;
    57d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    57d4:	0f 90       	pop	r0
    57d6:	df 91       	pop	r29
    57d8:	cf 91       	pop	r28
    57da:	08 95       	ret

000057dc <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    57dc:	cf 93       	push	r28
    57de:	df 93       	push	r29
    57e0:	1f 92       	push	r1
    57e2:	cd b7       	in	r28, 0x3d	; 61
    57e4:	de b7       	in	r29, 0x3e	; 62
    57e6:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    57e8:	8f e5       	ldi	r24, 0x5F	; 95
    57ea:	90 e0       	ldi	r25, 0x00	; 0
    57ec:	29 81       	ldd	r18, Y+1	; 0x01
    57ee:	fc 01       	movw	r30, r24
    57f0:	20 83       	st	Z, r18
}
    57f2:	00 00       	nop
    57f4:	0f 90       	pop	r0
    57f6:	df 91       	pop	r29
    57f8:	cf 91       	pop	r28
    57fa:	08 95       	ret

000057fc <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    57fc:	cf 93       	push	r28
    57fe:	df 93       	push	r29
    5800:	cd b7       	in	r28, 0x3d	; 61
    5802:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    5804:	80 e0       	ldi	r24, 0x00	; 0
    5806:	94 e2       	ldi	r25, 0x24	; 36
    5808:	a4 ef       	ldi	r26, 0xF4	; 244
    580a:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    580c:	bc 01       	movw	r22, r24
    580e:	cd 01       	movw	r24, r26
    5810:	df 91       	pop	r29
    5812:	cf 91       	pop	r28
    5814:	08 95       	ret

00005816 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    5816:	cf 93       	push	r28
    5818:	df 93       	push	r29
    581a:	cd b7       	in	r28, 0x3d	; 61
    581c:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    581e:	0e 94 fe 2b 	call	0x57fc	; 0x57fc <sysclk_get_main_hz>
    5822:	dc 01       	movw	r26, r24
    5824:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    5826:	bc 01       	movw	r22, r24
    5828:	cd 01       	movw	r24, r26
    582a:	df 91       	pop	r29
    582c:	cf 91       	pop	r28
    582e:	08 95       	ret

00005830 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    5830:	cf 93       	push	r28
    5832:	df 93       	push	r29
    5834:	00 d0       	rcall	.+0      	; 0x5836 <sysclk_get_peripheral_bus_hz+0x6>
    5836:	cd b7       	in	r28, 0x3d	; 61
    5838:	de b7       	in	r29, 0x3e	; 62
    583a:	9a 83       	std	Y+2, r25	; 0x02
    583c:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    583e:	89 81       	ldd	r24, Y+1	; 0x01
    5840:	9a 81       	ldd	r25, Y+2	; 0x02
    5842:	89 2b       	or	r24, r25
    5844:	21 f4       	brne	.+8      	; 0x584e <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    5846:	80 e0       	ldi	r24, 0x00	; 0
    5848:	90 e0       	ldi	r25, 0x00	; 0
    584a:	dc 01       	movw	r26, r24
    584c:	a3 c0       	rjmp	.+326    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    584e:	89 81       	ldd	r24, Y+1	; 0x01
    5850:	9a 81       	ldd	r25, Y+2	; 0x02
    5852:	88 37       	cpi	r24, 0x78	; 120
    5854:	91 05       	cpc	r25, r1
    5856:	29 f4       	brne	.+10     	; 0x5862 <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    5858:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    585c:	dc 01       	movw	r26, r24
    585e:	cb 01       	movw	r24, r22
    5860:	99 c0       	rjmp	.+306    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    5862:	89 81       	ldd	r24, Y+1	; 0x01
    5864:	9a 81       	ldd	r25, Y+2	; 0x02
    5866:	80 3c       	cpi	r24, 0xC0	; 192
    5868:	91 05       	cpc	r25, r1
    586a:	29 f4       	brne	.+10     	; 0x5876 <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    586c:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5870:	dc 01       	movw	r26, r24
    5872:	cb 01       	movw	r24, r22
    5874:	8f c0       	rjmp	.+286    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    5876:	89 81       	ldd	r24, Y+1	; 0x01
    5878:	9a 81       	ldd	r25, Y+2	; 0x02
    587a:	8c 34       	cpi	r24, 0x4C	; 76
    587c:	91 05       	cpc	r25, r1
    587e:	29 f4       	brne	.+10     	; 0x588a <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    5880:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5884:	dc 01       	movw	r26, r24
    5886:	cb 01       	movw	r24, r22
    5888:	85 c0       	rjmp	.+266    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    588a:	89 81       	ldd	r24, Y+1	; 0x01
    588c:	9a 81       	ldd	r25, Y+2	; 0x02
    588e:	80 38       	cpi	r24, 0x80	; 128
    5890:	91 05       	cpc	r25, r1
    5892:	29 f4       	brne	.+10     	; 0x589e <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    5894:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5898:	dc 01       	movw	r26, r24
    589a:	cb 01       	movw	r24, r22
    589c:	7b c0       	rjmp	.+246    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    589e:	89 81       	ldd	r24, Y+1	; 0x01
    58a0:	9a 81       	ldd	r25, Y+2	; 0x02
    58a2:	84 34       	cpi	r24, 0x44	; 68
    58a4:	91 05       	cpc	r25, r1
    58a6:	29 f4       	brne	.+10     	; 0x58b2 <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    58a8:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    58ac:	dc 01       	movw	r26, r24
    58ae:	cb 01       	movw	r24, r22
    58b0:	71 c0       	rjmp	.+226    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    58b2:	89 81       	ldd	r24, Y+1	; 0x01
    58b4:	9a 81       	ldd	r25, Y+2	; 0x02
    58b6:	80 3b       	cpi	r24, 0xB0	; 176
    58b8:	91 05       	cpc	r25, r1
    58ba:	29 f4       	brne	.+10     	; 0x58c6 <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    58bc:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    58c0:	dc 01       	movw	r26, r24
    58c2:	cb 01       	movw	r24, r22
    58c4:	67 c0       	rjmp	.+206    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    58c6:	89 81       	ldd	r24, Y+1	; 0x01
    58c8:	9a 81       	ldd	r25, Y+2	; 0x02
    58ca:	80 3c       	cpi	r24, 0xC0	; 192
    58cc:	91 05       	cpc	r25, r1
    58ce:	29 f4       	brne	.+10     	; 0x58da <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    58d0:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    58d4:	dc 01       	movw	r26, r24
    58d6:	cb 01       	movw	r24, r22
    58d8:	5d c0       	rjmp	.+186    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    58da:	89 81       	ldd	r24, Y+1	; 0x01
    58dc:	9a 81       	ldd	r25, Y+2	; 0x02
    58de:	88 3b       	cpi	r24, 0xB8	; 184
    58e0:	91 05       	cpc	r25, r1
    58e2:	29 f4       	brne	.+10     	; 0x58ee <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    58e4:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    58e8:	dc 01       	movw	r26, r24
    58ea:	cb 01       	movw	r24, r22
    58ec:	53 c0       	rjmp	.+166    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    58ee:	89 81       	ldd	r24, Y+1	; 0x01
    58f0:	9a 81       	ldd	r25, Y+2	; 0x02
    58f2:	80 39       	cpi	r24, 0x90	; 144
    58f4:	91 05       	cpc	r25, r1
    58f6:	29 f4       	brne	.+10     	; 0x5902 <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    58f8:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    58fc:	dc 01       	movw	r26, r24
    58fe:	cb 01       	movw	r24, r22
    5900:	49 c0       	rjmp	.+146    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    5902:	89 81       	ldd	r24, Y+1	; 0x01
    5904:	9a 81       	ldd	r25, Y+2	; 0x02
    5906:	80 3a       	cpi	r24, 0xA0	; 160
    5908:	91 05       	cpc	r25, r1
    590a:	29 f4       	brne	.+10     	; 0x5916 <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    590c:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5910:	dc 01       	movw	r26, r24
    5912:	cb 01       	movw	r24, r22
    5914:	3f c0       	rjmp	.+126    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    5916:	89 81       	ldd	r24, Y+1	; 0x01
    5918:	9a 81       	ldd	r25, Y+2	; 0x02
    591a:	80 32       	cpi	r24, 0x20	; 32
    591c:	91 40       	sbci	r25, 0x01	; 1
    591e:	29 f4       	brne	.+10     	; 0x592a <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    5920:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5924:	dc 01       	movw	r26, r24
    5926:	cb 01       	movw	r24, r22
    5928:	35 c0       	rjmp	.+106    	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    592a:	89 81       	ldd	r24, Y+1	; 0x01
    592c:	9a 81       	ldd	r25, Y+2	; 0x02
    592e:	83 34       	cpi	r24, 0x43	; 67
    5930:	91 40       	sbci	r25, 0x01	; 1
    5932:	29 f4       	brne	.+10     	; 0x593e <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    5934:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5938:	dc 01       	movw	r26, r24
    593a:	cb 01       	movw	r24, r22
    593c:	2b c0       	rjmp	.+86     	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    593e:	89 81       	ldd	r24, Y+1	; 0x01
    5940:	9a 81       	ldd	r25, Y+2	; 0x02
    5942:	85 33       	cpi	r24, 0x35	; 53
    5944:	91 40       	sbci	r25, 0x01	; 1
    5946:	29 f4       	brne	.+10     	; 0x5952 <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    5948:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    594c:	dc 01       	movw	r26, r24
    594e:	cb 01       	movw	r24, r22
    5950:	21 c0       	rjmp	.+66     	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    5952:	89 81       	ldd	r24, Y+1	; 0x01
    5954:	9a 81       	ldd	r25, Y+2	; 0x02
    5956:	84 33       	cpi	r24, 0x34	; 52
    5958:	91 40       	sbci	r25, 0x01	; 1
    595a:	29 f4       	brne	.+10     	; 0x5966 <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    595c:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5960:	dc 01       	movw	r26, r24
    5962:	cb 01       	movw	r24, r22
    5964:	17 c0       	rjmp	.+46     	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    5966:	89 81       	ldd	r24, Y+1	; 0x01
    5968:	9a 81       	ldd	r25, Y+2	; 0x02
    596a:	83 33       	cpi	r24, 0x33	; 51
    596c:	91 40       	sbci	r25, 0x01	; 1
    596e:	29 f4       	brne	.+10     	; 0x597a <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    5970:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5974:	dc 01       	movw	r26, r24
    5976:	cb 01       	movw	r24, r22
    5978:	0d c0       	rjmp	.+26     	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    597a:	89 81       	ldd	r24, Y+1	; 0x01
    597c:	9a 81       	ldd	r25, Y+2	; 0x02
    597e:	82 33       	cpi	r24, 0x32	; 50
    5980:	91 40       	sbci	r25, 0x01	; 1
    5982:	29 f4       	brne	.+10     	; 0x598e <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    5984:	0e 94 0b 2c 	call	0x5816	; 0x5816 <sysclk_get_source_clock_hz>
    5988:	dc 01       	movw	r26, r24
    598a:	cb 01       	movw	r24, r22
    598c:	03 c0       	rjmp	.+6      	; 0x5994 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    598e:	80 e0       	ldi	r24, 0x00	; 0
    5990:	90 e0       	ldi	r25, 0x00	; 0
    5992:	dc 01       	movw	r26, r24
	}
}
    5994:	bc 01       	movw	r22, r24
    5996:	cd 01       	movw	r24, r26
    5998:	0f 90       	pop	r0
    599a:	0f 90       	pop	r0
    599c:	df 91       	pop	r29
    599e:	cf 91       	pop	r28
    59a0:	08 95       	ret

000059a2 <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    59a2:	cf 93       	push	r28
    59a4:	df 93       	push	r29
    59a6:	00 d0       	rcall	.+0      	; 0x59a8 <tc_write_clock_source+0x6>
    59a8:	1f 92       	push	r1
    59aa:	cd b7       	in	r28, 0x3d	; 61
    59ac:	de b7       	in	r29, 0x3e	; 62
    59ae:	9a 83       	std	Y+2, r25	; 0x02
    59b0:	89 83       	std	Y+1, r24	; 0x01
    59b2:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    59b4:	89 81       	ldd	r24, Y+1	; 0x01
    59b6:	9a 81       	ldd	r25, Y+2	; 0x02
    59b8:	80 38       	cpi	r24, 0x80	; 128
    59ba:	91 05       	cpc	r25, r1
    59bc:	59 f4       	brne	.+22     	; 0x59d4 <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    59be:	81 e8       	ldi	r24, 0x81	; 129
    59c0:	90 e0       	ldi	r25, 0x00	; 0
    59c2:	21 e8       	ldi	r18, 0x81	; 129
    59c4:	30 e0       	ldi	r19, 0x00	; 0
    59c6:	f9 01       	movw	r30, r18
    59c8:	30 81       	ld	r19, Z
    59ca:	2b 81       	ldd	r18, Y+3	; 0x03
    59cc:	23 2b       	or	r18, r19
    59ce:	fc 01       	movw	r30, r24
    59d0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    59d2:	2f c0       	rjmp	.+94     	; 0x5a32 <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    59d4:	89 81       	ldd	r24, Y+1	; 0x01
    59d6:	9a 81       	ldd	r25, Y+2	; 0x02
    59d8:	80 39       	cpi	r24, 0x90	; 144
    59da:	91 05       	cpc	r25, r1
    59dc:	59 f4       	brne	.+22     	; 0x59f4 <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    59de:	81 e9       	ldi	r24, 0x91	; 145
    59e0:	90 e0       	ldi	r25, 0x00	; 0
    59e2:	21 e9       	ldi	r18, 0x91	; 145
    59e4:	30 e0       	ldi	r19, 0x00	; 0
    59e6:	f9 01       	movw	r30, r18
    59e8:	30 81       	ld	r19, Z
    59ea:	2b 81       	ldd	r18, Y+3	; 0x03
    59ec:	23 2b       	or	r18, r19
    59ee:	fc 01       	movw	r30, r24
    59f0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    59f2:	1f c0       	rjmp	.+62     	; 0x5a32 <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    59f4:	89 81       	ldd	r24, Y+1	; 0x01
    59f6:	9a 81       	ldd	r25, Y+2	; 0x02
    59f8:	80 3a       	cpi	r24, 0xA0	; 160
    59fa:	91 05       	cpc	r25, r1
    59fc:	59 f4       	brne	.+22     	; 0x5a14 <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    59fe:	81 ea       	ldi	r24, 0xA1	; 161
    5a00:	90 e0       	ldi	r25, 0x00	; 0
    5a02:	21 ea       	ldi	r18, 0xA1	; 161
    5a04:	30 e0       	ldi	r19, 0x00	; 0
    5a06:	f9 01       	movw	r30, r18
    5a08:	30 81       	ld	r19, Z
    5a0a:	2b 81       	ldd	r18, Y+3	; 0x03
    5a0c:	23 2b       	or	r18, r19
    5a0e:	fc 01       	movw	r30, r24
    5a10:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    5a12:	0f c0       	rjmp	.+30     	; 0x5a32 <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5a14:	89 81       	ldd	r24, Y+1	; 0x01
    5a16:	9a 81       	ldd	r25, Y+2	; 0x02
    5a18:	80 32       	cpi	r24, 0x20	; 32
    5a1a:	91 40       	sbci	r25, 0x01	; 1
    5a1c:	51 f4       	brne	.+20     	; 0x5a32 <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    5a1e:	81 e2       	ldi	r24, 0x21	; 33
    5a20:	91 e0       	ldi	r25, 0x01	; 1
    5a22:	21 e2       	ldi	r18, 0x21	; 33
    5a24:	31 e0       	ldi	r19, 0x01	; 1
    5a26:	f9 01       	movw	r30, r18
    5a28:	30 81       	ld	r19, Z
    5a2a:	2b 81       	ldd	r18, Y+3	; 0x03
    5a2c:	23 2b       	or	r18, r19
    5a2e:	fc 01       	movw	r30, r24
    5a30:	20 83       	st	Z, r18
	} else {}
}
    5a32:	00 00       	nop
    5a34:	0f 90       	pop	r0
    5a36:	0f 90       	pop	r0
    5a38:	0f 90       	pop	r0
    5a3a:	df 91       	pop	r29
    5a3c:	cf 91       	pop	r28
    5a3e:	08 95       	ret

00005a40 <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    5a40:	cf 93       	push	r28
    5a42:	df 93       	push	r29
    5a44:	00 d0       	rcall	.+0      	; 0x5a46 <tc_enable_ovf_int+0x6>
    5a46:	cd b7       	in	r28, 0x3d	; 61
    5a48:	de b7       	in	r29, 0x3e	; 62
    5a4a:	9a 83       	std	Y+2, r25	; 0x02
    5a4c:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5a4e:	89 81       	ldd	r24, Y+1	; 0x01
    5a50:	9a 81       	ldd	r25, Y+2	; 0x02
    5a52:	80 38       	cpi	r24, 0x80	; 128
    5a54:	91 05       	cpc	r25, r1
    5a56:	51 f4       	brne	.+20     	; 0x5a6c <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    5a58:	8f e6       	ldi	r24, 0x6F	; 111
    5a5a:	90 e0       	ldi	r25, 0x00	; 0
    5a5c:	2f e6       	ldi	r18, 0x6F	; 111
    5a5e:	30 e0       	ldi	r19, 0x00	; 0
    5a60:	f9 01       	movw	r30, r18
    5a62:	20 81       	ld	r18, Z
    5a64:	21 60       	ori	r18, 0x01	; 1
    5a66:	fc 01       	movw	r30, r24
    5a68:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    5a6a:	2c c0       	rjmp	.+88     	; 0x5ac4 <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5a6c:	89 81       	ldd	r24, Y+1	; 0x01
    5a6e:	9a 81       	ldd	r25, Y+2	; 0x02
    5a70:	80 39       	cpi	r24, 0x90	; 144
    5a72:	91 05       	cpc	r25, r1
    5a74:	51 f4       	brne	.+20     	; 0x5a8a <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    5a76:	81 e7       	ldi	r24, 0x71	; 113
    5a78:	90 e0       	ldi	r25, 0x00	; 0
    5a7a:	21 e7       	ldi	r18, 0x71	; 113
    5a7c:	30 e0       	ldi	r19, 0x00	; 0
    5a7e:	f9 01       	movw	r30, r18
    5a80:	20 81       	ld	r18, Z
    5a82:	21 60       	ori	r18, 0x01	; 1
    5a84:	fc 01       	movw	r30, r24
    5a86:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    5a88:	1d c0       	rjmp	.+58     	; 0x5ac4 <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5a8a:	89 81       	ldd	r24, Y+1	; 0x01
    5a8c:	9a 81       	ldd	r25, Y+2	; 0x02
    5a8e:	80 3a       	cpi	r24, 0xA0	; 160
    5a90:	91 05       	cpc	r25, r1
    5a92:	51 f4       	brne	.+20     	; 0x5aa8 <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    5a94:	82 e7       	ldi	r24, 0x72	; 114
    5a96:	90 e0       	ldi	r25, 0x00	; 0
    5a98:	22 e7       	ldi	r18, 0x72	; 114
    5a9a:	30 e0       	ldi	r19, 0x00	; 0
    5a9c:	f9 01       	movw	r30, r18
    5a9e:	20 81       	ld	r18, Z
    5aa0:	21 60       	ori	r18, 0x01	; 1
    5aa2:	fc 01       	movw	r30, r24
    5aa4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    5aa6:	0e c0       	rjmp	.+28     	; 0x5ac4 <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5aa8:	89 81       	ldd	r24, Y+1	; 0x01
    5aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    5aac:	80 32       	cpi	r24, 0x20	; 32
    5aae:	91 40       	sbci	r25, 0x01	; 1
    5ab0:	49 f4       	brne	.+18     	; 0x5ac4 <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    5ab2:	83 e7       	ldi	r24, 0x73	; 115
    5ab4:	90 e0       	ldi	r25, 0x00	; 0
    5ab6:	23 e7       	ldi	r18, 0x73	; 115
    5ab8:	30 e0       	ldi	r19, 0x00	; 0
    5aba:	f9 01       	movw	r30, r18
    5abc:	20 81       	ld	r18, Z
    5abe:	21 60       	ori	r18, 0x01	; 1
    5ac0:	fc 01       	movw	r30, r24
    5ac2:	20 83       	st	Z, r18
	} else {}
}
    5ac4:	00 00       	nop
    5ac6:	0f 90       	pop	r0
    5ac8:	0f 90       	pop	r0
    5aca:	df 91       	pop	r29
    5acc:	cf 91       	pop	r28
    5ace:	08 95       	ret

00005ad0 <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    5ad0:	cf 93       	push	r28
    5ad2:	df 93       	push	r29
    5ad4:	00 d0       	rcall	.+0      	; 0x5ad6 <tc_enable_compa_int+0x6>
    5ad6:	cd b7       	in	r28, 0x3d	; 61
    5ad8:	de b7       	in	r29, 0x3e	; 62
    5ada:	9a 83       	std	Y+2, r25	; 0x02
    5adc:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5ade:	89 81       	ldd	r24, Y+1	; 0x01
    5ae0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ae2:	80 38       	cpi	r24, 0x80	; 128
    5ae4:	91 05       	cpc	r25, r1
    5ae6:	51 f4       	brne	.+20     	; 0x5afc <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    5ae8:	8f e6       	ldi	r24, 0x6F	; 111
    5aea:	90 e0       	ldi	r25, 0x00	; 0
    5aec:	2f e6       	ldi	r18, 0x6F	; 111
    5aee:	30 e0       	ldi	r19, 0x00	; 0
    5af0:	f9 01       	movw	r30, r18
    5af2:	20 81       	ld	r18, Z
    5af4:	22 60       	ori	r18, 0x02	; 2
    5af6:	fc 01       	movw	r30, r24
    5af8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    5afa:	2c c0       	rjmp	.+88     	; 0x5b54 <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5afc:	89 81       	ldd	r24, Y+1	; 0x01
    5afe:	9a 81       	ldd	r25, Y+2	; 0x02
    5b00:	80 39       	cpi	r24, 0x90	; 144
    5b02:	91 05       	cpc	r25, r1
    5b04:	51 f4       	brne	.+20     	; 0x5b1a <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    5b06:	81 e7       	ldi	r24, 0x71	; 113
    5b08:	90 e0       	ldi	r25, 0x00	; 0
    5b0a:	21 e7       	ldi	r18, 0x71	; 113
    5b0c:	30 e0       	ldi	r19, 0x00	; 0
    5b0e:	f9 01       	movw	r30, r18
    5b10:	20 81       	ld	r18, Z
    5b12:	22 60       	ori	r18, 0x02	; 2
    5b14:	fc 01       	movw	r30, r24
    5b16:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    5b18:	1d c0       	rjmp	.+58     	; 0x5b54 <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5b1a:	89 81       	ldd	r24, Y+1	; 0x01
    5b1c:	9a 81       	ldd	r25, Y+2	; 0x02
    5b1e:	80 3a       	cpi	r24, 0xA0	; 160
    5b20:	91 05       	cpc	r25, r1
    5b22:	51 f4       	brne	.+20     	; 0x5b38 <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    5b24:	82 e7       	ldi	r24, 0x72	; 114
    5b26:	90 e0       	ldi	r25, 0x00	; 0
    5b28:	22 e7       	ldi	r18, 0x72	; 114
    5b2a:	30 e0       	ldi	r19, 0x00	; 0
    5b2c:	f9 01       	movw	r30, r18
    5b2e:	20 81       	ld	r18, Z
    5b30:	22 60       	ori	r18, 0x02	; 2
    5b32:	fc 01       	movw	r30, r24
    5b34:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    5b36:	0e c0       	rjmp	.+28     	; 0x5b54 <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5b38:	89 81       	ldd	r24, Y+1	; 0x01
    5b3a:	9a 81       	ldd	r25, Y+2	; 0x02
    5b3c:	80 32       	cpi	r24, 0x20	; 32
    5b3e:	91 40       	sbci	r25, 0x01	; 1
    5b40:	49 f4       	brne	.+18     	; 0x5b54 <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    5b42:	83 e7       	ldi	r24, 0x73	; 115
    5b44:	90 e0       	ldi	r25, 0x00	; 0
    5b46:	23 e7       	ldi	r18, 0x73	; 115
    5b48:	30 e0       	ldi	r19, 0x00	; 0
    5b4a:	f9 01       	movw	r30, r18
    5b4c:	20 81       	ld	r18, Z
    5b4e:	22 60       	ori	r18, 0x02	; 2
    5b50:	fc 01       	movw	r30, r24
    5b52:	20 83       	st	Z, r18
	} else {}
}
    5b54:	00 00       	nop
    5b56:	0f 90       	pop	r0
    5b58:	0f 90       	pop	r0
    5b5a:	df 91       	pop	r29
    5b5c:	cf 91       	pop	r28
    5b5e:	08 95       	ret

00005b60 <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    5b60:	cf 93       	push	r28
    5b62:	df 93       	push	r29
    5b64:	00 d0       	rcall	.+0      	; 0x5b66 <tc_disable_compa_int+0x6>
    5b66:	cd b7       	in	r28, 0x3d	; 61
    5b68:	de b7       	in	r29, 0x3e	; 62
    5b6a:	9a 83       	std	Y+2, r25	; 0x02
    5b6c:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5b6e:	89 81       	ldd	r24, Y+1	; 0x01
    5b70:	9a 81       	ldd	r25, Y+2	; 0x02
    5b72:	80 38       	cpi	r24, 0x80	; 128
    5b74:	91 05       	cpc	r25, r1
    5b76:	51 f4       	brne	.+20     	; 0x5b8c <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    5b78:	8f e6       	ldi	r24, 0x6F	; 111
    5b7a:	90 e0       	ldi	r25, 0x00	; 0
    5b7c:	2f e6       	ldi	r18, 0x6F	; 111
    5b7e:	30 e0       	ldi	r19, 0x00	; 0
    5b80:	f9 01       	movw	r30, r18
    5b82:	20 81       	ld	r18, Z
    5b84:	2d 7f       	andi	r18, 0xFD	; 253
    5b86:	fc 01       	movw	r30, r24
    5b88:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5b8a:	2c c0       	rjmp	.+88     	; 0x5be4 <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5b8c:	89 81       	ldd	r24, Y+1	; 0x01
    5b8e:	9a 81       	ldd	r25, Y+2	; 0x02
    5b90:	80 39       	cpi	r24, 0x90	; 144
    5b92:	91 05       	cpc	r25, r1
    5b94:	51 f4       	brne	.+20     	; 0x5baa <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    5b96:	81 e7       	ldi	r24, 0x71	; 113
    5b98:	90 e0       	ldi	r25, 0x00	; 0
    5b9a:	21 e7       	ldi	r18, 0x71	; 113
    5b9c:	30 e0       	ldi	r19, 0x00	; 0
    5b9e:	f9 01       	movw	r30, r18
    5ba0:	20 81       	ld	r18, Z
    5ba2:	2d 7f       	andi	r18, 0xFD	; 253
    5ba4:	fc 01       	movw	r30, r24
    5ba6:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5ba8:	1d c0       	rjmp	.+58     	; 0x5be4 <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5baa:	89 81       	ldd	r24, Y+1	; 0x01
    5bac:	9a 81       	ldd	r25, Y+2	; 0x02
    5bae:	80 3a       	cpi	r24, 0xA0	; 160
    5bb0:	91 05       	cpc	r25, r1
    5bb2:	51 f4       	brne	.+20     	; 0x5bc8 <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    5bb4:	82 e7       	ldi	r24, 0x72	; 114
    5bb6:	90 e0       	ldi	r25, 0x00	; 0
    5bb8:	22 e7       	ldi	r18, 0x72	; 114
    5bba:	30 e0       	ldi	r19, 0x00	; 0
    5bbc:	f9 01       	movw	r30, r18
    5bbe:	20 81       	ld	r18, Z
    5bc0:	2d 7f       	andi	r18, 0xFD	; 253
    5bc2:	fc 01       	movw	r30, r24
    5bc4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    5bc6:	0e c0       	rjmp	.+28     	; 0x5be4 <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5bc8:	89 81       	ldd	r24, Y+1	; 0x01
    5bca:	9a 81       	ldd	r25, Y+2	; 0x02
    5bcc:	80 32       	cpi	r24, 0x20	; 32
    5bce:	91 40       	sbci	r25, 0x01	; 1
    5bd0:	49 f4       	brne	.+18     	; 0x5be4 <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    5bd2:	83 e7       	ldi	r24, 0x73	; 115
    5bd4:	90 e0       	ldi	r25, 0x00	; 0
    5bd6:	23 e7       	ldi	r18, 0x73	; 115
    5bd8:	30 e0       	ldi	r19, 0x00	; 0
    5bda:	f9 01       	movw	r30, r18
    5bdc:	20 81       	ld	r18, Z
    5bde:	2d 7f       	andi	r18, 0xFD	; 253
    5be0:	fc 01       	movw	r30, r24
    5be2:	20 83       	st	Z, r18
	} else {}
}
    5be4:	00 00       	nop
    5be6:	0f 90       	pop	r0
    5be8:	0f 90       	pop	r0
    5bea:	df 91       	pop	r29
    5bec:	cf 91       	pop	r28
    5bee:	08 95       	ret

00005bf0 <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    5bf0:	cf 93       	push	r28
    5bf2:	df 93       	push	r29
    5bf4:	cd b7       	in	r28, 0x3d	; 61
    5bf6:	de b7       	in	r29, 0x3e	; 62
    5bf8:	27 97       	sbiw	r28, 0x07	; 7
    5bfa:	0f b6       	in	r0, 0x3f	; 63
    5bfc:	f8 94       	cli
    5bfe:	de bf       	out	0x3e, r29	; 62
    5c00:	0f be       	out	0x3f, r0	; 63
    5c02:	cd bf       	out	0x3d, r28	; 61
    5c04:	9c 83       	std	Y+4, r25	; 0x04
    5c06:	8b 83       	std	Y+3, r24	; 0x03
    5c08:	6d 83       	std	Y+5, r22	; 0x05
    5c0a:	5f 83       	std	Y+7, r21	; 0x07
    5c0c:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    5c0e:	8b 81       	ldd	r24, Y+3	; 0x03
    5c10:	9c 81       	ldd	r25, Y+4	; 0x04
    5c12:	9a 83       	std	Y+2, r25	; 0x02
    5c14:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    5c16:	8d 81       	ldd	r24, Y+5	; 0x05
    5c18:	88 2f       	mov	r24, r24
    5c1a:	90 e0       	ldi	r25, 0x00	; 0
    5c1c:	01 96       	adiw	r24, 0x01	; 1
    5c1e:	29 81       	ldd	r18, Y+1	; 0x01
    5c20:	3a 81       	ldd	r19, Y+2	; 0x02
    5c22:	82 0f       	add	r24, r18
    5c24:	93 1f       	adc	r25, r19
    5c26:	2d 81       	ldd	r18, Y+5	; 0x05
    5c28:	22 2f       	mov	r18, r18
    5c2a:	30 e0       	ldi	r19, 0x00	; 0
    5c2c:	2f 5f       	subi	r18, 0xFF	; 255
    5c2e:	3f 4f       	sbci	r19, 0xFF	; 255
    5c30:	49 81       	ldd	r20, Y+1	; 0x01
    5c32:	5a 81       	ldd	r21, Y+2	; 0x02
    5c34:	24 0f       	add	r18, r20
    5c36:	35 1f       	adc	r19, r21
    5c38:	f9 01       	movw	r30, r18
    5c3a:	40 81       	ld	r20, Z
    5c3c:	2e 81       	ldd	r18, Y+6	; 0x06
    5c3e:	3f 81       	ldd	r19, Y+7	; 0x07
    5c40:	23 2f       	mov	r18, r19
    5c42:	33 27       	eor	r19, r19
    5c44:	24 2b       	or	r18, r20
    5c46:	fc 01       	movw	r30, r24
    5c48:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    5c4a:	8d 81       	ldd	r24, Y+5	; 0x05
    5c4c:	88 2f       	mov	r24, r24
    5c4e:	90 e0       	ldi	r25, 0x00	; 0
    5c50:	29 81       	ldd	r18, Y+1	; 0x01
    5c52:	3a 81       	ldd	r19, Y+2	; 0x02
    5c54:	82 0f       	add	r24, r18
    5c56:	93 1f       	adc	r25, r19
    5c58:	2d 81       	ldd	r18, Y+5	; 0x05
    5c5a:	22 2f       	mov	r18, r18
    5c5c:	30 e0       	ldi	r19, 0x00	; 0
    5c5e:	49 81       	ldd	r20, Y+1	; 0x01
    5c60:	5a 81       	ldd	r21, Y+2	; 0x02
    5c62:	24 0f       	add	r18, r20
    5c64:	35 1f       	adc	r19, r21
    5c66:	f9 01       	movw	r30, r18
    5c68:	30 81       	ld	r19, Z
    5c6a:	2e 81       	ldd	r18, Y+6	; 0x06
    5c6c:	23 2b       	or	r18, r19
    5c6e:	fc 01       	movw	r30, r24
    5c70:	20 83       	st	Z, r18
}
    5c72:	00 00       	nop
    5c74:	27 96       	adiw	r28, 0x07	; 7
    5c76:	0f b6       	in	r0, 0x3f	; 63
    5c78:	f8 94       	cli
    5c7a:	de bf       	out	0x3e, r29	; 62
    5c7c:	0f be       	out	0x3f, r0	; 63
    5c7e:	cd bf       	out	0x3d, r28	; 61
    5c80:	df 91       	pop	r29
    5c82:	cf 91       	pop	r28
    5c84:	08 95       	ret

00005c86 <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    5c86:	cf 93       	push	r28
    5c88:	df 93       	push	r29
    5c8a:	00 d0       	rcall	.+0      	; 0x5c8c <clear_ovf_flag+0x6>
    5c8c:	cd b7       	in	r28, 0x3d	; 61
    5c8e:	de b7       	in	r29, 0x3e	; 62
    5c90:	9a 83       	std	Y+2, r25	; 0x02
    5c92:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5c94:	89 81       	ldd	r24, Y+1	; 0x01
    5c96:	9a 81       	ldd	r25, Y+2	; 0x02
    5c98:	80 38       	cpi	r24, 0x80	; 128
    5c9a:	91 05       	cpc	r25, r1
    5c9c:	51 f4       	brne	.+20     	; 0x5cb2 <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    5c9e:	86 e3       	ldi	r24, 0x36	; 54
    5ca0:	90 e0       	ldi	r25, 0x00	; 0
    5ca2:	26 e3       	ldi	r18, 0x36	; 54
    5ca4:	30 e0       	ldi	r19, 0x00	; 0
    5ca6:	f9 01       	movw	r30, r18
    5ca8:	20 81       	ld	r18, Z
    5caa:	21 60       	ori	r18, 0x01	; 1
    5cac:	fc 01       	movw	r30, r24
    5cae:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5cb0:	2c c0       	rjmp	.+88     	; 0x5d0a <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5cb2:	89 81       	ldd	r24, Y+1	; 0x01
    5cb4:	9a 81       	ldd	r25, Y+2	; 0x02
    5cb6:	80 39       	cpi	r24, 0x90	; 144
    5cb8:	91 05       	cpc	r25, r1
    5cba:	51 f4       	brne	.+20     	; 0x5cd0 <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    5cbc:	88 e3       	ldi	r24, 0x38	; 56
    5cbe:	90 e0       	ldi	r25, 0x00	; 0
    5cc0:	28 e3       	ldi	r18, 0x38	; 56
    5cc2:	30 e0       	ldi	r19, 0x00	; 0
    5cc4:	f9 01       	movw	r30, r18
    5cc6:	20 81       	ld	r18, Z
    5cc8:	21 60       	ori	r18, 0x01	; 1
    5cca:	fc 01       	movw	r30, r24
    5ccc:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5cce:	1d c0       	rjmp	.+58     	; 0x5d0a <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5cd0:	89 81       	ldd	r24, Y+1	; 0x01
    5cd2:	9a 81       	ldd	r25, Y+2	; 0x02
    5cd4:	80 3a       	cpi	r24, 0xA0	; 160
    5cd6:	91 05       	cpc	r25, r1
    5cd8:	51 f4       	brne	.+20     	; 0x5cee <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    5cda:	89 e3       	ldi	r24, 0x39	; 57
    5cdc:	90 e0       	ldi	r25, 0x00	; 0
    5cde:	29 e3       	ldi	r18, 0x39	; 57
    5ce0:	30 e0       	ldi	r19, 0x00	; 0
    5ce2:	f9 01       	movw	r30, r18
    5ce4:	20 81       	ld	r18, Z
    5ce6:	21 60       	ori	r18, 0x01	; 1
    5ce8:	fc 01       	movw	r30, r24
    5cea:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    5cec:	0e c0       	rjmp	.+28     	; 0x5d0a <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5cee:	89 81       	ldd	r24, Y+1	; 0x01
    5cf0:	9a 81       	ldd	r25, Y+2	; 0x02
    5cf2:	80 32       	cpi	r24, 0x20	; 32
    5cf4:	91 40       	sbci	r25, 0x01	; 1
    5cf6:	49 f4       	brne	.+18     	; 0x5d0a <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    5cf8:	8a e3       	ldi	r24, 0x3A	; 58
    5cfa:	90 e0       	ldi	r25, 0x00	; 0
    5cfc:	2a e3       	ldi	r18, 0x3A	; 58
    5cfe:	30 e0       	ldi	r19, 0x00	; 0
    5d00:	f9 01       	movw	r30, r18
    5d02:	20 81       	ld	r18, Z
    5d04:	21 60       	ori	r18, 0x01	; 1
    5d06:	fc 01       	movw	r30, r24
    5d08:	20 83       	st	Z, r18
	} else {}
}
    5d0a:	00 00       	nop
    5d0c:	0f 90       	pop	r0
    5d0e:	0f 90       	pop	r0
    5d10:	df 91       	pop	r29
    5d12:	cf 91       	pop	r28
    5d14:	08 95       	ret

00005d16 <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    5d16:	cf 93       	push	r28
    5d18:	df 93       	push	r29
    5d1a:	00 d0       	rcall	.+0      	; 0x5d1c <clear_compa_flag+0x6>
    5d1c:	cd b7       	in	r28, 0x3d	; 61
    5d1e:	de b7       	in	r29, 0x3e	; 62
    5d20:	9a 83       	std	Y+2, r25	; 0x02
    5d22:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5d24:	89 81       	ldd	r24, Y+1	; 0x01
    5d26:	9a 81       	ldd	r25, Y+2	; 0x02
    5d28:	80 38       	cpi	r24, 0x80	; 128
    5d2a:	91 05       	cpc	r25, r1
    5d2c:	51 f4       	brne	.+20     	; 0x5d42 <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    5d2e:	86 e3       	ldi	r24, 0x36	; 54
    5d30:	90 e0       	ldi	r25, 0x00	; 0
    5d32:	26 e3       	ldi	r18, 0x36	; 54
    5d34:	30 e0       	ldi	r19, 0x00	; 0
    5d36:	f9 01       	movw	r30, r18
    5d38:	20 81       	ld	r18, Z
    5d3a:	22 60       	ori	r18, 0x02	; 2
    5d3c:	fc 01       	movw	r30, r24
    5d3e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5d40:	2c c0       	rjmp	.+88     	; 0x5d9a <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5d42:	89 81       	ldd	r24, Y+1	; 0x01
    5d44:	9a 81       	ldd	r25, Y+2	; 0x02
    5d46:	80 39       	cpi	r24, 0x90	; 144
    5d48:	91 05       	cpc	r25, r1
    5d4a:	51 f4       	brne	.+20     	; 0x5d60 <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    5d4c:	88 e3       	ldi	r24, 0x38	; 56
    5d4e:	90 e0       	ldi	r25, 0x00	; 0
    5d50:	28 e3       	ldi	r18, 0x38	; 56
    5d52:	30 e0       	ldi	r19, 0x00	; 0
    5d54:	f9 01       	movw	r30, r18
    5d56:	20 81       	ld	r18, Z
    5d58:	22 60       	ori	r18, 0x02	; 2
    5d5a:	fc 01       	movw	r30, r24
    5d5c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5d5e:	1d c0       	rjmp	.+58     	; 0x5d9a <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5d60:	89 81       	ldd	r24, Y+1	; 0x01
    5d62:	9a 81       	ldd	r25, Y+2	; 0x02
    5d64:	80 3a       	cpi	r24, 0xA0	; 160
    5d66:	91 05       	cpc	r25, r1
    5d68:	51 f4       	brne	.+20     	; 0x5d7e <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    5d6a:	89 e3       	ldi	r24, 0x39	; 57
    5d6c:	90 e0       	ldi	r25, 0x00	; 0
    5d6e:	29 e3       	ldi	r18, 0x39	; 57
    5d70:	30 e0       	ldi	r19, 0x00	; 0
    5d72:	f9 01       	movw	r30, r18
    5d74:	20 81       	ld	r18, Z
    5d76:	22 60       	ori	r18, 0x02	; 2
    5d78:	fc 01       	movw	r30, r24
    5d7a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    5d7c:	0e c0       	rjmp	.+28     	; 0x5d9a <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5d7e:	89 81       	ldd	r24, Y+1	; 0x01
    5d80:	9a 81       	ldd	r25, Y+2	; 0x02
    5d82:	80 32       	cpi	r24, 0x20	; 32
    5d84:	91 40       	sbci	r25, 0x01	; 1
    5d86:	49 f4       	brne	.+18     	; 0x5d9a <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    5d88:	8a e3       	ldi	r24, 0x3A	; 58
    5d8a:	90 e0       	ldi	r25, 0x00	; 0
    5d8c:	2a e3       	ldi	r18, 0x3A	; 58
    5d8e:	30 e0       	ldi	r19, 0x00	; 0
    5d90:	f9 01       	movw	r30, r18
    5d92:	20 81       	ld	r18, Z
    5d94:	22 60       	ori	r18, 0x02	; 2
    5d96:	fc 01       	movw	r30, r24
    5d98:	20 83       	st	Z, r18
	} else {}
}
    5d9a:	00 00       	nop
    5d9c:	0f 90       	pop	r0
    5d9e:	0f 90       	pop	r0
    5da0:	df 91       	pop	r29
    5da2:	cf 91       	pop	r28
    5da4:	08 95       	ret

00005da6 <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    5da6:	cf 93       	push	r28
    5da8:	df 93       	push	r29
    5daa:	00 d0       	rcall	.+0      	; 0x5dac <tc_read_count+0x6>
    5dac:	cd b7       	in	r28, 0x3d	; 61
    5dae:	de b7       	in	r29, 0x3e	; 62
    5db0:	9a 83       	std	Y+2, r25	; 0x02
    5db2:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5db4:	89 81       	ldd	r24, Y+1	; 0x01
    5db6:	9a 81       	ldd	r25, Y+2	; 0x02
    5db8:	80 38       	cpi	r24, 0x80	; 128
    5dba:	91 05       	cpc	r25, r1
    5dbc:	31 f4       	brne	.+12     	; 0x5dca <tc_read_count+0x24>
		return TCNT1;
    5dbe:	84 e8       	ldi	r24, 0x84	; 132
    5dc0:	90 e0       	ldi	r25, 0x00	; 0
    5dc2:	fc 01       	movw	r30, r24
    5dc4:	80 81       	ld	r24, Z
    5dc6:	91 81       	ldd	r25, Z+1	; 0x01
    5dc8:	23 c0       	rjmp	.+70     	; 0x5e10 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5dca:	89 81       	ldd	r24, Y+1	; 0x01
    5dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    5dce:	80 39       	cpi	r24, 0x90	; 144
    5dd0:	91 05       	cpc	r25, r1
    5dd2:	31 f4       	brne	.+12     	; 0x5de0 <tc_read_count+0x3a>
		return TCNT3;
    5dd4:	84 e9       	ldi	r24, 0x94	; 148
    5dd6:	90 e0       	ldi	r25, 0x00	; 0
    5dd8:	fc 01       	movw	r30, r24
    5dda:	80 81       	ld	r24, Z
    5ddc:	91 81       	ldd	r25, Z+1	; 0x01
    5dde:	18 c0       	rjmp	.+48     	; 0x5e10 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5de0:	89 81       	ldd	r24, Y+1	; 0x01
    5de2:	9a 81       	ldd	r25, Y+2	; 0x02
    5de4:	80 3a       	cpi	r24, 0xA0	; 160
    5de6:	91 05       	cpc	r25, r1
    5de8:	31 f4       	brne	.+12     	; 0x5df6 <tc_read_count+0x50>
		return TCNT4;
    5dea:	84 ea       	ldi	r24, 0xA4	; 164
    5dec:	90 e0       	ldi	r25, 0x00	; 0
    5dee:	fc 01       	movw	r30, r24
    5df0:	80 81       	ld	r24, Z
    5df2:	91 81       	ldd	r25, Z+1	; 0x01
    5df4:	0d c0       	rjmp	.+26     	; 0x5e10 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5df6:	89 81       	ldd	r24, Y+1	; 0x01
    5df8:	9a 81       	ldd	r25, Y+2	; 0x02
    5dfa:	80 32       	cpi	r24, 0x20	; 32
    5dfc:	91 40       	sbci	r25, 0x01	; 1
    5dfe:	31 f4       	brne	.+12     	; 0x5e0c <tc_read_count+0x66>
		return TCNT5;
    5e00:	84 e2       	ldi	r24, 0x24	; 36
    5e02:	91 e0       	ldi	r25, 0x01	; 1
    5e04:	fc 01       	movw	r30, r24
    5e06:	80 81       	ld	r24, Z
    5e08:	91 81       	ldd	r25, Z+1	; 0x01
    5e0a:	02 c0       	rjmp	.+4      	; 0x5e10 <tc_read_count+0x6a>
	}

	return 0;
    5e0c:	80 e0       	ldi	r24, 0x00	; 0
    5e0e:	90 e0       	ldi	r25, 0x00	; 0
}
    5e10:	0f 90       	pop	r0
    5e12:	0f 90       	pop	r0
    5e14:	df 91       	pop	r29
    5e16:	cf 91       	pop	r28
    5e18:	08 95       	ret

00005e1a <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    5e1a:	cf 93       	push	r28
    5e1c:	df 93       	push	r29
    5e1e:	00 d0       	rcall	.+0      	; 0x5e20 <tc_set_mode+0x6>
    5e20:	00 d0       	rcall	.+0      	; 0x5e22 <tc_set_mode+0x8>
    5e22:	1f 92       	push	r1
    5e24:	cd b7       	in	r28, 0x3d	; 61
    5e26:	de b7       	in	r29, 0x3e	; 62
    5e28:	9c 83       	std	Y+4, r25	; 0x04
    5e2a:	8b 83       	std	Y+3, r24	; 0x03
    5e2c:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    5e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    5e30:	9c 81       	ldd	r25, Y+4	; 0x04
    5e32:	9a 83       	std	Y+2, r25	; 0x02
    5e34:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    5e36:	8d 81       	ldd	r24, Y+5	; 0x05
    5e38:	88 23       	and	r24, r24
    5e3a:	49 f4       	brne	.+18     	; 0x5e4e <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    5e3c:	89 81       	ldd	r24, Y+1	; 0x01
    5e3e:	9a 81       	ldd	r25, Y+2	; 0x02
    5e40:	fc 01       	movw	r30, r24
    5e42:	20 81       	ld	r18, Z
    5e44:	89 81       	ldd	r24, Y+1	; 0x01
    5e46:	9a 81       	ldd	r25, Y+2	; 0x02
    5e48:	fc 01       	movw	r30, r24
    5e4a:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    5e4c:	0f c0       	rjmp	.+30     	; 0x5e6c <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    5e4e:	8d 81       	ldd	r24, Y+5	; 0x05
    5e50:	84 30       	cpi	r24, 0x04	; 4
    5e52:	61 f4       	brne	.+24     	; 0x5e6c <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    5e54:	89 81       	ldd	r24, Y+1	; 0x01
    5e56:	9a 81       	ldd	r25, Y+2	; 0x02
    5e58:	01 96       	adiw	r24, 0x01	; 1
    5e5a:	29 81       	ldd	r18, Y+1	; 0x01
    5e5c:	3a 81       	ldd	r19, Y+2	; 0x02
    5e5e:	2f 5f       	subi	r18, 0xFF	; 255
    5e60:	3f 4f       	sbci	r19, 0xFF	; 255
    5e62:	f9 01       	movw	r30, r18
    5e64:	20 81       	ld	r18, Z
    5e66:	28 60       	ori	r18, 0x08	; 8
    5e68:	fc 01       	movw	r30, r24
    5e6a:	20 83       	st	Z, r18
	}
}
    5e6c:	00 00       	nop
    5e6e:	0f 90       	pop	r0
    5e70:	0f 90       	pop	r0
    5e72:	0f 90       	pop	r0
    5e74:	0f 90       	pop	r0
    5e76:	0f 90       	pop	r0
    5e78:	df 91       	pop	r29
    5e7a:	cf 91       	pop	r28
    5e7c:	08 95       	ret

00005e7e <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    5e7e:	cf 93       	push	r28
    5e80:	df 93       	push	r29
    5e82:	cd b7       	in	r28, 0x3d	; 61
    5e84:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    5e86:	80 e8       	ldi	r24, 0x80	; 128
    5e88:	90 e0       	ldi	r25, 0x00	; 0
    5e8a:	0e 94 d3 2e 	call	0x5da6	; 0x5da6 <tc_read_count>
}
    5e8e:	df 91       	pop	r29
    5e90:	cf 91       	pop	r28
    5e92:	08 95       	ret

00005e94 <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    5e94:	cf 93       	push	r28
    5e96:	df 93       	push	r29
    5e98:	cd b7       	in	r28, 0x3d	; 61
    5e9a:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    5e9c:	80 e8       	ldi	r24, 0x80	; 128
    5e9e:	90 e0       	ldi	r25, 0x00	; 0
    5ea0:	0e 94 b0 2d 	call	0x5b60	; 0x5b60 <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    5ea4:	80 e8       	ldi	r24, 0x80	; 128
    5ea6:	90 e0       	ldi	r25, 0x00	; 0
    5ea8:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <clear_compa_flag>
}
    5eac:	00 00       	nop
    5eae:	df 91       	pop	r29
    5eb0:	cf 91       	pop	r28
    5eb2:	08 95       	ret

00005eb4 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    5eb4:	cf 93       	push	r28
    5eb6:	df 93       	push	r29
    5eb8:	cd b7       	in	r28, 0x3d	; 61
    5eba:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    5ebc:	80 e8       	ldi	r24, 0x80	; 128
    5ebe:	90 e0       	ldi	r25, 0x00	; 0
    5ec0:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    5ec4:	80 e8       	ldi	r24, 0x80	; 128
    5ec6:	90 e0       	ldi	r25, 0x00	; 0
    5ec8:	0e 94 68 2d 	call	0x5ad0	; 0x5ad0 <tc_enable_compa_int>
}
    5ecc:	00 00       	nop
    5ece:	df 91       	pop	r29
    5ed0:	cf 91       	pop	r28
    5ed2:	08 95       	ret

00005ed4 <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    5ed4:	cf 93       	push	r28
    5ed6:	df 93       	push	r29
    5ed8:	cd b7       	in	r28, 0x3d	; 61
    5eda:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    5edc:	80 e8       	ldi	r24, 0x80	; 128
    5ede:	90 e0       	ldi	r25, 0x00	; 0
    5ee0:	0e 94 20 2d 	call	0x5a40	; 0x5a40 <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    5ee4:	80 e8       	ldi	r24, 0x80	; 128
    5ee6:	90 e0       	ldi	r25, 0x00	; 0
    5ee8:	0e 94 43 2e 	call	0x5c86	; 0x5c86 <clear_ovf_flag>
}
    5eec:	00 00       	nop
    5eee:	df 91       	pop	r29
    5ef0:	cf 91       	pop	r28
    5ef2:	08 95       	ret

00005ef4 <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    5ef4:	cf 93       	push	r28
    5ef6:	df 93       	push	r29
    5ef8:	cd b7       	in	r28, 0x3d	; 61
    5efa:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    5efc:	80 e8       	ldi	r24, 0x80	; 128
    5efe:	90 e0       	ldi	r25, 0x00	; 0
    5f00:	0e 94 f7 36 	call	0x6dee	; 0x6dee <tc_disable>
}
    5f04:	00 00       	nop
    5f06:	df 91       	pop	r29
    5f08:	cf 91       	pop	r28
    5f0a:	08 95       	ret

00005f0c <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    5f0c:	cf 93       	push	r28
    5f0e:	df 93       	push	r29
    5f10:	00 d0       	rcall	.+0      	; 0x5f12 <tmr_write_cmpreg+0x6>
    5f12:	cd b7       	in	r28, 0x3d	; 61
    5f14:	de b7       	in	r29, 0x3e	; 62
    5f16:	9a 83       	std	Y+2, r25	; 0x02
    5f18:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    5f1a:	89 81       	ldd	r24, Y+1	; 0x01
    5f1c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f1e:	ac 01       	movw	r20, r24
    5f20:	68 e0       	ldi	r22, 0x08	; 8
    5f22:	80 e8       	ldi	r24, 0x80	; 128
    5f24:	90 e0       	ldi	r25, 0x00	; 0
    5f26:	0e 94 f8 2d 	call	0x5bf0	; 0x5bf0 <tc_write_cc>
}
    5f2a:	00 00       	nop
    5f2c:	0f 90       	pop	r0
    5f2e:	0f 90       	pop	r0
    5f30:	df 91       	pop	r29
    5f32:	cf 91       	pop	r28
    5f34:	08 95       	ret

00005f36 <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    5f36:	cf 93       	push	r28
    5f38:	df 93       	push	r29
    5f3a:	cd b7       	in	r28, 0x3d	; 61
    5f3c:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    5f3e:	0e 94 de 2b 	call	0x57bc	; 0x57bc <cpu_irq_save>
}
    5f42:	df 91       	pop	r29
    5f44:	cf 91       	pop	r28
    5f46:	08 95       	ret

00005f48 <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    5f48:	cf 93       	push	r28
    5f4a:	df 93       	push	r29
    5f4c:	1f 92       	push	r1
    5f4e:	cd b7       	in	r28, 0x3d	; 61
    5f50:	de b7       	in	r29, 0x3e	; 62
    5f52:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    5f54:	89 81       	ldd	r24, Y+1	; 0x01
    5f56:	0e 94 ee 2b 	call	0x57dc	; 0x57dc <cpu_irq_restore>
}
    5f5a:	00 00       	nop
    5f5c:	0f 90       	pop	r0
    5f5e:	df 91       	pop	r29
    5f60:	cf 91       	pop	r28
    5f62:	08 95       	ret

00005f64 <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    5f64:	cf 93       	push	r28
    5f66:	df 93       	push	r29
    5f68:	1f 92       	push	r1
    5f6a:	cd b7       	in	r28, 0x3d	; 61
    5f6c:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    5f6e:	80 e8       	ldi	r24, 0x80	; 128
    5f70:	90 e0       	ldi	r25, 0x00	; 0
    5f72:	0e 94 de 36 	call	0x6dbc	; 0x6dbc <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    5f76:	6b e4       	ldi	r22, 0x4B	; 75
    5f78:	70 e3       	ldi	r23, 0x30	; 48
    5f7a:	80 e8       	ldi	r24, 0x80	; 128
    5f7c:	90 e0       	ldi	r25, 0x00	; 0
    5f7e:	0e 94 10 37 	call	0x6e20	; 0x6e20 <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    5f82:	60 e0       	ldi	r22, 0x00	; 0
    5f84:	80 e8       	ldi	r24, 0x80	; 128
    5f86:	90 e0       	ldi	r25, 0x00	; 0
    5f88:	0e 94 0d 2f 	call	0x5e1a	; 0x5e1a <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    5f8c:	80 e8       	ldi	r24, 0x80	; 128
    5f8e:	90 e0       	ldi	r25, 0x00	; 0
    5f90:	0e 94 20 2d 	call	0x5a40	; 0x5a40 <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    5f94:	80 e8       	ldi	r24, 0x80	; 128
    5f96:	90 e0       	ldi	r25, 0x00	; 0
    5f98:	0e 94 ed 2f 	call	0x5fda	; 0x5fda <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    5f9c:	80 e8       	ldi	r24, 0x80	; 128
    5f9e:	90 e0       	ldi	r25, 0x00	; 0
    5fa0:	0e 94 b0 2d 	call	0x5b60	; 0x5b60 <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    5fa4:	61 e0       	ldi	r22, 0x01	; 1
    5fa6:	80 e8       	ldi	r24, 0x80	; 128
    5fa8:	90 e0       	ldi	r25, 0x00	; 0
    5faa:	0e 94 d1 2c 	call	0x59a2	; 0x59a2 <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    5fae:	80 e8       	ldi	r24, 0x80	; 128
    5fb0:	90 e0       	ldi	r25, 0x00	; 0
    5fb2:	0e 94 18 2c 	call	0x5830	; 0x5830 <sysclk_get_peripheral_bus_hz>
    5fb6:	dc 01       	movw	r26, r24
    5fb8:	cb 01       	movw	r24, r22
    5fba:	20 e4       	ldi	r18, 0x40	; 64
    5fbc:	32 e4       	ldi	r19, 0x42	; 66
    5fbe:	4f e0       	ldi	r20, 0x0F	; 15
    5fc0:	50 e0       	ldi	r21, 0x00	; 0
    5fc2:	bc 01       	movw	r22, r24
    5fc4:	cd 01       	movw	r24, r26
    5fc6:	0e 94 71 57 	call	0xaee2	; 0xaee2 <__udivmodsi4>
    5fca:	da 01       	movw	r26, r20
    5fcc:	c9 01       	movw	r24, r18
    5fce:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    5fd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    5fd2:	0f 90       	pop	r0
    5fd4:	df 91       	pop	r29
    5fd6:	cf 91       	pop	r28
    5fd8:	08 95       	ret

00005fda <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    5fda:	cf 93       	push	r28
    5fdc:	df 93       	push	r29
    5fde:	00 d0       	rcall	.+0      	; 0x5fe0 <configure_tc_callback+0x6>
    5fe0:	cd b7       	in	r28, 0x3d	; 61
    5fe2:	de b7       	in	r29, 0x3e	; 62
    5fe4:	9a 83       	std	Y+2, r25	; 0x02
    5fe6:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    5fe8:	89 81       	ldd	r24, Y+1	; 0x01
    5fea:	9a 81       	ldd	r25, Y+2	; 0x02
    5fec:	80 38       	cpi	r24, 0x80	; 128
    5fee:	91 05       	cpc	r25, r1
    5ff0:	79 f0       	breq	.+30     	; 0x6010 <configure_tc_callback+0x36>
    5ff2:	89 81       	ldd	r24, Y+1	; 0x01
    5ff4:	9a 81       	ldd	r25, Y+2	; 0x02
    5ff6:	80 39       	cpi	r24, 0x90	; 144
    5ff8:	91 05       	cpc	r25, r1
    5ffa:	51 f0       	breq	.+20     	; 0x6010 <configure_tc_callback+0x36>
    5ffc:	89 81       	ldd	r24, Y+1	; 0x01
    5ffe:	9a 81       	ldd	r25, Y+2	; 0x02
    6000:	80 3a       	cpi	r24, 0xA0	; 160
    6002:	91 05       	cpc	r25, r1
    6004:	29 f0       	breq	.+10     	; 0x6010 <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    6006:	89 81       	ldd	r24, Y+1	; 0x01
    6008:	9a 81       	ldd	r25, Y+2	; 0x02
    600a:	80 32       	cpi	r24, 0x20	; 32
    600c:	91 40       	sbci	r25, 0x01	; 1
    600e:	39 f4       	brne	.+14     	; 0x601e <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    6010:	65 e5       	ldi	r22, 0x55	; 85
    6012:	70 e3       	ldi	r23, 0x30	; 48
    6014:	80 e8       	ldi	r24, 0x80	; 128
    6016:	90 e0       	ldi	r25, 0x00	; 0
    6018:	0e 94 51 37 	call	0x6ea2	; 0x6ea2 <tc_set_compa_interrupt_callback>
    601c:	36 c0       	rjmp	.+108    	; 0x608a <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    601e:	89 81       	ldd	r24, Y+1	; 0x01
    6020:	9a 81       	ldd	r25, Y+2	; 0x02
    6022:	81 38       	cpi	r24, 0x81	; 129
    6024:	91 05       	cpc	r25, r1
    6026:	79 f0       	breq	.+30     	; 0x6046 <configure_tc_callback+0x6c>
    6028:	89 81       	ldd	r24, Y+1	; 0x01
    602a:	9a 81       	ldd	r25, Y+2	; 0x02
    602c:	81 39       	cpi	r24, 0x91	; 145
    602e:	91 05       	cpc	r25, r1
    6030:	51 f0       	breq	.+20     	; 0x6046 <configure_tc_callback+0x6c>
    6032:	89 81       	ldd	r24, Y+1	; 0x01
    6034:	9a 81       	ldd	r25, Y+2	; 0x02
    6036:	81 3a       	cpi	r24, 0xA1	; 161
    6038:	91 05       	cpc	r25, r1
    603a:	29 f0       	breq	.+10     	; 0x6046 <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    603c:	89 81       	ldd	r24, Y+1	; 0x01
    603e:	9a 81       	ldd	r25, Y+2	; 0x02
    6040:	81 32       	cpi	r24, 0x21	; 33
    6042:	91 40       	sbci	r25, 0x01	; 1
    6044:	39 f4       	brne	.+14     	; 0x6054 <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    6046:	65 e5       	ldi	r22, 0x55	; 85
    6048:	70 e3       	ldi	r23, 0x30	; 48
    604a:	80 e8       	ldi	r24, 0x80	; 128
    604c:	90 e0       	ldi	r25, 0x00	; 0
    604e:	0e 94 92 37 	call	0x6f24	; 0x6f24 <tc_set_compb_interrupt_callback>
    6052:	1b c0       	rjmp	.+54     	; 0x608a <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    6054:	89 81       	ldd	r24, Y+1	; 0x01
    6056:	9a 81       	ldd	r25, Y+2	; 0x02
    6058:	82 38       	cpi	r24, 0x82	; 130
    605a:	91 05       	cpc	r25, r1
    605c:	79 f0       	breq	.+30     	; 0x607c <configure_tc_callback+0xa2>
    605e:	89 81       	ldd	r24, Y+1	; 0x01
    6060:	9a 81       	ldd	r25, Y+2	; 0x02
    6062:	82 39       	cpi	r24, 0x92	; 146
    6064:	91 05       	cpc	r25, r1
    6066:	51 f0       	breq	.+20     	; 0x607c <configure_tc_callback+0xa2>
    6068:	89 81       	ldd	r24, Y+1	; 0x01
    606a:	9a 81       	ldd	r25, Y+2	; 0x02
    606c:	82 3a       	cpi	r24, 0xA2	; 162
    606e:	91 05       	cpc	r25, r1
    6070:	29 f0       	breq	.+10     	; 0x607c <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    6072:	89 81       	ldd	r24, Y+1	; 0x01
    6074:	9a 81       	ldd	r25, Y+2	; 0x02
    6076:	82 32       	cpi	r24, 0x22	; 34
    6078:	91 40       	sbci	r25, 0x01	; 1
    607a:	39 f4       	brne	.+14     	; 0x608a <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    607c:	65 e5       	ldi	r22, 0x55	; 85
    607e:	70 e3       	ldi	r23, 0x30	; 48
    6080:	80 e8       	ldi	r24, 0x80	; 128
    6082:	90 e0       	ldi	r25, 0x00	; 0
    6084:	0e 94 d3 37 	call	0x6fa6	; 0x6fa6 <tc_set_compc_interrupt_callback>
	}
}
    6088:	00 c0       	rjmp	.+0      	; 0x608a <configure_tc_callback+0xb0>
    608a:	00 00       	nop
    608c:	0f 90       	pop	r0
    608e:	0f 90       	pop	r0
    6090:	df 91       	pop	r29
    6092:	cf 91       	pop	r28
    6094:	08 95       	ret

00006096 <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    6096:	cf 93       	push	r28
    6098:	df 93       	push	r29
    609a:	cd b7       	in	r28, 0x3d	; 61
    609c:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    609e:	0e 94 5b 51 	call	0xa2b6	; 0xa2b6 <tmr_ovf_callback>
}
    60a2:	00 00       	nop
    60a4:	df 91       	pop	r29
    60a6:	cf 91       	pop	r28
    60a8:	08 95       	ret

000060aa <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    60aa:	cf 93       	push	r28
    60ac:	df 93       	push	r29
    60ae:	cd b7       	in	r28, 0x3d	; 61
    60b0:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    60b2:	0e 94 93 51 	call	0xa326	; 0xa326 <tmr_cca_callback>
}
    60b6:	00 00       	nop
    60b8:	df 91       	pop	r29
    60ba:	cf 91       	pop	r28
    60bc:	08 95       	ret

000060be <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    60be:	cf 93       	push	r28
    60c0:	df 93       	push	r29
    60c2:	1f 92       	push	r1
    60c4:	cd b7       	in	r28, 0x3d	; 61
    60c6:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    60c8:	8f e5       	ldi	r24, 0x5F	; 95
    60ca:	90 e0       	ldi	r25, 0x00	; 0
    60cc:	fc 01       	movw	r30, r24
    60ce:	80 81       	ld	r24, Z
    60d0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    60d2:	f8 94       	cli
	return flags;
    60d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    60d6:	0f 90       	pop	r0
    60d8:	df 91       	pop	r29
    60da:	cf 91       	pop	r28
    60dc:	08 95       	ret

000060de <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    60de:	cf 93       	push	r28
    60e0:	df 93       	push	r29
    60e2:	1f 92       	push	r1
    60e4:	cd b7       	in	r28, 0x3d	; 61
    60e6:	de b7       	in	r29, 0x3e	; 62
    60e8:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    60ea:	8f e5       	ldi	r24, 0x5F	; 95
    60ec:	90 e0       	ldi	r25, 0x00	; 0
    60ee:	29 81       	ldd	r18, Y+1	; 0x01
    60f0:	fc 01       	movw	r30, r24
    60f2:	20 83       	st	Z, r18
}
    60f4:	00 00       	nop
    60f6:	0f 90       	pop	r0
    60f8:	df 91       	pop	r29
    60fa:	cf 91       	pop	r28
    60fc:	08 95       	ret

000060fe <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    60fe:	ef 92       	push	r14
    6100:	ff 92       	push	r15
    6102:	0f 93       	push	r16
    6104:	1f 93       	push	r17
    6106:	cf 93       	push	r28
    6108:	df 93       	push	r29
    610a:	cd b7       	in	r28, 0x3d	; 61
    610c:	de b7       	in	r29, 0x3e	; 62
    610e:	2c 97       	sbiw	r28, 0x0c	; 12
    6110:	0f b6       	in	r0, 0x3f	; 63
    6112:	f8 94       	cli
    6114:	de bf       	out	0x3e, r29	; 62
    6116:	0f be       	out	0x3f, r0	; 63
    6118:	cd bf       	out	0x3d, r28	; 61
    611a:	6b 83       	std	Y+3, r22	; 0x03
    611c:	7c 83       	std	Y+4, r23	; 0x04
    611e:	8d 83       	std	Y+5, r24	; 0x05
    6120:	9e 83       	std	Y+6, r25	; 0x06
    6122:	2f 83       	std	Y+7, r18	; 0x07
    6124:	38 87       	std	Y+8, r19	; 0x08
    6126:	49 87       	std	Y+9, r20	; 0x09
    6128:	5a 87       	std	Y+10, r21	; 0x0a
    612a:	1c 87       	std	Y+12, r17	; 0x0c
    612c:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    612e:	8f 81       	ldd	r24, Y+7	; 0x07
    6130:	98 85       	ldd	r25, Y+8	; 0x08
    6132:	a9 85       	ldd	r26, Y+9	; 0x09
    6134:	ba 85       	ldd	r27, Y+10	; 0x0a
    6136:	80 93 8c 0f 	sts	0x0F8C, r24	; 0x800f8c <remaining_len.3222>
    613a:	90 93 8d 0f 	sts	0x0F8D, r25	; 0x800f8d <remaining_len.3222+0x1>
    613e:	a0 93 8e 0f 	sts	0x0F8E, r26	; 0x800f8e <remaining_len.3222+0x2>
    6142:	b0 93 8f 0f 	sts	0x0F8F, r27	; 0x800f8f <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    6146:	8b 85       	ldd	r24, Y+11	; 0x0b
    6148:	9c 85       	ldd	r25, Y+12	; 0x0c
    614a:	9a 83       	std	Y+2, r25	; 0x02
    614c:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    614e:	8b 81       	ldd	r24, Y+3	; 0x03
    6150:	9c 81       	ldd	r25, Y+4	; 0x04
    6152:	ad 81       	ldd	r26, Y+5	; 0x05
    6154:	be 81       	ldd	r27, Y+6	; 0x06
    6156:	88 27       	eor	r24, r24
    6158:	9f 5f       	subi	r25, 0xFF	; 255
    615a:	af 4f       	sbci	r26, 0xFF	; 255
    615c:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    615e:	80 93 90 0f 	sts	0x0F90, r24	; 0x800f90 <next_page_addr.3224>
    6162:	90 93 91 0f 	sts	0x0F91, r25	; 0x800f91 <next_page_addr.3224+0x1>
    6166:	a0 93 92 0f 	sts	0x0F92, r26	; 0x800f92 <next_page_addr.3224+0x2>
    616a:	b0 93 93 0f 	sts	0x0F93, r27	; 0x800f93 <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    616e:	8b 81       	ldd	r24, Y+3	; 0x03
    6170:	9c 81       	ldd	r25, Y+4	; 0x04
    6172:	ad 81       	ldd	r26, Y+5	; 0x05
    6174:	be 81       	ldd	r27, Y+6	; 0x06
    6176:	88 27       	eor	r24, r24
    6178:	04 e9       	ldi	r16, 0x94	; 148
    617a:	1f e0       	ldi	r17, 0x0F	; 15
    617c:	20 e0       	ldi	r18, 0x00	; 0
    617e:	31 e0       	ldi	r19, 0x01	; 1
    6180:	40 e0       	ldi	r20, 0x00	; 0
    6182:	50 e0       	ldi	r21, 0x00	; 0
    6184:	bc 01       	movw	r22, r24
    6186:	cd 01       	movw	r24, r26
    6188:	0e 94 72 31 	call	0x62e4	; 0x62e4 <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    618c:	24 e9       	ldi	r18, 0x94	; 148
    618e:	3f e0       	ldi	r19, 0x0F	; 15
    6190:	40 e0       	ldi	r20, 0x00	; 0
    6192:	51 e0       	ldi	r21, 0x01	; 1
    6194:	60 e0       	ldi	r22, 0x00	; 0
    6196:	70 e0       	ldi	r23, 0x00	; 0
    6198:	cb 01       	movw	r24, r22
    619a:	0e 94 ba 5b 	call	0xb774	; 0xb774 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    619e:	20 91 8c 0f 	lds	r18, 0x0F8C	; 0x800f8c <remaining_len.3222>
    61a2:	30 91 8d 0f 	lds	r19, 0x0F8D	; 0x800f8d <remaining_len.3222+0x1>
    61a6:	40 91 8e 0f 	lds	r20, 0x0F8E	; 0x800f8e <remaining_len.3222+0x2>
    61aa:	50 91 8f 0f 	lds	r21, 0x0F8F	; 0x800f8f <remaining_len.3222+0x3>
    61ae:	8b 81       	ldd	r24, Y+3	; 0x03
    61b0:	9c 81       	ldd	r25, Y+4	; 0x04
    61b2:	ad 81       	ldd	r26, Y+5	; 0x05
    61b4:	be 81       	ldd	r27, Y+6	; 0x06
    61b6:	28 0f       	add	r18, r24
    61b8:	39 1f       	adc	r19, r25
    61ba:	4a 1f       	adc	r20, r26
    61bc:	5b 1f       	adc	r21, r27
    61be:	80 91 90 0f 	lds	r24, 0x0F90	; 0x800f90 <next_page_addr.3224>
    61c2:	90 91 91 0f 	lds	r25, 0x0F91	; 0x800f91 <next_page_addr.3224+0x1>
    61c6:	a0 91 92 0f 	lds	r26, 0x0F92	; 0x800f92 <next_page_addr.3224+0x2>
    61ca:	b0 91 93 0f 	lds	r27, 0x0F93	; 0x800f93 <next_page_addr.3224+0x3>
    61ce:	82 17       	cp	r24, r18
    61d0:	93 07       	cpc	r25, r19
    61d2:	a4 07       	cpc	r26, r20
    61d4:	b5 07       	cpc	r27, r21
    61d6:	a0 f4       	brcc	.+40     	; 0x6200 <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    61d8:	80 91 90 0f 	lds	r24, 0x0F90	; 0x800f90 <next_page_addr.3224>
    61dc:	90 91 91 0f 	lds	r25, 0x0F91	; 0x800f91 <next_page_addr.3224+0x1>
    61e0:	a0 91 92 0f 	lds	r26, 0x0F92	; 0x800f92 <next_page_addr.3224+0x2>
    61e4:	b0 91 93 0f 	lds	r27, 0x0F93	; 0x800f93 <next_page_addr.3224+0x3>
    61e8:	9c 01       	movw	r18, r24
    61ea:	8b 81       	ldd	r24, Y+3	; 0x03
    61ec:	9c 81       	ldd	r25, Y+4	; 0x04
    61ee:	79 01       	movw	r14, r18
    61f0:	e8 1a       	sub	r14, r24
    61f2:	f9 0a       	sbc	r15, r25
    61f4:	c7 01       	movw	r24, r14
    61f6:	90 93 95 10 	sts	0x1095, r25	; 0x801095 <current_len.3225+0x1>
    61fa:	80 93 94 10 	sts	0x1094, r24	; 0x801094 <current_len.3225>
    61fe:	0c c0       	rjmp	.+24     	; 0x6218 <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    6200:	80 91 8c 0f 	lds	r24, 0x0F8C	; 0x800f8c <remaining_len.3222>
    6204:	90 91 8d 0f 	lds	r25, 0x0F8D	; 0x800f8d <remaining_len.3222+0x1>
    6208:	a0 91 8e 0f 	lds	r26, 0x0F8E	; 0x800f8e <remaining_len.3222+0x2>
    620c:	b0 91 8f 0f 	lds	r27, 0x0F8F	; 0x800f8f <remaining_len.3222+0x3>
    6210:	90 93 95 10 	sts	0x1095, r25	; 0x801095 <current_len.3225+0x1>
    6214:	80 93 94 10 	sts	0x1094, r24	; 0x801094 <current_len.3225>
		}

		remaining_len -= current_len;
    6218:	20 91 8c 0f 	lds	r18, 0x0F8C	; 0x800f8c <remaining_len.3222>
    621c:	30 91 8d 0f 	lds	r19, 0x0F8D	; 0x800f8d <remaining_len.3222+0x1>
    6220:	40 91 8e 0f 	lds	r20, 0x0F8E	; 0x800f8e <remaining_len.3222+0x2>
    6224:	50 91 8f 0f 	lds	r21, 0x0F8F	; 0x800f8f <remaining_len.3222+0x3>
    6228:	80 91 94 10 	lds	r24, 0x1094	; 0x801094 <current_len.3225>
    622c:	90 91 95 10 	lds	r25, 0x1095	; 0x801095 <current_len.3225+0x1>
    6230:	cc 01       	movw	r24, r24
    6232:	a0 e0       	ldi	r26, 0x00	; 0
    6234:	b0 e0       	ldi	r27, 0x00	; 0
    6236:	79 01       	movw	r14, r18
    6238:	8a 01       	movw	r16, r20
    623a:	e8 1a       	sub	r14, r24
    623c:	f9 0a       	sbc	r15, r25
    623e:	0a 0b       	sbc	r16, r26
    6240:	1b 0b       	sbc	r17, r27
    6242:	d8 01       	movw	r26, r16
    6244:	c7 01       	movw	r24, r14
    6246:	80 93 8c 0f 	sts	0x0F8C, r24	; 0x800f8c <remaining_len.3222>
    624a:	90 93 8d 0f 	sts	0x0F8D, r25	; 0x800f8d <remaining_len.3222+0x1>
    624e:	a0 93 8e 0f 	sts	0x0F8E, r26	; 0x800f8e <remaining_len.3222+0x2>
    6252:	b0 93 8f 0f 	sts	0x0F8F, r27	; 0x800f8f <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    6256:	40 91 94 10 	lds	r20, 0x1094	; 0x801094 <current_len.3225>
    625a:	50 91 95 10 	lds	r21, 0x1095	; 0x801095 <current_len.3225+0x1>
    625e:	29 81       	ldd	r18, Y+1	; 0x01
    6260:	3a 81       	ldd	r19, Y+2	; 0x02
    6262:	8b 81       	ldd	r24, Y+3	; 0x03
    6264:	9c 81       	ldd	r25, Y+4	; 0x04
    6266:	ad 81       	ldd	r26, Y+5	; 0x05
    6268:	be 81       	ldd	r27, Y+6	; 0x06
    626a:	bc 01       	movw	r22, r24
    626c:	cd 01       	movw	r24, r26
    626e:	0e 94 ba 5b 	call	0xb774	; 0xb774 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    6272:	8b 81       	ldd	r24, Y+3	; 0x03
    6274:	9c 81       	ldd	r25, Y+4	; 0x04
    6276:	ad 81       	ldd	r26, Y+5	; 0x05
    6278:	be 81       	ldd	r27, Y+6	; 0x06
    627a:	bc 01       	movw	r22, r24
    627c:	cd 01       	movw	r24, r26
    627e:	0e 94 c7 5c 	call	0xb98e	; 0xb98e <flash_program_page>
		flash_addr = next_page_addr;
    6282:	80 91 90 0f 	lds	r24, 0x0F90	; 0x800f90 <next_page_addr.3224>
    6286:	90 91 91 0f 	lds	r25, 0x0F91	; 0x800f91 <next_page_addr.3224+0x1>
    628a:	a0 91 92 0f 	lds	r26, 0x0F92	; 0x800f92 <next_page_addr.3224+0x2>
    628e:	b0 91 93 0f 	lds	r27, 0x0F93	; 0x800f93 <next_page_addr.3224+0x3>
    6292:	8b 83       	std	Y+3, r24	; 0x03
    6294:	9c 83       	std	Y+4, r25	; 0x04
    6296:	ad 83       	std	Y+5, r26	; 0x05
    6298:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    629a:	80 91 94 10 	lds	r24, 0x1094	; 0x801094 <current_len.3225>
    629e:	90 91 95 10 	lds	r25, 0x1095	; 0x801095 <current_len.3225+0x1>
    62a2:	29 81       	ldd	r18, Y+1	; 0x01
    62a4:	3a 81       	ldd	r19, Y+2	; 0x02
    62a6:	82 0f       	add	r24, r18
    62a8:	93 1f       	adc	r25, r19
    62aa:	9a 83       	std	Y+2, r25	; 0x02
    62ac:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    62ae:	80 91 8c 0f 	lds	r24, 0x0F8C	; 0x800f8c <remaining_len.3222>
    62b2:	90 91 8d 0f 	lds	r25, 0x0F8D	; 0x800f8d <remaining_len.3222+0x1>
    62b6:	a0 91 8e 0f 	lds	r26, 0x0F8E	; 0x800f8e <remaining_len.3222+0x2>
    62ba:	b0 91 8f 0f 	lds	r27, 0x0F8F	; 0x800f8f <remaining_len.3222+0x3>
    62be:	89 2b       	or	r24, r25
    62c0:	8a 2b       	or	r24, r26
    62c2:	8b 2b       	or	r24, r27
    62c4:	09 f0       	breq	.+2      	; 0x62c8 <flash_write+0x1ca>
    62c6:	43 cf       	rjmp	.-378    	; 0x614e <flash_write+0x50>
	                               * be written to the next page */
}
    62c8:	00 00       	nop
    62ca:	2c 96       	adiw	r28, 0x0c	; 12
    62cc:	0f b6       	in	r0, 0x3f	; 63
    62ce:	f8 94       	cli
    62d0:	de bf       	out	0x3e, r29	; 62
    62d2:	0f be       	out	0x3f, r0	; 63
    62d4:	cd bf       	out	0x3d, r28	; 61
    62d6:	df 91       	pop	r29
    62d8:	cf 91       	pop	r28
    62da:	1f 91       	pop	r17
    62dc:	0f 91       	pop	r16
    62de:	ff 90       	pop	r15
    62e0:	ef 90       	pop	r14
    62e2:	08 95       	ret

000062e4 <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    62e4:	0f 93       	push	r16
    62e6:	1f 93       	push	r17
    62e8:	cf 93       	push	r28
    62ea:	df 93       	push	r29
    62ec:	cd b7       	in	r28, 0x3d	; 61
    62ee:	de b7       	in	r29, 0x3e	; 62
    62f0:	62 97       	sbiw	r28, 0x12	; 18
    62f2:	0f b6       	in	r0, 0x3f	; 63
    62f4:	f8 94       	cli
    62f6:	de bf       	out	0x3e, r29	; 62
    62f8:	0f be       	out	0x3f, r0	; 63
    62fa:	cd bf       	out	0x3d, r28	; 61
    62fc:	69 87       	std	Y+9, r22	; 0x09
    62fe:	7a 87       	std	Y+10, r23	; 0x0a
    6300:	8b 87       	std	Y+11, r24	; 0x0b
    6302:	9c 87       	std	Y+12, r25	; 0x0c
    6304:	2d 87       	std	Y+13, r18	; 0x0d
    6306:	3e 87       	std	Y+14, r19	; 0x0e
    6308:	4f 87       	std	Y+15, r20	; 0x0f
    630a:	58 8b       	std	Y+16, r21	; 0x10
    630c:	1a 8b       	std	Y+18, r17	; 0x12
    630e:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    6310:	0e 94 5f 30 	call	0x60be	; 0x60be <cpu_irq_save>
    6314:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    6316:	1a 82       	std	Y+2, r1	; 0x02
    6318:	19 82       	std	Y+1, r1	; 0x01
    631a:	29 c0       	rjmp	.+82     	; 0x636e <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    631c:	29 89       	ldd	r18, Y+17	; 0x11
    631e:	3a 89       	ldd	r19, Y+18	; 0x12
    6320:	89 81       	ldd	r24, Y+1	; 0x01
    6322:	9a 81       	ldd	r25, Y+2	; 0x02
    6324:	b9 01       	movw	r22, r18
    6326:	68 0f       	add	r22, r24
    6328:	79 1f       	adc	r23, r25
    632a:	89 85       	ldd	r24, Y+9	; 0x09
    632c:	9a 85       	ldd	r25, Y+10	; 0x0a
    632e:	ab 85       	ldd	r26, Y+11	; 0x0b
    6330:	bc 85       	ldd	r27, Y+12	; 0x0c
    6332:	9c 01       	movw	r18, r24
    6334:	ad 01       	movw	r20, r26
    6336:	2f 5f       	subi	r18, 0xFF	; 255
    6338:	3f 4f       	sbci	r19, 0xFF	; 255
    633a:	4f 4f       	sbci	r20, 0xFF	; 255
    633c:	5f 4f       	sbci	r21, 0xFF	; 255
    633e:	29 87       	std	Y+9, r18	; 0x09
    6340:	3a 87       	std	Y+10, r19	; 0x0a
    6342:	4b 87       	std	Y+11, r20	; 0x0b
    6344:	5c 87       	std	Y+12, r21	; 0x0c
    6346:	8c 83       	std	Y+4, r24	; 0x04
    6348:	9d 83       	std	Y+5, r25	; 0x05
    634a:	ae 83       	std	Y+6, r26	; 0x06
    634c:	bf 83       	std	Y+7, r27	; 0x07
    634e:	8c 81       	ldd	r24, Y+4	; 0x04
    6350:	9d 81       	ldd	r25, Y+5	; 0x05
    6352:	ae 81       	ldd	r26, Y+6	; 0x06
    6354:	bf 81       	ldd	r27, Y+7	; 0x07
    6356:	ab bf       	out	0x3b, r26	; 59
    6358:	fc 01       	movw	r30, r24
    635a:	87 91       	elpm	r24, Z+
    635c:	88 87       	std	Y+8, r24	; 0x08
    635e:	88 85       	ldd	r24, Y+8	; 0x08
    6360:	fb 01       	movw	r30, r22
    6362:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    6364:	89 81       	ldd	r24, Y+1	; 0x01
    6366:	9a 81       	ldd	r25, Y+2	; 0x02
    6368:	01 96       	adiw	r24, 0x01	; 1
    636a:	9a 83       	std	Y+2, r25	; 0x02
    636c:	89 83       	std	Y+1, r24	; 0x01
    636e:	89 81       	ldd	r24, Y+1	; 0x01
    6370:	9a 81       	ldd	r25, Y+2	; 0x02
    6372:	9c 01       	movw	r18, r24
    6374:	40 e0       	ldi	r20, 0x00	; 0
    6376:	50 e0       	ldi	r21, 0x00	; 0
    6378:	8d 85       	ldd	r24, Y+13	; 0x0d
    637a:	9e 85       	ldd	r25, Y+14	; 0x0e
    637c:	af 85       	ldd	r26, Y+15	; 0x0f
    637e:	b8 89       	ldd	r27, Y+16	; 0x10
    6380:	28 17       	cp	r18, r24
    6382:	39 07       	cpc	r19, r25
    6384:	4a 07       	cpc	r20, r26
    6386:	5b 07       	cpc	r21, r27
    6388:	48 f2       	brcs	.-110    	; 0x631c <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    638a:	8b 81       	ldd	r24, Y+3	; 0x03
    638c:	0e 94 6f 30 	call	0x60de	; 0x60de <cpu_irq_restore>
}
    6390:	00 00       	nop
    6392:	62 96       	adiw	r28, 0x12	; 18
    6394:	0f b6       	in	r0, 0x3f	; 63
    6396:	f8 94       	cli
    6398:	de bf       	out	0x3e, r29	; 62
    639a:	0f be       	out	0x3f, r0	; 63
    639c:	cd bf       	out	0x3d, r28	; 61
    639e:	df 91       	pop	r29
    63a0:	cf 91       	pop	r28
    63a2:	1f 91       	pop	r17
    63a4:	0f 91       	pop	r16
    63a6:	08 95       	ret

000063a8 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    63a8:	cf 93       	push	r28
    63aa:	df 93       	push	r29
    63ac:	1f 92       	push	r1
    63ae:	cd b7       	in	r28, 0x3d	; 61
    63b0:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    63b2:	8f e5       	ldi	r24, 0x5F	; 95
    63b4:	90 e0       	ldi	r25, 0x00	; 0
    63b6:	fc 01       	movw	r30, r24
    63b8:	80 81       	ld	r24, Z
    63ba:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    63bc:	f8 94       	cli
	return flags;
    63be:	89 81       	ldd	r24, Y+1	; 0x01
}
    63c0:	0f 90       	pop	r0
    63c2:	df 91       	pop	r29
    63c4:	cf 91       	pop	r28
    63c6:	08 95       	ret

000063c8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    63c8:	cf 93       	push	r28
    63ca:	df 93       	push	r29
    63cc:	1f 92       	push	r1
    63ce:	cd b7       	in	r28, 0x3d	; 61
    63d0:	de b7       	in	r29, 0x3e	; 62
    63d2:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    63d4:	8f e5       	ldi	r24, 0x5F	; 95
    63d6:	90 e0       	ldi	r25, 0x00	; 0
    63d8:	29 81       	ldd	r18, Y+1	; 0x01
    63da:	fc 01       	movw	r30, r24
    63dc:	20 83       	st	Z, r18
}
    63de:	00 00       	nop
    63e0:	0f 90       	pop	r0
    63e2:	df 91       	pop	r29
    63e4:	cf 91       	pop	r28
    63e6:	08 95       	ret

000063e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    63e8:	cf 93       	push	r28
    63ea:	df 93       	push	r29
    63ec:	00 d0       	rcall	.+0      	; 0x63ee <sysclk_enable_peripheral_clock+0x6>
    63ee:	cd b7       	in	r28, 0x3d	; 61
    63f0:	de b7       	in	r29, 0x3e	; 62
    63f2:	9a 83       	std	Y+2, r25	; 0x02
    63f4:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    63f6:	89 81       	ldd	r24, Y+1	; 0x01
    63f8:	9a 81       	ldd	r25, Y+2	; 0x02
    63fa:	89 2b       	or	r24, r25
    63fc:	09 f4       	brne	.+2      	; 0x6400 <sysclk_enable_peripheral_clock+0x18>
    63fe:	7b c0       	rjmp	.+246    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    6400:	89 81       	ldd	r24, Y+1	; 0x01
    6402:	9a 81       	ldd	r25, Y+2	; 0x02
    6404:	88 37       	cpi	r24, 0x78	; 120
    6406:	91 05       	cpc	r25, r1
    6408:	49 f4       	brne	.+18     	; 0x641c <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    640a:	61 e0       	ldi	r22, 0x01	; 1
    640c:	80 e0       	ldi	r24, 0x00	; 0
    640e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    6412:	60 e1       	ldi	r22, 0x10	; 16
    6414:	80 e0       	ldi	r24, 0x00	; 0
    6416:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    641a:	6d c0       	rjmp	.+218    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    641c:	89 81       	ldd	r24, Y+1	; 0x01
    641e:	9a 81       	ldd	r25, Y+2	; 0x02
    6420:	80 3c       	cpi	r24, 0xC0	; 192
    6422:	91 05       	cpc	r25, r1
    6424:	29 f4       	brne	.+10     	; 0x6430 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6426:	62 e0       	ldi	r22, 0x02	; 2
    6428:	80 e0       	ldi	r24, 0x00	; 0
    642a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    642e:	63 c0       	rjmp	.+198    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    6430:	89 81       	ldd	r24, Y+1	; 0x01
    6432:	9a 81       	ldd	r25, Y+2	; 0x02
    6434:	8c 34       	cpi	r24, 0x4C	; 76
    6436:	91 05       	cpc	r25, r1
    6438:	29 f4       	brne	.+10     	; 0x6444 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    643a:	64 e0       	ldi	r22, 0x04	; 4
    643c:	80 e0       	ldi	r24, 0x00	; 0
    643e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6442:	59 c0       	rjmp	.+178    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    6444:	89 81       	ldd	r24, Y+1	; 0x01
    6446:	9a 81       	ldd	r25, Y+2	; 0x02
    6448:	80 38       	cpi	r24, 0x80	; 128
    644a:	91 05       	cpc	r25, r1
    644c:	29 f4       	brne	.+10     	; 0x6458 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    644e:	68 e0       	ldi	r22, 0x08	; 8
    6450:	80 e0       	ldi	r24, 0x00	; 0
    6452:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6456:	4f c0       	rjmp	.+158    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    6458:	89 81       	ldd	r24, Y+1	; 0x01
    645a:	9a 81       	ldd	r25, Y+2	; 0x02
    645c:	84 34       	cpi	r24, 0x44	; 68
    645e:	91 05       	cpc	r25, r1
    6460:	29 f4       	brne	.+10     	; 0x646c <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    6462:	60 e2       	ldi	r22, 0x20	; 32
    6464:	80 e0       	ldi	r24, 0x00	; 0
    6466:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    646a:	45 c0       	rjmp	.+138    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    646c:	89 81       	ldd	r24, Y+1	; 0x01
    646e:	9a 81       	ldd	r25, Y+2	; 0x02
    6470:	80 3b       	cpi	r24, 0xB0	; 176
    6472:	91 05       	cpc	r25, r1
    6474:	29 f4       	brne	.+10     	; 0x6480 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    6476:	60 e4       	ldi	r22, 0x40	; 64
    6478:	80 e0       	ldi	r24, 0x00	; 0
    647a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    647e:	3b c0       	rjmp	.+118    	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    6480:	89 81       	ldd	r24, Y+1	; 0x01
    6482:	9a 81       	ldd	r25, Y+2	; 0x02
    6484:	88 3b       	cpi	r24, 0xB8	; 184
    6486:	91 05       	cpc	r25, r1
    6488:	29 f4       	brne	.+10     	; 0x6494 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    648a:	60 e8       	ldi	r22, 0x80	; 128
    648c:	80 e0       	ldi	r24, 0x00	; 0
    648e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6492:	31 c0       	rjmp	.+98     	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    6494:	89 81       	ldd	r24, Y+1	; 0x01
    6496:	9a 81       	ldd	r25, Y+2	; 0x02
    6498:	88 3c       	cpi	r24, 0xC8	; 200
    649a:	91 05       	cpc	r25, r1
    649c:	29 f4       	brne	.+10     	; 0x64a8 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    649e:	61 e0       	ldi	r22, 0x01	; 1
    64a0:	81 e0       	ldi	r24, 0x01	; 1
    64a2:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64a6:	27 c0       	rjmp	.+78     	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    64a8:	89 81       	ldd	r24, Y+1	; 0x01
    64aa:	9a 81       	ldd	r25, Y+2	; 0x02
    64ac:	80 39       	cpi	r24, 0x90	; 144
    64ae:	91 05       	cpc	r25, r1
    64b0:	29 f4       	brne	.+10     	; 0x64bc <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    64b2:	68 e0       	ldi	r22, 0x08	; 8
    64b4:	81 e0       	ldi	r24, 0x01	; 1
    64b6:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64ba:	1d c0       	rjmp	.+58     	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    64bc:	89 81       	ldd	r24, Y+1	; 0x01
    64be:	9a 81       	ldd	r25, Y+2	; 0x02
    64c0:	80 3a       	cpi	r24, 0xA0	; 160
    64c2:	91 05       	cpc	r25, r1
    64c4:	29 f4       	brne	.+10     	; 0x64d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    64c6:	60 e1       	ldi	r22, 0x10	; 16
    64c8:	81 e0       	ldi	r24, 0x01	; 1
    64ca:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64ce:	13 c0       	rjmp	.+38     	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    64d0:	89 81       	ldd	r24, Y+1	; 0x01
    64d2:	9a 81       	ldd	r25, Y+2	; 0x02
    64d4:	80 32       	cpi	r24, 0x20	; 32
    64d6:	91 40       	sbci	r25, 0x01	; 1
    64d8:	29 f4       	brne	.+10     	; 0x64e4 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    64da:	60 e2       	ldi	r22, 0x20	; 32
    64dc:	81 e0       	ldi	r24, 0x01	; 1
    64de:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64e2:	09 c0       	rjmp	.+18     	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    64e4:	89 81       	ldd	r24, Y+1	; 0x01
    64e6:	9a 81       	ldd	r25, Y+2	; 0x02
    64e8:	83 34       	cpi	r24, 0x43	; 67
    64ea:	91 40       	sbci	r25, 0x01	; 1
    64ec:	21 f4       	brne	.+8      	; 0x64f6 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    64ee:	60 e4       	ldi	r22, 0x40	; 64
    64f0:	81 e0       	ldi	r24, 0x01	; 1
    64f2:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64f6:	00 00       	nop
    64f8:	0f 90       	pop	r0
    64fa:	0f 90       	pop	r0
    64fc:	df 91       	pop	r29
    64fe:	cf 91       	pop	r28
    6500:	08 95       	ret

00006502 <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    6502:	cf 93       	push	r28
    6504:	df 93       	push	r29
    6506:	00 d0       	rcall	.+0      	; 0x6508 <sysclk_disable_peripheral_clock+0x6>
    6508:	cd b7       	in	r28, 0x3d	; 61
    650a:	de b7       	in	r29, 0x3e	; 62
    650c:	9a 83       	std	Y+2, r25	; 0x02
    650e:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    6510:	89 81       	ldd	r24, Y+1	; 0x01
    6512:	9a 81       	ldd	r25, Y+2	; 0x02
    6514:	89 2b       	or	r24, r25
    6516:	09 f4       	brne	.+2      	; 0x651a <sysclk_disable_peripheral_clock+0x18>
    6518:	7b c0       	rjmp	.+246    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    651a:	89 81       	ldd	r24, Y+1	; 0x01
    651c:	9a 81       	ldd	r25, Y+2	; 0x02
    651e:	88 37       	cpi	r24, 0x78	; 120
    6520:	91 05       	cpc	r25, r1
    6522:	49 f4       	brne	.+18     	; 0x6536 <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    6524:	61 e0       	ldi	r22, 0x01	; 1
    6526:	80 e0       	ldi	r24, 0x00	; 0
    6528:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    652c:	60 e1       	ldi	r22, 0x10	; 16
    652e:	80 e0       	ldi	r24, 0x00	; 0
    6530:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6534:	6d c0       	rjmp	.+218    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    6536:	89 81       	ldd	r24, Y+1	; 0x01
    6538:	9a 81       	ldd	r25, Y+2	; 0x02
    653a:	80 3c       	cpi	r24, 0xC0	; 192
    653c:	91 05       	cpc	r25, r1
    653e:	29 f4       	brne	.+10     	; 0x654a <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    6540:	62 e0       	ldi	r22, 0x02	; 2
    6542:	80 e0       	ldi	r24, 0x00	; 0
    6544:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6548:	63 c0       	rjmp	.+198    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    654a:	89 81       	ldd	r24, Y+1	; 0x01
    654c:	9a 81       	ldd	r25, Y+2	; 0x02
    654e:	8c 34       	cpi	r24, 0x4C	; 76
    6550:	91 05       	cpc	r25, r1
    6552:	29 f4       	brne	.+10     	; 0x655e <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    6554:	64 e0       	ldi	r22, 0x04	; 4
    6556:	80 e0       	ldi	r24, 0x00	; 0
    6558:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    655c:	59 c0       	rjmp	.+178    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    655e:	89 81       	ldd	r24, Y+1	; 0x01
    6560:	9a 81       	ldd	r25, Y+2	; 0x02
    6562:	80 38       	cpi	r24, 0x80	; 128
    6564:	91 05       	cpc	r25, r1
    6566:	29 f4       	brne	.+10     	; 0x6572 <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    6568:	68 e0       	ldi	r22, 0x08	; 8
    656a:	80 e0       	ldi	r24, 0x00	; 0
    656c:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6570:	4f c0       	rjmp	.+158    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    6572:	89 81       	ldd	r24, Y+1	; 0x01
    6574:	9a 81       	ldd	r25, Y+2	; 0x02
    6576:	84 34       	cpi	r24, 0x44	; 68
    6578:	91 05       	cpc	r25, r1
    657a:	29 f4       	brne	.+10     	; 0x6586 <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    657c:	60 e2       	ldi	r22, 0x20	; 32
    657e:	80 e0       	ldi	r24, 0x00	; 0
    6580:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6584:	45 c0       	rjmp	.+138    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    6586:	89 81       	ldd	r24, Y+1	; 0x01
    6588:	9a 81       	ldd	r25, Y+2	; 0x02
    658a:	80 3b       	cpi	r24, 0xB0	; 176
    658c:	91 05       	cpc	r25, r1
    658e:	29 f4       	brne	.+10     	; 0x659a <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    6590:	60 e4       	ldi	r22, 0x40	; 64
    6592:	80 e0       	ldi	r24, 0x00	; 0
    6594:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6598:	3b c0       	rjmp	.+118    	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    659a:	89 81       	ldd	r24, Y+1	; 0x01
    659c:	9a 81       	ldd	r25, Y+2	; 0x02
    659e:	88 3b       	cpi	r24, 0xB8	; 184
    65a0:	91 05       	cpc	r25, r1
    65a2:	29 f4       	brne	.+10     	; 0x65ae <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    65a4:	60 e8       	ldi	r22, 0x80	; 128
    65a6:	80 e0       	ldi	r24, 0x00	; 0
    65a8:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    65ac:	31 c0       	rjmp	.+98     	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    65ae:	89 81       	ldd	r24, Y+1	; 0x01
    65b0:	9a 81       	ldd	r25, Y+2	; 0x02
    65b2:	88 3c       	cpi	r24, 0xC8	; 200
    65b4:	91 05       	cpc	r25, r1
    65b6:	29 f4       	brne	.+10     	; 0x65c2 <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    65b8:	61 e0       	ldi	r22, 0x01	; 1
    65ba:	81 e0       	ldi	r24, 0x01	; 1
    65bc:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    65c0:	27 c0       	rjmp	.+78     	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    65c2:	89 81       	ldd	r24, Y+1	; 0x01
    65c4:	9a 81       	ldd	r25, Y+2	; 0x02
    65c6:	80 39       	cpi	r24, 0x90	; 144
    65c8:	91 05       	cpc	r25, r1
    65ca:	29 f4       	brne	.+10     	; 0x65d6 <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    65cc:	68 e0       	ldi	r22, 0x08	; 8
    65ce:	81 e0       	ldi	r24, 0x01	; 1
    65d0:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    65d4:	1d c0       	rjmp	.+58     	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    65d6:	89 81       	ldd	r24, Y+1	; 0x01
    65d8:	9a 81       	ldd	r25, Y+2	; 0x02
    65da:	80 3a       	cpi	r24, 0xA0	; 160
    65dc:	91 05       	cpc	r25, r1
    65de:	29 f4       	brne	.+10     	; 0x65ea <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    65e0:	60 e1       	ldi	r22, 0x10	; 16
    65e2:	81 e0       	ldi	r24, 0x01	; 1
    65e4:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    65e8:	13 c0       	rjmp	.+38     	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    65ea:	89 81       	ldd	r24, Y+1	; 0x01
    65ec:	9a 81       	ldd	r25, Y+2	; 0x02
    65ee:	80 32       	cpi	r24, 0x20	; 32
    65f0:	91 40       	sbci	r25, 0x01	; 1
    65f2:	29 f4       	brne	.+10     	; 0x65fe <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    65f4:	60 e2       	ldi	r22, 0x20	; 32
    65f6:	81 e0       	ldi	r24, 0x01	; 1
    65f8:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    65fc:	09 c0       	rjmp	.+18     	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    65fe:	89 81       	ldd	r24, Y+1	; 0x01
    6600:	9a 81       	ldd	r25, Y+2	; 0x02
    6602:	83 34       	cpi	r24, 0x43	; 67
    6604:	91 40       	sbci	r25, 0x01	; 1
    6606:	21 f4       	brne	.+8      	; 0x6610 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    6608:	60 e4       	ldi	r22, 0x40	; 64
    660a:	81 e0       	ldi	r24, 0x01	; 1
    660c:	0e 94 5d 45 	call	0x8aba	; 0x8aba <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6610:	00 00       	nop
    6612:	0f 90       	pop	r0
    6614:	0f 90       	pop	r0
    6616:	df 91       	pop	r29
    6618:	cf 91       	pop	r28
    661a:	08 95       	ret

0000661c <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    661c:	1f 92       	push	r1
    661e:	0f 92       	push	r0
    6620:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6624:	0f 92       	push	r0
    6626:	11 24       	eor	r1, r1
    6628:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    662c:	0f 92       	push	r0
    662e:	2f 93       	push	r18
    6630:	3f 93       	push	r19
    6632:	4f 93       	push	r20
    6634:	5f 93       	push	r21
    6636:	6f 93       	push	r22
    6638:	7f 93       	push	r23
    663a:	8f 93       	push	r24
    663c:	9f 93       	push	r25
    663e:	af 93       	push	r26
    6640:	bf 93       	push	r27
    6642:	ef 93       	push	r30
    6644:	ff 93       	push	r31
    6646:	cf 93       	push	r28
    6648:	df 93       	push	r29
    664a:	cd b7       	in	r28, 0x3d	; 61
    664c:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    664e:	80 91 96 10 	lds	r24, 0x1096	; 0x801096 <tc_tccr1_ovf_callback>
    6652:	90 91 97 10 	lds	r25, 0x1097	; 0x801097 <tc_tccr1_ovf_callback+0x1>
    6656:	89 2b       	or	r24, r25
    6658:	31 f0       	breq	.+12     	; 0x6666 <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    665a:	80 91 96 10 	lds	r24, 0x1096	; 0x801096 <tc_tccr1_ovf_callback>
    665e:	90 91 97 10 	lds	r25, 0x1097	; 0x801097 <tc_tccr1_ovf_callback+0x1>
    6662:	fc 01       	movw	r30, r24
    6664:	09 95       	icall
	}
}
    6666:	00 00       	nop
    6668:	df 91       	pop	r29
    666a:	cf 91       	pop	r28
    666c:	ff 91       	pop	r31
    666e:	ef 91       	pop	r30
    6670:	bf 91       	pop	r27
    6672:	af 91       	pop	r26
    6674:	9f 91       	pop	r25
    6676:	8f 91       	pop	r24
    6678:	7f 91       	pop	r23
    667a:	6f 91       	pop	r22
    667c:	5f 91       	pop	r21
    667e:	4f 91       	pop	r20
    6680:	3f 91       	pop	r19
    6682:	2f 91       	pop	r18
    6684:	0f 90       	pop	r0
    6686:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    668a:	0f 90       	pop	r0
    668c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6690:	0f 90       	pop	r0
    6692:	1f 90       	pop	r1
    6694:	18 95       	reti

00006696 <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    6696:	1f 92       	push	r1
    6698:	0f 92       	push	r0
    669a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    669e:	0f 92       	push	r0
    66a0:	11 24       	eor	r1, r1
    66a2:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66a6:	0f 92       	push	r0
    66a8:	2f 93       	push	r18
    66aa:	3f 93       	push	r19
    66ac:	4f 93       	push	r20
    66ae:	5f 93       	push	r21
    66b0:	6f 93       	push	r22
    66b2:	7f 93       	push	r23
    66b4:	8f 93       	push	r24
    66b6:	9f 93       	push	r25
    66b8:	af 93       	push	r26
    66ba:	bf 93       	push	r27
    66bc:	ef 93       	push	r30
    66be:	ff 93       	push	r31
    66c0:	cf 93       	push	r28
    66c2:	df 93       	push	r29
    66c4:	cd b7       	in	r28, 0x3d	; 61
    66c6:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    66c8:	80 91 98 10 	lds	r24, 0x1098	; 0x801098 <tc_tccr1_compa_callback>
    66cc:	90 91 99 10 	lds	r25, 0x1099	; 0x801099 <tc_tccr1_compa_callback+0x1>
    66d0:	89 2b       	or	r24, r25
    66d2:	31 f0       	breq	.+12     	; 0x66e0 <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    66d4:	80 91 98 10 	lds	r24, 0x1098	; 0x801098 <tc_tccr1_compa_callback>
    66d8:	90 91 99 10 	lds	r25, 0x1099	; 0x801099 <tc_tccr1_compa_callback+0x1>
    66dc:	fc 01       	movw	r30, r24
    66de:	09 95       	icall
	}
}
    66e0:	00 00       	nop
    66e2:	df 91       	pop	r29
    66e4:	cf 91       	pop	r28
    66e6:	ff 91       	pop	r31
    66e8:	ef 91       	pop	r30
    66ea:	bf 91       	pop	r27
    66ec:	af 91       	pop	r26
    66ee:	9f 91       	pop	r25
    66f0:	8f 91       	pop	r24
    66f2:	7f 91       	pop	r23
    66f4:	6f 91       	pop	r22
    66f6:	5f 91       	pop	r21
    66f8:	4f 91       	pop	r20
    66fa:	3f 91       	pop	r19
    66fc:	2f 91       	pop	r18
    66fe:	0f 90       	pop	r0
    6700:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6704:	0f 90       	pop	r0
    6706:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    670a:	0f 90       	pop	r0
    670c:	1f 90       	pop	r1
    670e:	18 95       	reti

00006710 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    6710:	1f 92       	push	r1
    6712:	0f 92       	push	r0
    6714:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6718:	0f 92       	push	r0
    671a:	11 24       	eor	r1, r1
    671c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6720:	0f 92       	push	r0
    6722:	2f 93       	push	r18
    6724:	3f 93       	push	r19
    6726:	4f 93       	push	r20
    6728:	5f 93       	push	r21
    672a:	6f 93       	push	r22
    672c:	7f 93       	push	r23
    672e:	8f 93       	push	r24
    6730:	9f 93       	push	r25
    6732:	af 93       	push	r26
    6734:	bf 93       	push	r27
    6736:	ef 93       	push	r30
    6738:	ff 93       	push	r31
    673a:	cf 93       	push	r28
    673c:	df 93       	push	r29
    673e:	cd b7       	in	r28, 0x3d	; 61
    6740:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    6742:	80 91 9a 10 	lds	r24, 0x109A	; 0x80109a <tc_tccr1_compb_callback>
    6746:	90 91 9b 10 	lds	r25, 0x109B	; 0x80109b <tc_tccr1_compb_callback+0x1>
    674a:	89 2b       	or	r24, r25
    674c:	31 f0       	breq	.+12     	; 0x675a <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    674e:	80 91 9a 10 	lds	r24, 0x109A	; 0x80109a <tc_tccr1_compb_callback>
    6752:	90 91 9b 10 	lds	r25, 0x109B	; 0x80109b <tc_tccr1_compb_callback+0x1>
    6756:	fc 01       	movw	r30, r24
    6758:	09 95       	icall
	}
}
    675a:	00 00       	nop
    675c:	df 91       	pop	r29
    675e:	cf 91       	pop	r28
    6760:	ff 91       	pop	r31
    6762:	ef 91       	pop	r30
    6764:	bf 91       	pop	r27
    6766:	af 91       	pop	r26
    6768:	9f 91       	pop	r25
    676a:	8f 91       	pop	r24
    676c:	7f 91       	pop	r23
    676e:	6f 91       	pop	r22
    6770:	5f 91       	pop	r21
    6772:	4f 91       	pop	r20
    6774:	3f 91       	pop	r19
    6776:	2f 91       	pop	r18
    6778:	0f 90       	pop	r0
    677a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    677e:	0f 90       	pop	r0
    6780:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6784:	0f 90       	pop	r0
    6786:	1f 90       	pop	r1
    6788:	18 95       	reti

0000678a <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    678a:	1f 92       	push	r1
    678c:	0f 92       	push	r0
    678e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6792:	0f 92       	push	r0
    6794:	11 24       	eor	r1, r1
    6796:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    679a:	0f 92       	push	r0
    679c:	2f 93       	push	r18
    679e:	3f 93       	push	r19
    67a0:	4f 93       	push	r20
    67a2:	5f 93       	push	r21
    67a4:	6f 93       	push	r22
    67a6:	7f 93       	push	r23
    67a8:	8f 93       	push	r24
    67aa:	9f 93       	push	r25
    67ac:	af 93       	push	r26
    67ae:	bf 93       	push	r27
    67b0:	ef 93       	push	r30
    67b2:	ff 93       	push	r31
    67b4:	cf 93       	push	r28
    67b6:	df 93       	push	r29
    67b8:	cd b7       	in	r28, 0x3d	; 61
    67ba:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    67bc:	80 91 9c 10 	lds	r24, 0x109C	; 0x80109c <tc_tccr1_compc_callback>
    67c0:	90 91 9d 10 	lds	r25, 0x109D	; 0x80109d <tc_tccr1_compc_callback+0x1>
    67c4:	89 2b       	or	r24, r25
    67c6:	31 f0       	breq	.+12     	; 0x67d4 <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    67c8:	80 91 9c 10 	lds	r24, 0x109C	; 0x80109c <tc_tccr1_compc_callback>
    67cc:	90 91 9d 10 	lds	r25, 0x109D	; 0x80109d <tc_tccr1_compc_callback+0x1>
    67d0:	fc 01       	movw	r30, r24
    67d2:	09 95       	icall
	}
}
    67d4:	00 00       	nop
    67d6:	df 91       	pop	r29
    67d8:	cf 91       	pop	r28
    67da:	ff 91       	pop	r31
    67dc:	ef 91       	pop	r30
    67de:	bf 91       	pop	r27
    67e0:	af 91       	pop	r26
    67e2:	9f 91       	pop	r25
    67e4:	8f 91       	pop	r24
    67e6:	7f 91       	pop	r23
    67e8:	6f 91       	pop	r22
    67ea:	5f 91       	pop	r21
    67ec:	4f 91       	pop	r20
    67ee:	3f 91       	pop	r19
    67f0:	2f 91       	pop	r18
    67f2:	0f 90       	pop	r0
    67f4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67f8:	0f 90       	pop	r0
    67fa:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    67fe:	0f 90       	pop	r0
    6800:	1f 90       	pop	r1
    6802:	18 95       	reti

00006804 <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    6804:	1f 92       	push	r1
    6806:	0f 92       	push	r0
    6808:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    680c:	0f 92       	push	r0
    680e:	11 24       	eor	r1, r1
    6810:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6814:	0f 92       	push	r0
    6816:	2f 93       	push	r18
    6818:	3f 93       	push	r19
    681a:	4f 93       	push	r20
    681c:	5f 93       	push	r21
    681e:	6f 93       	push	r22
    6820:	7f 93       	push	r23
    6822:	8f 93       	push	r24
    6824:	9f 93       	push	r25
    6826:	af 93       	push	r26
    6828:	bf 93       	push	r27
    682a:	ef 93       	push	r30
    682c:	ff 93       	push	r31
    682e:	cf 93       	push	r28
    6830:	df 93       	push	r29
    6832:	cd b7       	in	r28, 0x3d	; 61
    6834:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    6836:	80 91 9e 10 	lds	r24, 0x109E	; 0x80109e <tc_tccr3_ovf_callback>
    683a:	90 91 9f 10 	lds	r25, 0x109F	; 0x80109f <tc_tccr3_ovf_callback+0x1>
    683e:	89 2b       	or	r24, r25
    6840:	31 f0       	breq	.+12     	; 0x684e <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    6842:	80 91 9e 10 	lds	r24, 0x109E	; 0x80109e <tc_tccr3_ovf_callback>
    6846:	90 91 9f 10 	lds	r25, 0x109F	; 0x80109f <tc_tccr3_ovf_callback+0x1>
    684a:	fc 01       	movw	r30, r24
    684c:	09 95       	icall
	}
}
    684e:	00 00       	nop
    6850:	df 91       	pop	r29
    6852:	cf 91       	pop	r28
    6854:	ff 91       	pop	r31
    6856:	ef 91       	pop	r30
    6858:	bf 91       	pop	r27
    685a:	af 91       	pop	r26
    685c:	9f 91       	pop	r25
    685e:	8f 91       	pop	r24
    6860:	7f 91       	pop	r23
    6862:	6f 91       	pop	r22
    6864:	5f 91       	pop	r21
    6866:	4f 91       	pop	r20
    6868:	3f 91       	pop	r19
    686a:	2f 91       	pop	r18
    686c:	0f 90       	pop	r0
    686e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6872:	0f 90       	pop	r0
    6874:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6878:	0f 90       	pop	r0
    687a:	1f 90       	pop	r1
    687c:	18 95       	reti

0000687e <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    687e:	1f 92       	push	r1
    6880:	0f 92       	push	r0
    6882:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6886:	0f 92       	push	r0
    6888:	11 24       	eor	r1, r1
    688a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    688e:	0f 92       	push	r0
    6890:	2f 93       	push	r18
    6892:	3f 93       	push	r19
    6894:	4f 93       	push	r20
    6896:	5f 93       	push	r21
    6898:	6f 93       	push	r22
    689a:	7f 93       	push	r23
    689c:	8f 93       	push	r24
    689e:	9f 93       	push	r25
    68a0:	af 93       	push	r26
    68a2:	bf 93       	push	r27
    68a4:	ef 93       	push	r30
    68a6:	ff 93       	push	r31
    68a8:	cf 93       	push	r28
    68aa:	df 93       	push	r29
    68ac:	cd b7       	in	r28, 0x3d	; 61
    68ae:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    68b0:	80 91 a0 10 	lds	r24, 0x10A0	; 0x8010a0 <tc_tccr3_compa_callback>
    68b4:	90 91 a1 10 	lds	r25, 0x10A1	; 0x8010a1 <tc_tccr3_compa_callback+0x1>
    68b8:	89 2b       	or	r24, r25
    68ba:	31 f0       	breq	.+12     	; 0x68c8 <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    68bc:	80 91 a0 10 	lds	r24, 0x10A0	; 0x8010a0 <tc_tccr3_compa_callback>
    68c0:	90 91 a1 10 	lds	r25, 0x10A1	; 0x8010a1 <tc_tccr3_compa_callback+0x1>
    68c4:	fc 01       	movw	r30, r24
    68c6:	09 95       	icall
	}
}
    68c8:	00 00       	nop
    68ca:	df 91       	pop	r29
    68cc:	cf 91       	pop	r28
    68ce:	ff 91       	pop	r31
    68d0:	ef 91       	pop	r30
    68d2:	bf 91       	pop	r27
    68d4:	af 91       	pop	r26
    68d6:	9f 91       	pop	r25
    68d8:	8f 91       	pop	r24
    68da:	7f 91       	pop	r23
    68dc:	6f 91       	pop	r22
    68de:	5f 91       	pop	r21
    68e0:	4f 91       	pop	r20
    68e2:	3f 91       	pop	r19
    68e4:	2f 91       	pop	r18
    68e6:	0f 90       	pop	r0
    68e8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    68ec:	0f 90       	pop	r0
    68ee:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    68f2:	0f 90       	pop	r0
    68f4:	1f 90       	pop	r1
    68f6:	18 95       	reti

000068f8 <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    68f8:	1f 92       	push	r1
    68fa:	0f 92       	push	r0
    68fc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6900:	0f 92       	push	r0
    6902:	11 24       	eor	r1, r1
    6904:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6908:	0f 92       	push	r0
    690a:	2f 93       	push	r18
    690c:	3f 93       	push	r19
    690e:	4f 93       	push	r20
    6910:	5f 93       	push	r21
    6912:	6f 93       	push	r22
    6914:	7f 93       	push	r23
    6916:	8f 93       	push	r24
    6918:	9f 93       	push	r25
    691a:	af 93       	push	r26
    691c:	bf 93       	push	r27
    691e:	ef 93       	push	r30
    6920:	ff 93       	push	r31
    6922:	cf 93       	push	r28
    6924:	df 93       	push	r29
    6926:	cd b7       	in	r28, 0x3d	; 61
    6928:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    692a:	80 91 a2 10 	lds	r24, 0x10A2	; 0x8010a2 <tc_tccr3_compb_callback>
    692e:	90 91 a3 10 	lds	r25, 0x10A3	; 0x8010a3 <tc_tccr3_compb_callback+0x1>
    6932:	89 2b       	or	r24, r25
    6934:	31 f0       	breq	.+12     	; 0x6942 <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    6936:	80 91 a2 10 	lds	r24, 0x10A2	; 0x8010a2 <tc_tccr3_compb_callback>
    693a:	90 91 a3 10 	lds	r25, 0x10A3	; 0x8010a3 <tc_tccr3_compb_callback+0x1>
    693e:	fc 01       	movw	r30, r24
    6940:	09 95       	icall
	}
}
    6942:	00 00       	nop
    6944:	df 91       	pop	r29
    6946:	cf 91       	pop	r28
    6948:	ff 91       	pop	r31
    694a:	ef 91       	pop	r30
    694c:	bf 91       	pop	r27
    694e:	af 91       	pop	r26
    6950:	9f 91       	pop	r25
    6952:	8f 91       	pop	r24
    6954:	7f 91       	pop	r23
    6956:	6f 91       	pop	r22
    6958:	5f 91       	pop	r21
    695a:	4f 91       	pop	r20
    695c:	3f 91       	pop	r19
    695e:	2f 91       	pop	r18
    6960:	0f 90       	pop	r0
    6962:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6966:	0f 90       	pop	r0
    6968:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    696c:	0f 90       	pop	r0
    696e:	1f 90       	pop	r1
    6970:	18 95       	reti

00006972 <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    6972:	1f 92       	push	r1
    6974:	0f 92       	push	r0
    6976:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    697a:	0f 92       	push	r0
    697c:	11 24       	eor	r1, r1
    697e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6982:	0f 92       	push	r0
    6984:	2f 93       	push	r18
    6986:	3f 93       	push	r19
    6988:	4f 93       	push	r20
    698a:	5f 93       	push	r21
    698c:	6f 93       	push	r22
    698e:	7f 93       	push	r23
    6990:	8f 93       	push	r24
    6992:	9f 93       	push	r25
    6994:	af 93       	push	r26
    6996:	bf 93       	push	r27
    6998:	ef 93       	push	r30
    699a:	ff 93       	push	r31
    699c:	cf 93       	push	r28
    699e:	df 93       	push	r29
    69a0:	cd b7       	in	r28, 0x3d	; 61
    69a2:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    69a4:	80 91 a4 10 	lds	r24, 0x10A4	; 0x8010a4 <tc_tccr3_compc_callback>
    69a8:	90 91 a5 10 	lds	r25, 0x10A5	; 0x8010a5 <tc_tccr3_compc_callback+0x1>
    69ac:	89 2b       	or	r24, r25
    69ae:	31 f0       	breq	.+12     	; 0x69bc <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    69b0:	80 91 a4 10 	lds	r24, 0x10A4	; 0x8010a4 <tc_tccr3_compc_callback>
    69b4:	90 91 a5 10 	lds	r25, 0x10A5	; 0x8010a5 <tc_tccr3_compc_callback+0x1>
    69b8:	fc 01       	movw	r30, r24
    69ba:	09 95       	icall
	}
}
    69bc:	00 00       	nop
    69be:	df 91       	pop	r29
    69c0:	cf 91       	pop	r28
    69c2:	ff 91       	pop	r31
    69c4:	ef 91       	pop	r30
    69c6:	bf 91       	pop	r27
    69c8:	af 91       	pop	r26
    69ca:	9f 91       	pop	r25
    69cc:	8f 91       	pop	r24
    69ce:	7f 91       	pop	r23
    69d0:	6f 91       	pop	r22
    69d2:	5f 91       	pop	r21
    69d4:	4f 91       	pop	r20
    69d6:	3f 91       	pop	r19
    69d8:	2f 91       	pop	r18
    69da:	0f 90       	pop	r0
    69dc:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    69e0:	0f 90       	pop	r0
    69e2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    69e6:	0f 90       	pop	r0
    69e8:	1f 90       	pop	r1
    69ea:	18 95       	reti

000069ec <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    69ec:	1f 92       	push	r1
    69ee:	0f 92       	push	r0
    69f0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    69f4:	0f 92       	push	r0
    69f6:	11 24       	eor	r1, r1
    69f8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    69fc:	0f 92       	push	r0
    69fe:	2f 93       	push	r18
    6a00:	3f 93       	push	r19
    6a02:	4f 93       	push	r20
    6a04:	5f 93       	push	r21
    6a06:	6f 93       	push	r22
    6a08:	7f 93       	push	r23
    6a0a:	8f 93       	push	r24
    6a0c:	9f 93       	push	r25
    6a0e:	af 93       	push	r26
    6a10:	bf 93       	push	r27
    6a12:	ef 93       	push	r30
    6a14:	ff 93       	push	r31
    6a16:	cf 93       	push	r28
    6a18:	df 93       	push	r29
    6a1a:	cd b7       	in	r28, 0x3d	; 61
    6a1c:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    6a1e:	80 91 a6 10 	lds	r24, 0x10A6	; 0x8010a6 <tc_tccr4_ovf_callback>
    6a22:	90 91 a7 10 	lds	r25, 0x10A7	; 0x8010a7 <tc_tccr4_ovf_callback+0x1>
    6a26:	89 2b       	or	r24, r25
    6a28:	31 f0       	breq	.+12     	; 0x6a36 <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    6a2a:	80 91 a6 10 	lds	r24, 0x10A6	; 0x8010a6 <tc_tccr4_ovf_callback>
    6a2e:	90 91 a7 10 	lds	r25, 0x10A7	; 0x8010a7 <tc_tccr4_ovf_callback+0x1>
    6a32:	fc 01       	movw	r30, r24
    6a34:	09 95       	icall
	}
}
    6a36:	00 00       	nop
    6a38:	df 91       	pop	r29
    6a3a:	cf 91       	pop	r28
    6a3c:	ff 91       	pop	r31
    6a3e:	ef 91       	pop	r30
    6a40:	bf 91       	pop	r27
    6a42:	af 91       	pop	r26
    6a44:	9f 91       	pop	r25
    6a46:	8f 91       	pop	r24
    6a48:	7f 91       	pop	r23
    6a4a:	6f 91       	pop	r22
    6a4c:	5f 91       	pop	r21
    6a4e:	4f 91       	pop	r20
    6a50:	3f 91       	pop	r19
    6a52:	2f 91       	pop	r18
    6a54:	0f 90       	pop	r0
    6a56:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6a5a:	0f 90       	pop	r0
    6a5c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6a60:	0f 90       	pop	r0
    6a62:	1f 90       	pop	r1
    6a64:	18 95       	reti

00006a66 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    6a66:	1f 92       	push	r1
    6a68:	0f 92       	push	r0
    6a6a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6a6e:	0f 92       	push	r0
    6a70:	11 24       	eor	r1, r1
    6a72:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6a76:	0f 92       	push	r0
    6a78:	2f 93       	push	r18
    6a7a:	3f 93       	push	r19
    6a7c:	4f 93       	push	r20
    6a7e:	5f 93       	push	r21
    6a80:	6f 93       	push	r22
    6a82:	7f 93       	push	r23
    6a84:	8f 93       	push	r24
    6a86:	9f 93       	push	r25
    6a88:	af 93       	push	r26
    6a8a:	bf 93       	push	r27
    6a8c:	ef 93       	push	r30
    6a8e:	ff 93       	push	r31
    6a90:	cf 93       	push	r28
    6a92:	df 93       	push	r29
    6a94:	cd b7       	in	r28, 0x3d	; 61
    6a96:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    6a98:	80 91 a8 10 	lds	r24, 0x10A8	; 0x8010a8 <tc_tccr4_compa_callback>
    6a9c:	90 91 a9 10 	lds	r25, 0x10A9	; 0x8010a9 <tc_tccr4_compa_callback+0x1>
    6aa0:	89 2b       	or	r24, r25
    6aa2:	31 f0       	breq	.+12     	; 0x6ab0 <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    6aa4:	80 91 a8 10 	lds	r24, 0x10A8	; 0x8010a8 <tc_tccr4_compa_callback>
    6aa8:	90 91 a9 10 	lds	r25, 0x10A9	; 0x8010a9 <tc_tccr4_compa_callback+0x1>
    6aac:	fc 01       	movw	r30, r24
    6aae:	09 95       	icall
	}
}
    6ab0:	00 00       	nop
    6ab2:	df 91       	pop	r29
    6ab4:	cf 91       	pop	r28
    6ab6:	ff 91       	pop	r31
    6ab8:	ef 91       	pop	r30
    6aba:	bf 91       	pop	r27
    6abc:	af 91       	pop	r26
    6abe:	9f 91       	pop	r25
    6ac0:	8f 91       	pop	r24
    6ac2:	7f 91       	pop	r23
    6ac4:	6f 91       	pop	r22
    6ac6:	5f 91       	pop	r21
    6ac8:	4f 91       	pop	r20
    6aca:	3f 91       	pop	r19
    6acc:	2f 91       	pop	r18
    6ace:	0f 90       	pop	r0
    6ad0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6ad4:	0f 90       	pop	r0
    6ad6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6ada:	0f 90       	pop	r0
    6adc:	1f 90       	pop	r1
    6ade:	18 95       	reti

00006ae0 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    6ae0:	1f 92       	push	r1
    6ae2:	0f 92       	push	r0
    6ae4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6ae8:	0f 92       	push	r0
    6aea:	11 24       	eor	r1, r1
    6aec:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6af0:	0f 92       	push	r0
    6af2:	2f 93       	push	r18
    6af4:	3f 93       	push	r19
    6af6:	4f 93       	push	r20
    6af8:	5f 93       	push	r21
    6afa:	6f 93       	push	r22
    6afc:	7f 93       	push	r23
    6afe:	8f 93       	push	r24
    6b00:	9f 93       	push	r25
    6b02:	af 93       	push	r26
    6b04:	bf 93       	push	r27
    6b06:	ef 93       	push	r30
    6b08:	ff 93       	push	r31
    6b0a:	cf 93       	push	r28
    6b0c:	df 93       	push	r29
    6b0e:	cd b7       	in	r28, 0x3d	; 61
    6b10:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    6b12:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <tc_tccr4_compb_callback>
    6b16:	90 91 ab 10 	lds	r25, 0x10AB	; 0x8010ab <tc_tccr4_compb_callback+0x1>
    6b1a:	89 2b       	or	r24, r25
    6b1c:	31 f0       	breq	.+12     	; 0x6b2a <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    6b1e:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <tc_tccr4_compb_callback>
    6b22:	90 91 ab 10 	lds	r25, 0x10AB	; 0x8010ab <tc_tccr4_compb_callback+0x1>
    6b26:	fc 01       	movw	r30, r24
    6b28:	09 95       	icall
	}
}
    6b2a:	00 00       	nop
    6b2c:	df 91       	pop	r29
    6b2e:	cf 91       	pop	r28
    6b30:	ff 91       	pop	r31
    6b32:	ef 91       	pop	r30
    6b34:	bf 91       	pop	r27
    6b36:	af 91       	pop	r26
    6b38:	9f 91       	pop	r25
    6b3a:	8f 91       	pop	r24
    6b3c:	7f 91       	pop	r23
    6b3e:	6f 91       	pop	r22
    6b40:	5f 91       	pop	r21
    6b42:	4f 91       	pop	r20
    6b44:	3f 91       	pop	r19
    6b46:	2f 91       	pop	r18
    6b48:	0f 90       	pop	r0
    6b4a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6b4e:	0f 90       	pop	r0
    6b50:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6b54:	0f 90       	pop	r0
    6b56:	1f 90       	pop	r1
    6b58:	18 95       	reti

00006b5a <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    6b5a:	1f 92       	push	r1
    6b5c:	0f 92       	push	r0
    6b5e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6b62:	0f 92       	push	r0
    6b64:	11 24       	eor	r1, r1
    6b66:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6b6a:	0f 92       	push	r0
    6b6c:	2f 93       	push	r18
    6b6e:	3f 93       	push	r19
    6b70:	4f 93       	push	r20
    6b72:	5f 93       	push	r21
    6b74:	6f 93       	push	r22
    6b76:	7f 93       	push	r23
    6b78:	8f 93       	push	r24
    6b7a:	9f 93       	push	r25
    6b7c:	af 93       	push	r26
    6b7e:	bf 93       	push	r27
    6b80:	ef 93       	push	r30
    6b82:	ff 93       	push	r31
    6b84:	cf 93       	push	r28
    6b86:	df 93       	push	r29
    6b88:	cd b7       	in	r28, 0x3d	; 61
    6b8a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    6b8c:	80 91 ac 10 	lds	r24, 0x10AC	; 0x8010ac <tc_tccr4_compc_callback>
    6b90:	90 91 ad 10 	lds	r25, 0x10AD	; 0x8010ad <tc_tccr4_compc_callback+0x1>
    6b94:	89 2b       	or	r24, r25
    6b96:	31 f0       	breq	.+12     	; 0x6ba4 <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    6b98:	80 91 ac 10 	lds	r24, 0x10AC	; 0x8010ac <tc_tccr4_compc_callback>
    6b9c:	90 91 ad 10 	lds	r25, 0x10AD	; 0x8010ad <tc_tccr4_compc_callback+0x1>
    6ba0:	fc 01       	movw	r30, r24
    6ba2:	09 95       	icall
	}
}
    6ba4:	00 00       	nop
    6ba6:	df 91       	pop	r29
    6ba8:	cf 91       	pop	r28
    6baa:	ff 91       	pop	r31
    6bac:	ef 91       	pop	r30
    6bae:	bf 91       	pop	r27
    6bb0:	af 91       	pop	r26
    6bb2:	9f 91       	pop	r25
    6bb4:	8f 91       	pop	r24
    6bb6:	7f 91       	pop	r23
    6bb8:	6f 91       	pop	r22
    6bba:	5f 91       	pop	r21
    6bbc:	4f 91       	pop	r20
    6bbe:	3f 91       	pop	r19
    6bc0:	2f 91       	pop	r18
    6bc2:	0f 90       	pop	r0
    6bc4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6bc8:	0f 90       	pop	r0
    6bca:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6bce:	0f 90       	pop	r0
    6bd0:	1f 90       	pop	r1
    6bd2:	18 95       	reti

00006bd4 <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    6bd4:	1f 92       	push	r1
    6bd6:	0f 92       	push	r0
    6bd8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6bdc:	0f 92       	push	r0
    6bde:	11 24       	eor	r1, r1
    6be0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6be4:	0f 92       	push	r0
    6be6:	2f 93       	push	r18
    6be8:	3f 93       	push	r19
    6bea:	4f 93       	push	r20
    6bec:	5f 93       	push	r21
    6bee:	6f 93       	push	r22
    6bf0:	7f 93       	push	r23
    6bf2:	8f 93       	push	r24
    6bf4:	9f 93       	push	r25
    6bf6:	af 93       	push	r26
    6bf8:	bf 93       	push	r27
    6bfa:	ef 93       	push	r30
    6bfc:	ff 93       	push	r31
    6bfe:	cf 93       	push	r28
    6c00:	df 93       	push	r29
    6c02:	cd b7       	in	r28, 0x3d	; 61
    6c04:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    6c06:	80 91 ae 10 	lds	r24, 0x10AE	; 0x8010ae <tc_tccr5_ovf_callback>
    6c0a:	90 91 af 10 	lds	r25, 0x10AF	; 0x8010af <tc_tccr5_ovf_callback+0x1>
    6c0e:	89 2b       	or	r24, r25
    6c10:	31 f0       	breq	.+12     	; 0x6c1e <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    6c12:	80 91 ae 10 	lds	r24, 0x10AE	; 0x8010ae <tc_tccr5_ovf_callback>
    6c16:	90 91 af 10 	lds	r25, 0x10AF	; 0x8010af <tc_tccr5_ovf_callback+0x1>
    6c1a:	fc 01       	movw	r30, r24
    6c1c:	09 95       	icall
	}
}
    6c1e:	00 00       	nop
    6c20:	df 91       	pop	r29
    6c22:	cf 91       	pop	r28
    6c24:	ff 91       	pop	r31
    6c26:	ef 91       	pop	r30
    6c28:	bf 91       	pop	r27
    6c2a:	af 91       	pop	r26
    6c2c:	9f 91       	pop	r25
    6c2e:	8f 91       	pop	r24
    6c30:	7f 91       	pop	r23
    6c32:	6f 91       	pop	r22
    6c34:	5f 91       	pop	r21
    6c36:	4f 91       	pop	r20
    6c38:	3f 91       	pop	r19
    6c3a:	2f 91       	pop	r18
    6c3c:	0f 90       	pop	r0
    6c3e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6c42:	0f 90       	pop	r0
    6c44:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6c48:	0f 90       	pop	r0
    6c4a:	1f 90       	pop	r1
    6c4c:	18 95       	reti

00006c4e <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    6c4e:	1f 92       	push	r1
    6c50:	0f 92       	push	r0
    6c52:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6c56:	0f 92       	push	r0
    6c58:	11 24       	eor	r1, r1
    6c5a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6c5e:	0f 92       	push	r0
    6c60:	2f 93       	push	r18
    6c62:	3f 93       	push	r19
    6c64:	4f 93       	push	r20
    6c66:	5f 93       	push	r21
    6c68:	6f 93       	push	r22
    6c6a:	7f 93       	push	r23
    6c6c:	8f 93       	push	r24
    6c6e:	9f 93       	push	r25
    6c70:	af 93       	push	r26
    6c72:	bf 93       	push	r27
    6c74:	ef 93       	push	r30
    6c76:	ff 93       	push	r31
    6c78:	cf 93       	push	r28
    6c7a:	df 93       	push	r29
    6c7c:	cd b7       	in	r28, 0x3d	; 61
    6c7e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    6c80:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <tc_tccr5_compa_callback>
    6c84:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <tc_tccr5_compa_callback+0x1>
    6c88:	89 2b       	or	r24, r25
    6c8a:	31 f0       	breq	.+12     	; 0x6c98 <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    6c8c:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <tc_tccr5_compa_callback>
    6c90:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <tc_tccr5_compa_callback+0x1>
    6c94:	fc 01       	movw	r30, r24
    6c96:	09 95       	icall
	}
}
    6c98:	00 00       	nop
    6c9a:	df 91       	pop	r29
    6c9c:	cf 91       	pop	r28
    6c9e:	ff 91       	pop	r31
    6ca0:	ef 91       	pop	r30
    6ca2:	bf 91       	pop	r27
    6ca4:	af 91       	pop	r26
    6ca6:	9f 91       	pop	r25
    6ca8:	8f 91       	pop	r24
    6caa:	7f 91       	pop	r23
    6cac:	6f 91       	pop	r22
    6cae:	5f 91       	pop	r21
    6cb0:	4f 91       	pop	r20
    6cb2:	3f 91       	pop	r19
    6cb4:	2f 91       	pop	r18
    6cb6:	0f 90       	pop	r0
    6cb8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6cbc:	0f 90       	pop	r0
    6cbe:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6cc2:	0f 90       	pop	r0
    6cc4:	1f 90       	pop	r1
    6cc6:	18 95       	reti

00006cc8 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    6cc8:	1f 92       	push	r1
    6cca:	0f 92       	push	r0
    6ccc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6cd0:	0f 92       	push	r0
    6cd2:	11 24       	eor	r1, r1
    6cd4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6cd8:	0f 92       	push	r0
    6cda:	2f 93       	push	r18
    6cdc:	3f 93       	push	r19
    6cde:	4f 93       	push	r20
    6ce0:	5f 93       	push	r21
    6ce2:	6f 93       	push	r22
    6ce4:	7f 93       	push	r23
    6ce6:	8f 93       	push	r24
    6ce8:	9f 93       	push	r25
    6cea:	af 93       	push	r26
    6cec:	bf 93       	push	r27
    6cee:	ef 93       	push	r30
    6cf0:	ff 93       	push	r31
    6cf2:	cf 93       	push	r28
    6cf4:	df 93       	push	r29
    6cf6:	cd b7       	in	r28, 0x3d	; 61
    6cf8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    6cfa:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr5_compb_callback>
    6cfe:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr5_compb_callback+0x1>
    6d02:	89 2b       	or	r24, r25
    6d04:	31 f0       	breq	.+12     	; 0x6d12 <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    6d06:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr5_compb_callback>
    6d0a:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr5_compb_callback+0x1>
    6d0e:	fc 01       	movw	r30, r24
    6d10:	09 95       	icall
	}
}
    6d12:	00 00       	nop
    6d14:	df 91       	pop	r29
    6d16:	cf 91       	pop	r28
    6d18:	ff 91       	pop	r31
    6d1a:	ef 91       	pop	r30
    6d1c:	bf 91       	pop	r27
    6d1e:	af 91       	pop	r26
    6d20:	9f 91       	pop	r25
    6d22:	8f 91       	pop	r24
    6d24:	7f 91       	pop	r23
    6d26:	6f 91       	pop	r22
    6d28:	5f 91       	pop	r21
    6d2a:	4f 91       	pop	r20
    6d2c:	3f 91       	pop	r19
    6d2e:	2f 91       	pop	r18
    6d30:	0f 90       	pop	r0
    6d32:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6d36:	0f 90       	pop	r0
    6d38:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6d3c:	0f 90       	pop	r0
    6d3e:	1f 90       	pop	r1
    6d40:	18 95       	reti

00006d42 <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    6d42:	1f 92       	push	r1
    6d44:	0f 92       	push	r0
    6d46:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6d4a:	0f 92       	push	r0
    6d4c:	11 24       	eor	r1, r1
    6d4e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6d52:	0f 92       	push	r0
    6d54:	2f 93       	push	r18
    6d56:	3f 93       	push	r19
    6d58:	4f 93       	push	r20
    6d5a:	5f 93       	push	r21
    6d5c:	6f 93       	push	r22
    6d5e:	7f 93       	push	r23
    6d60:	8f 93       	push	r24
    6d62:	9f 93       	push	r25
    6d64:	af 93       	push	r26
    6d66:	bf 93       	push	r27
    6d68:	ef 93       	push	r30
    6d6a:	ff 93       	push	r31
    6d6c:	cf 93       	push	r28
    6d6e:	df 93       	push	r29
    6d70:	cd b7       	in	r28, 0x3d	; 61
    6d72:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    6d74:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr5_compc_callback>
    6d78:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr5_compc_callback+0x1>
    6d7c:	89 2b       	or	r24, r25
    6d7e:	31 f0       	breq	.+12     	; 0x6d8c <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    6d80:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr5_compc_callback>
    6d84:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr5_compc_callback+0x1>
    6d88:	fc 01       	movw	r30, r24
    6d8a:	09 95       	icall
	}
}
    6d8c:	00 00       	nop
    6d8e:	df 91       	pop	r29
    6d90:	cf 91       	pop	r28
    6d92:	ff 91       	pop	r31
    6d94:	ef 91       	pop	r30
    6d96:	bf 91       	pop	r27
    6d98:	af 91       	pop	r26
    6d9a:	9f 91       	pop	r25
    6d9c:	8f 91       	pop	r24
    6d9e:	7f 91       	pop	r23
    6da0:	6f 91       	pop	r22
    6da2:	5f 91       	pop	r21
    6da4:	4f 91       	pop	r20
    6da6:	3f 91       	pop	r19
    6da8:	2f 91       	pop	r18
    6daa:	0f 90       	pop	r0
    6dac:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6db0:	0f 90       	pop	r0
    6db2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6db6:	0f 90       	pop	r0
    6db8:	1f 90       	pop	r1
    6dba:	18 95       	reti

00006dbc <tc_enable>:

void tc_enable(volatile void *tc)
{
    6dbc:	cf 93       	push	r28
    6dbe:	df 93       	push	r29
    6dc0:	00 d0       	rcall	.+0      	; 0x6dc2 <tc_enable+0x6>
    6dc2:	1f 92       	push	r1
    6dc4:	cd b7       	in	r28, 0x3d	; 61
    6dc6:	de b7       	in	r29, 0x3e	; 62
    6dc8:	9b 83       	std	Y+3, r25	; 0x03
    6dca:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    6dcc:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <cpu_irq_save>
    6dd0:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    6dd2:	8a 81       	ldd	r24, Y+2	; 0x02
    6dd4:	9b 81       	ldd	r25, Y+3	; 0x03
    6dd6:	0e 94 f4 31 	call	0x63e8	; 0x63e8 <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    6dda:	89 81       	ldd	r24, Y+1	; 0x01
    6ddc:	0e 94 e4 31 	call	0x63c8	; 0x63c8 <cpu_irq_restore>
}
    6de0:	00 00       	nop
    6de2:	0f 90       	pop	r0
    6de4:	0f 90       	pop	r0
    6de6:	0f 90       	pop	r0
    6de8:	df 91       	pop	r29
    6dea:	cf 91       	pop	r28
    6dec:	08 95       	ret

00006dee <tc_disable>:

void tc_disable(volatile void *tc)
{
    6dee:	cf 93       	push	r28
    6df0:	df 93       	push	r29
    6df2:	00 d0       	rcall	.+0      	; 0x6df4 <tc_disable+0x6>
    6df4:	1f 92       	push	r1
    6df6:	cd b7       	in	r28, 0x3d	; 61
    6df8:	de b7       	in	r29, 0x3e	; 62
    6dfa:	9b 83       	std	Y+3, r25	; 0x03
    6dfc:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    6dfe:	0e 94 d4 31 	call	0x63a8	; 0x63a8 <cpu_irq_save>
    6e02:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    6e04:	8a 81       	ldd	r24, Y+2	; 0x02
    6e06:	9b 81       	ldd	r25, Y+3	; 0x03
    6e08:	0e 94 81 32 	call	0x6502	; 0x6502 <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    6e0c:	89 81       	ldd	r24, Y+1	; 0x01
    6e0e:	0e 94 e4 31 	call	0x63c8	; 0x63c8 <cpu_irq_restore>
}
    6e12:	00 00       	nop
    6e14:	0f 90       	pop	r0
    6e16:	0f 90       	pop	r0
    6e18:	0f 90       	pop	r0
    6e1a:	df 91       	pop	r29
    6e1c:	cf 91       	pop	r28
    6e1e:	08 95       	ret

00006e20 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    6e20:	cf 93       	push	r28
    6e22:	df 93       	push	r29
    6e24:	00 d0       	rcall	.+0      	; 0x6e26 <tc_set_overflow_interrupt_callback+0x6>
    6e26:	00 d0       	rcall	.+0      	; 0x6e28 <tc_set_overflow_interrupt_callback+0x8>
    6e28:	cd b7       	in	r28, 0x3d	; 61
    6e2a:	de b7       	in	r29, 0x3e	; 62
    6e2c:	9a 83       	std	Y+2, r25	; 0x02
    6e2e:	89 83       	std	Y+1, r24	; 0x01
    6e30:	7c 83       	std	Y+4, r23	; 0x04
    6e32:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6e34:	89 81       	ldd	r24, Y+1	; 0x01
    6e36:	9a 81       	ldd	r25, Y+2	; 0x02
    6e38:	80 38       	cpi	r24, 0x80	; 128
    6e3a:	91 05       	cpc	r25, r1
    6e3c:	39 f4       	brne	.+14     	; 0x6e4c <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    6e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    6e40:	9c 81       	ldd	r25, Y+4	; 0x04
    6e42:	90 93 97 10 	sts	0x1097, r25	; 0x801097 <tc_tccr1_ovf_callback+0x1>
    6e46:	80 93 96 10 	sts	0x1096, r24	; 0x801096 <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6e4a:	23 c0       	rjmp	.+70     	; 0x6e92 <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6e4c:	89 81       	ldd	r24, Y+1	; 0x01
    6e4e:	9a 81       	ldd	r25, Y+2	; 0x02
    6e50:	80 39       	cpi	r24, 0x90	; 144
    6e52:	91 05       	cpc	r25, r1
    6e54:	39 f4       	brne	.+14     	; 0x6e64 <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    6e56:	8b 81       	ldd	r24, Y+3	; 0x03
    6e58:	9c 81       	ldd	r25, Y+4	; 0x04
    6e5a:	90 93 9f 10 	sts	0x109F, r25	; 0x80109f <tc_tccr3_ovf_callback+0x1>
    6e5e:	80 93 9e 10 	sts	0x109E, r24	; 0x80109e <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6e62:	17 c0       	rjmp	.+46     	; 0x6e92 <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6e64:	89 81       	ldd	r24, Y+1	; 0x01
    6e66:	9a 81       	ldd	r25, Y+2	; 0x02
    6e68:	80 3a       	cpi	r24, 0xA0	; 160
    6e6a:	91 05       	cpc	r25, r1
    6e6c:	39 f4       	brne	.+14     	; 0x6e7c <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    6e6e:	8b 81       	ldd	r24, Y+3	; 0x03
    6e70:	9c 81       	ldd	r25, Y+4	; 0x04
    6e72:	90 93 a7 10 	sts	0x10A7, r25	; 0x8010a7 <tc_tccr4_ovf_callback+0x1>
    6e76:	80 93 a6 10 	sts	0x10A6, r24	; 0x8010a6 <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    6e7a:	0b c0       	rjmp	.+22     	; 0x6e92 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6e7c:	89 81       	ldd	r24, Y+1	; 0x01
    6e7e:	9a 81       	ldd	r25, Y+2	; 0x02
    6e80:	80 32       	cpi	r24, 0x20	; 32
    6e82:	91 40       	sbci	r25, 0x01	; 1
    6e84:	31 f4       	brne	.+12     	; 0x6e92 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    6e86:	8b 81       	ldd	r24, Y+3	; 0x03
    6e88:	9c 81       	ldd	r25, Y+4	; 0x04
    6e8a:	90 93 af 10 	sts	0x10AF, r25	; 0x8010af <tc_tccr5_ovf_callback+0x1>
    6e8e:	80 93 ae 10 	sts	0x10AE, r24	; 0x8010ae <tc_tccr5_ovf_callback>
	} else {}
}
    6e92:	00 00       	nop
    6e94:	0f 90       	pop	r0
    6e96:	0f 90       	pop	r0
    6e98:	0f 90       	pop	r0
    6e9a:	0f 90       	pop	r0
    6e9c:	df 91       	pop	r29
    6e9e:	cf 91       	pop	r28
    6ea0:	08 95       	ret

00006ea2 <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6ea2:	cf 93       	push	r28
    6ea4:	df 93       	push	r29
    6ea6:	00 d0       	rcall	.+0      	; 0x6ea8 <tc_set_compa_interrupt_callback+0x6>
    6ea8:	00 d0       	rcall	.+0      	; 0x6eaa <tc_set_compa_interrupt_callback+0x8>
    6eaa:	cd b7       	in	r28, 0x3d	; 61
    6eac:	de b7       	in	r29, 0x3e	; 62
    6eae:	9a 83       	std	Y+2, r25	; 0x02
    6eb0:	89 83       	std	Y+1, r24	; 0x01
    6eb2:	7c 83       	std	Y+4, r23	; 0x04
    6eb4:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6eb6:	89 81       	ldd	r24, Y+1	; 0x01
    6eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    6eba:	80 38       	cpi	r24, 0x80	; 128
    6ebc:	91 05       	cpc	r25, r1
    6ebe:	39 f4       	brne	.+14     	; 0x6ece <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    6ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    6ec2:	9c 81       	ldd	r25, Y+4	; 0x04
    6ec4:	90 93 99 10 	sts	0x1099, r25	; 0x801099 <tc_tccr1_compa_callback+0x1>
    6ec8:	80 93 98 10 	sts	0x1098, r24	; 0x801098 <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6ecc:	23 c0       	rjmp	.+70     	; 0x6f14 <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6ece:	89 81       	ldd	r24, Y+1	; 0x01
    6ed0:	9a 81       	ldd	r25, Y+2	; 0x02
    6ed2:	80 39       	cpi	r24, 0x90	; 144
    6ed4:	91 05       	cpc	r25, r1
    6ed6:	39 f4       	brne	.+14     	; 0x6ee6 <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    6ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    6eda:	9c 81       	ldd	r25, Y+4	; 0x04
    6edc:	90 93 a1 10 	sts	0x10A1, r25	; 0x8010a1 <tc_tccr3_compa_callback+0x1>
    6ee0:	80 93 a0 10 	sts	0x10A0, r24	; 0x8010a0 <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6ee4:	17 c0       	rjmp	.+46     	; 0x6f14 <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6ee6:	89 81       	ldd	r24, Y+1	; 0x01
    6ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    6eea:	80 3a       	cpi	r24, 0xA0	; 160
    6eec:	91 05       	cpc	r25, r1
    6eee:	39 f4       	brne	.+14     	; 0x6efe <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    6ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    6ef2:	9c 81       	ldd	r25, Y+4	; 0x04
    6ef4:	90 93 a9 10 	sts	0x10A9, r25	; 0x8010a9 <tc_tccr4_compa_callback+0x1>
    6ef8:	80 93 a8 10 	sts	0x10A8, r24	; 0x8010a8 <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    6efc:	0b c0       	rjmp	.+22     	; 0x6f14 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6efe:	89 81       	ldd	r24, Y+1	; 0x01
    6f00:	9a 81       	ldd	r25, Y+2	; 0x02
    6f02:	80 32       	cpi	r24, 0x20	; 32
    6f04:	91 40       	sbci	r25, 0x01	; 1
    6f06:	31 f4       	brne	.+12     	; 0x6f14 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    6f08:	8b 81       	ldd	r24, Y+3	; 0x03
    6f0a:	9c 81       	ldd	r25, Y+4	; 0x04
    6f0c:	90 93 b1 10 	sts	0x10B1, r25	; 0x8010b1 <tc_tccr5_compa_callback+0x1>
    6f10:	80 93 b0 10 	sts	0x10B0, r24	; 0x8010b0 <tc_tccr5_compa_callback>
	} else {}
}
    6f14:	00 00       	nop
    6f16:	0f 90       	pop	r0
    6f18:	0f 90       	pop	r0
    6f1a:	0f 90       	pop	r0
    6f1c:	0f 90       	pop	r0
    6f1e:	df 91       	pop	r29
    6f20:	cf 91       	pop	r28
    6f22:	08 95       	ret

00006f24 <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6f24:	cf 93       	push	r28
    6f26:	df 93       	push	r29
    6f28:	00 d0       	rcall	.+0      	; 0x6f2a <tc_set_compb_interrupt_callback+0x6>
    6f2a:	00 d0       	rcall	.+0      	; 0x6f2c <tc_set_compb_interrupt_callback+0x8>
    6f2c:	cd b7       	in	r28, 0x3d	; 61
    6f2e:	de b7       	in	r29, 0x3e	; 62
    6f30:	9a 83       	std	Y+2, r25	; 0x02
    6f32:	89 83       	std	Y+1, r24	; 0x01
    6f34:	7c 83       	std	Y+4, r23	; 0x04
    6f36:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6f38:	89 81       	ldd	r24, Y+1	; 0x01
    6f3a:	9a 81       	ldd	r25, Y+2	; 0x02
    6f3c:	80 38       	cpi	r24, 0x80	; 128
    6f3e:	91 05       	cpc	r25, r1
    6f40:	39 f4       	brne	.+14     	; 0x6f50 <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    6f42:	8b 81       	ldd	r24, Y+3	; 0x03
    6f44:	9c 81       	ldd	r25, Y+4	; 0x04
    6f46:	90 93 9b 10 	sts	0x109B, r25	; 0x80109b <tc_tccr1_compb_callback+0x1>
    6f4a:	80 93 9a 10 	sts	0x109A, r24	; 0x80109a <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6f4e:	23 c0       	rjmp	.+70     	; 0x6f96 <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6f50:	89 81       	ldd	r24, Y+1	; 0x01
    6f52:	9a 81       	ldd	r25, Y+2	; 0x02
    6f54:	80 39       	cpi	r24, 0x90	; 144
    6f56:	91 05       	cpc	r25, r1
    6f58:	39 f4       	brne	.+14     	; 0x6f68 <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    6f5a:	8b 81       	ldd	r24, Y+3	; 0x03
    6f5c:	9c 81       	ldd	r25, Y+4	; 0x04
    6f5e:	90 93 a3 10 	sts	0x10A3, r25	; 0x8010a3 <tc_tccr3_compb_callback+0x1>
    6f62:	80 93 a2 10 	sts	0x10A2, r24	; 0x8010a2 <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6f66:	17 c0       	rjmp	.+46     	; 0x6f96 <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6f68:	89 81       	ldd	r24, Y+1	; 0x01
    6f6a:	9a 81       	ldd	r25, Y+2	; 0x02
    6f6c:	80 3a       	cpi	r24, 0xA0	; 160
    6f6e:	91 05       	cpc	r25, r1
    6f70:	39 f4       	brne	.+14     	; 0x6f80 <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    6f72:	8b 81       	ldd	r24, Y+3	; 0x03
    6f74:	9c 81       	ldd	r25, Y+4	; 0x04
    6f76:	90 93 ab 10 	sts	0x10AB, r25	; 0x8010ab <tc_tccr4_compb_callback+0x1>
    6f7a:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    6f7e:	0b c0       	rjmp	.+22     	; 0x6f96 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6f80:	89 81       	ldd	r24, Y+1	; 0x01
    6f82:	9a 81       	ldd	r25, Y+2	; 0x02
    6f84:	80 32       	cpi	r24, 0x20	; 32
    6f86:	91 40       	sbci	r25, 0x01	; 1
    6f88:	31 f4       	brne	.+12     	; 0x6f96 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    6f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    6f8c:	9c 81       	ldd	r25, Y+4	; 0x04
    6f8e:	90 93 b3 10 	sts	0x10B3, r25	; 0x8010b3 <tc_tccr5_compb_callback+0x1>
    6f92:	80 93 b2 10 	sts	0x10B2, r24	; 0x8010b2 <tc_tccr5_compb_callback>
	} else {}
}
    6f96:	00 00       	nop
    6f98:	0f 90       	pop	r0
    6f9a:	0f 90       	pop	r0
    6f9c:	0f 90       	pop	r0
    6f9e:	0f 90       	pop	r0
    6fa0:	df 91       	pop	r29
    6fa2:	cf 91       	pop	r28
    6fa4:	08 95       	ret

00006fa6 <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    6fa6:	cf 93       	push	r28
    6fa8:	df 93       	push	r29
    6faa:	00 d0       	rcall	.+0      	; 0x6fac <tc_set_compc_interrupt_callback+0x6>
    6fac:	00 d0       	rcall	.+0      	; 0x6fae <tc_set_compc_interrupt_callback+0x8>
    6fae:	cd b7       	in	r28, 0x3d	; 61
    6fb0:	de b7       	in	r29, 0x3e	; 62
    6fb2:	9a 83       	std	Y+2, r25	; 0x02
    6fb4:	89 83       	std	Y+1, r24	; 0x01
    6fb6:	7c 83       	std	Y+4, r23	; 0x04
    6fb8:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    6fba:	89 81       	ldd	r24, Y+1	; 0x01
    6fbc:	9a 81       	ldd	r25, Y+2	; 0x02
    6fbe:	80 38       	cpi	r24, 0x80	; 128
    6fc0:	91 05       	cpc	r25, r1
    6fc2:	39 f4       	brne	.+14     	; 0x6fd2 <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    6fc4:	8b 81       	ldd	r24, Y+3	; 0x03
    6fc6:	9c 81       	ldd	r25, Y+4	; 0x04
    6fc8:	90 93 9d 10 	sts	0x109D, r25	; 0x80109d <tc_tccr1_compc_callback+0x1>
    6fcc:	80 93 9c 10 	sts	0x109C, r24	; 0x80109c <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6fd0:	23 c0       	rjmp	.+70     	; 0x7018 <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6fd2:	89 81       	ldd	r24, Y+1	; 0x01
    6fd4:	9a 81       	ldd	r25, Y+2	; 0x02
    6fd6:	80 39       	cpi	r24, 0x90	; 144
    6fd8:	91 05       	cpc	r25, r1
    6fda:	39 f4       	brne	.+14     	; 0x6fea <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    6fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    6fde:	9c 81       	ldd	r25, Y+4	; 0x04
    6fe0:	90 93 a5 10 	sts	0x10A5, r25	; 0x8010a5 <tc_tccr3_compc_callback+0x1>
    6fe4:	80 93 a4 10 	sts	0x10A4, r24	; 0x8010a4 <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6fe8:	17 c0       	rjmp	.+46     	; 0x7018 <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6fea:	89 81       	ldd	r24, Y+1	; 0x01
    6fec:	9a 81       	ldd	r25, Y+2	; 0x02
    6fee:	80 3a       	cpi	r24, 0xA0	; 160
    6ff0:	91 05       	cpc	r25, r1
    6ff2:	39 f4       	brne	.+14     	; 0x7002 <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    6ff4:	8b 81       	ldd	r24, Y+3	; 0x03
    6ff6:	9c 81       	ldd	r25, Y+4	; 0x04
    6ff8:	90 93 ad 10 	sts	0x10AD, r25	; 0x8010ad <tc_tccr4_compc_callback+0x1>
    6ffc:	80 93 ac 10 	sts	0x10AC, r24	; 0x8010ac <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    7000:	0b c0       	rjmp	.+22     	; 0x7018 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    7002:	89 81       	ldd	r24, Y+1	; 0x01
    7004:	9a 81       	ldd	r25, Y+2	; 0x02
    7006:	80 32       	cpi	r24, 0x20	; 32
    7008:	91 40       	sbci	r25, 0x01	; 1
    700a:	31 f4       	brne	.+12     	; 0x7018 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    700c:	8b 81       	ldd	r24, Y+3	; 0x03
    700e:	9c 81       	ldd	r25, Y+4	; 0x04
    7010:	90 93 b5 10 	sts	0x10B5, r25	; 0x8010b5 <tc_tccr5_compc_callback+0x1>
    7014:	80 93 b4 10 	sts	0x10B4, r24	; 0x8010b4 <tc_tccr5_compc_callback>
	} else {}
}
    7018:	00 00       	nop
    701a:	0f 90       	pop	r0
    701c:	0f 90       	pop	r0
    701e:	0f 90       	pop	r0
    7020:	0f 90       	pop	r0
    7022:	df 91       	pop	r29
    7024:	cf 91       	pop	r28
    7026:	08 95       	ret

00007028 <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    7028:	cf 93       	push	r28
    702a:	df 93       	push	r29
    702c:	cd b7       	in	r28, 0x3d	; 61
    702e:	de b7       	in	r29, 0x3e	; 62
}
    7030:	00 00       	nop
    7032:	df 91       	pop	r29
    7034:	cf 91       	pop	r28
    7036:	08 95       	ret

00007038 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    7038:	cf 93       	push	r28
    703a:	df 93       	push	r29
    703c:	cd b7       	in	r28, 0x3d	; 61
    703e:	de b7       	in	r29, 0x3e	; 62
    7040:	65 97       	sbiw	r28, 0x15	; 21
    7042:	0f b6       	in	r0, 0x3f	; 63
    7044:	f8 94       	cli
    7046:	de bf       	out	0x3e, r29	; 62
    7048:	0f be       	out	0x3f, r0	; 63
    704a:	cd bf       	out	0x3d, r28	; 61
    704c:	9b 8b       	std	Y+19, r25	; 0x13
    704e:	8a 8b       	std	Y+18, r24	; 0x12
    7050:	6c 8b       	std	Y+20, r22	; 0x14
    7052:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    7054:	8a 89       	ldd	r24, Y+18	; 0x12
    7056:	9b 89       	ldd	r25, Y+19	; 0x13
    7058:	89 2b       	or	r24, r25
    705a:	21 f1       	breq	.+72     	; 0x70a4 <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    705c:	10 92 b6 10 	sts	0x10B6, r1	; 0x8010b6 <dec_initialized>

		last_dir = AES_DIR_VOID;
    7060:	82 e0       	ldi	r24, 0x02	; 2
    7062:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    7066:	8a 89       	ldd	r24, Y+18	; 0x12
    7068:	9b 89       	ldd	r25, Y+19	; 0x13
    706a:	20 e1       	ldi	r18, 0x10	; 16
    706c:	fc 01       	movw	r30, r24
    706e:	a8 eb       	ldi	r26, 0xB8	; 184
    7070:	b0 e1       	ldi	r27, 0x10	; 16
    7072:	01 90       	ld	r0, Z+
    7074:	0d 92       	st	X+, r0
    7076:	2a 95       	dec	r18
    7078:	e1 f7       	brne	.-8      	; 0x7072 <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    707a:	19 82       	std	Y+1, r1	; 0x01
    707c:	10 c0       	rjmp	.+32     	; 0x709e <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    707e:	8f e3       	ldi	r24, 0x3F	; 63
    7080:	91 e0       	ldi	r25, 0x01	; 1
    7082:	29 81       	ldd	r18, Y+1	; 0x01
    7084:	22 2f       	mov	r18, r18
    7086:	30 e0       	ldi	r19, 0x00	; 0
    7088:	4a 89       	ldd	r20, Y+18	; 0x12
    708a:	5b 89       	ldd	r21, Y+19	; 0x13
    708c:	24 0f       	add	r18, r20
    708e:	35 1f       	adc	r19, r21
    7090:	f9 01       	movw	r30, r18
    7092:	20 81       	ld	r18, Z
    7094:	fc 01       	movw	r30, r24
    7096:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7098:	89 81       	ldd	r24, Y+1	; 0x01
    709a:	8f 5f       	subi	r24, 0xFF	; 255
    709c:	89 83       	std	Y+1, r24	; 0x01
    709e:	89 81       	ldd	r24, Y+1	; 0x01
    70a0:	80 31       	cpi	r24, 0x10	; 16
    70a2:	68 f3       	brcs	.-38     	; 0x707e <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    70a4:	8d 89       	ldd	r24, Y+21	; 0x15
    70a6:	88 2f       	mov	r24, r24
    70a8:	90 e0       	ldi	r25, 0x00	; 0
    70aa:	00 97       	sbiw	r24, 0x00	; 0
    70ac:	19 f0       	breq	.+6      	; 0x70b4 <sal_aes_setup+0x7c>
    70ae:	01 97       	sbiw	r24, 0x01	; 1
    70b0:	d1 f0       	breq	.+52     	; 0x70e6 <sal_aes_setup+0xae>
    70b2:	59 c0       	rjmp	.+178    	; 0x7166 <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    70b4:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    70b8:	81 30       	cpi	r24, 0x01	; 1
    70ba:	09 f0       	breq	.+2      	; 0x70be <sal_aes_setup+0x86>
    70bc:	56 c0       	rjmp	.+172    	; 0x716a <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    70be:	19 82       	std	Y+1, r1	; 0x01
    70c0:	0e c0       	rjmp	.+28     	; 0x70de <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    70c2:	8f e3       	ldi	r24, 0x3F	; 63
    70c4:	91 e0       	ldi	r25, 0x01	; 1
    70c6:	29 81       	ldd	r18, Y+1	; 0x01
    70c8:	22 2f       	mov	r18, r18
    70ca:	30 e0       	ldi	r19, 0x00	; 0
    70cc:	28 54       	subi	r18, 0x48	; 72
    70ce:	3f 4e       	sbci	r19, 0xEF	; 239
    70d0:	f9 01       	movw	r30, r18
    70d2:	20 81       	ld	r18, Z
    70d4:	fc 01       	movw	r30, r24
    70d6:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    70d8:	89 81       	ldd	r24, Y+1	; 0x01
    70da:	8f 5f       	subi	r24, 0xFF	; 255
    70dc:	89 83       	std	Y+1, r24	; 0x01
    70de:	89 81       	ldd	r24, Y+1	; 0x01
    70e0:	80 31       	cpi	r24, 0x10	; 16
    70e2:	78 f3       	brcs	.-34     	; 0x70c2 <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    70e4:	42 c0       	rjmp	.+132    	; 0x716a <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    70e6:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    70ea:	81 30       	cpi	r24, 0x01	; 1
    70ec:	e1 f1       	breq	.+120    	; 0x7166 <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    70ee:	90 91 b6 10 	lds	r25, 0x10B6	; 0x8010b6 <dec_initialized>
    70f2:	81 e0       	ldi	r24, 0x01	; 1
    70f4:	89 27       	eor	r24, r25
    70f6:	88 23       	and	r24, r24
    70f8:	11 f1       	breq	.+68     	; 0x713e <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    70fa:	10 92 b7 10 	sts	0x10B7, r1	; 0x8010b7 <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    70fe:	8c e3       	ldi	r24, 0x3C	; 60
    7100:	91 e0       	ldi	r25, 0x01	; 1
    7102:	20 91 b7 10 	lds	r18, 0x10B7	; 0x8010b7 <mode_byte>
    7106:	fc 01       	movw	r30, r24
    7108:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    710a:	ce 01       	movw	r24, r28
    710c:	02 96       	adiw	r24, 0x02	; 2
    710e:	0e 94 28 39 	call	0x7250	; 0x7250 <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7112:	19 82       	std	Y+1, r1	; 0x01
    7114:	0e c0       	rjmp	.+28     	; 0x7132 <sal_aes_setup+0xfa>
					dec_key[i]
    7116:	89 81       	ldd	r24, Y+1	; 0x01
    7118:	88 2f       	mov	r24, r24
    711a:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    711c:	2f e3       	ldi	r18, 0x3F	; 63
    711e:	31 e0       	ldi	r19, 0x01	; 1
    7120:	f9 01       	movw	r30, r18
    7122:	20 81       	ld	r18, Z
    7124:	88 53       	subi	r24, 0x38	; 56
    7126:	9f 4e       	sbci	r25, 0xEF	; 239
    7128:	fc 01       	movw	r30, r24
    712a:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    712c:	89 81       	ldd	r24, Y+1	; 0x01
    712e:	8f 5f       	subi	r24, 0xFF	; 255
    7130:	89 83       	std	Y+1, r24	; 0x01
    7132:	89 81       	ldd	r24, Y+1	; 0x01
    7134:	80 31       	cpi	r24, 0x10	; 16
    7136:	78 f3       	brcs	.-34     	; 0x7116 <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    7138:	81 e0       	ldi	r24, 0x01	; 1
    713a:	80 93 b6 10 	sts	0x10B6, r24	; 0x8010b6 <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    713e:	19 82       	std	Y+1, r1	; 0x01
    7140:	0e c0       	rjmp	.+28     	; 0x715e <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    7142:	8f e3       	ldi	r24, 0x3F	; 63
    7144:	91 e0       	ldi	r25, 0x01	; 1
    7146:	29 81       	ldd	r18, Y+1	; 0x01
    7148:	22 2f       	mov	r18, r18
    714a:	30 e0       	ldi	r19, 0x00	; 0
    714c:	28 53       	subi	r18, 0x38	; 56
    714e:	3f 4e       	sbci	r19, 0xEF	; 239
    7150:	f9 01       	movw	r30, r18
    7152:	20 81       	ld	r18, Z
    7154:	fc 01       	movw	r30, r24
    7156:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7158:	89 81       	ldd	r24, Y+1	; 0x01
    715a:	8f 5f       	subi	r24, 0xFF	; 255
    715c:	89 83       	std	Y+1, r24	; 0x01
    715e:	89 81       	ldd	r24, Y+1	; 0x01
    7160:	80 31       	cpi	r24, 0x10	; 16
    7162:	78 f3       	brcs	.-34     	; 0x7142 <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    7164:	03 c0       	rjmp	.+6      	; 0x716c <sal_aes_setup+0x134>
		}

	default:
		return false;
    7166:	80 e0       	ldi	r24, 0x00	; 0
    7168:	2d c0       	rjmp	.+90     	; 0x71c4 <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    716a:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    716c:	8d 89       	ldd	r24, Y+21	; 0x15
    716e:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    7172:	8c 89       	ldd	r24, Y+20	; 0x14
    7174:	88 2f       	mov	r24, r24
    7176:	90 e0       	ldi	r25, 0x00	; 0
    7178:	02 97       	sbiw	r24, 0x02	; 2
    717a:	18 f5       	brcc	.+70     	; 0x71c2 <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    717c:	8c 89       	ldd	r24, Y+20	; 0x14
    717e:	88 2f       	mov	r24, r24
    7180:	90 e0       	ldi	r25, 0x00	; 0
    7182:	88 0f       	add	r24, r24
    7184:	99 1f       	adc	r25, r25
    7186:	82 95       	swap	r24
    7188:	92 95       	swap	r25
    718a:	90 7f       	andi	r25, 0xF0	; 240
    718c:	98 27       	eor	r25, r24
    718e:	80 7f       	andi	r24, 0xF0	; 240
    7190:	98 27       	eor	r25, r24
    7192:	28 2f       	mov	r18, r24
    7194:	20 72       	andi	r18, 0x20	; 32
    7196:	8d 89       	ldd	r24, Y+21	; 0x15
    7198:	88 2f       	mov	r24, r24
    719a:	90 e0       	ldi	r25, 0x00	; 0
    719c:	88 0f       	add	r24, r24
    719e:	99 1f       	adc	r25, r25
    71a0:	88 0f       	add	r24, r24
    71a2:	99 1f       	adc	r25, r25
    71a4:	88 0f       	add	r24, r24
    71a6:	99 1f       	adc	r25, r25
    71a8:	88 70       	andi	r24, 0x08	; 8
    71aa:	82 2b       	or	r24, r18
    71ac:	80 93 b7 10 	sts	0x10B7, r24	; 0x8010b7 <mode_byte>
				dir);
		break;
    71b0:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    71b2:	8c e3       	ldi	r24, 0x3C	; 60
    71b4:	91 e0       	ldi	r25, 0x01	; 1
    71b6:	20 91 b7 10 	lds	r18, 0x10B7	; 0x8010b7 <mode_byte>
    71ba:	fc 01       	movw	r30, r24
    71bc:	20 83       	st	Z, r18

	return (true);
    71be:	81 e0       	ldi	r24, 0x01	; 1
    71c0:	01 c0       	rjmp	.+2      	; 0x71c4 <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    71c2:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    71c4:	65 96       	adiw	r28, 0x15	; 21
    71c6:	0f b6       	in	r0, 0x3f	; 63
    71c8:	f8 94       	cli
    71ca:	de bf       	out	0x3e, r29	; 62
    71cc:	0f be       	out	0x3f, r0	; 63
    71ce:	cd bf       	out	0x3d, r28	; 61
    71d0:	df 91       	pop	r29
    71d2:	cf 91       	pop	r28
    71d4:	08 95       	ret

000071d6 <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    71d6:	cf 93       	push	r28
    71d8:	df 93       	push	r29
    71da:	00 d0       	rcall	.+0      	; 0x71dc <sal_aes_restart+0x6>
    71dc:	1f 92       	push	r1
    71de:	cd b7       	in	r28, 0x3d	; 61
    71e0:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    71e2:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <last_dir>
    71e6:	88 23       	and	r24, r24
    71e8:	29 f4       	brne	.+10     	; 0x71f4 <sal_aes_restart+0x1e>
		keyp = enc_key;
    71ea:	88 eb       	ldi	r24, 0xB8	; 184
    71ec:	90 e1       	ldi	r25, 0x10	; 16
    71ee:	9b 83       	std	Y+3, r25	; 0x03
    71f0:	8a 83       	std	Y+2, r24	; 0x02
    71f2:	04 c0       	rjmp	.+8      	; 0x71fc <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    71f4:	88 ec       	ldi	r24, 0xC8	; 200
    71f6:	90 e1       	ldi	r25, 0x10	; 16
    71f8:	9b 83       	std	Y+3, r25	; 0x03
    71fa:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    71fc:	19 82       	std	Y+1, r1	; 0x01
    71fe:	10 c0       	rjmp	.+32     	; 0x7220 <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    7200:	2f e3       	ldi	r18, 0x3F	; 63
    7202:	31 e0       	ldi	r19, 0x01	; 1
    7204:	8a 81       	ldd	r24, Y+2	; 0x02
    7206:	9b 81       	ldd	r25, Y+3	; 0x03
    7208:	ac 01       	movw	r20, r24
    720a:	4f 5f       	subi	r20, 0xFF	; 255
    720c:	5f 4f       	sbci	r21, 0xFF	; 255
    720e:	5b 83       	std	Y+3, r21	; 0x03
    7210:	4a 83       	std	Y+2, r20	; 0x02
    7212:	fc 01       	movw	r30, r24
    7214:	80 81       	ld	r24, Z
    7216:	f9 01       	movw	r30, r18
    7218:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    721a:	89 81       	ldd	r24, Y+1	; 0x01
    721c:	8f 5f       	subi	r24, 0xFF	; 255
    721e:	89 83       	std	Y+1, r24	; 0x01
    7220:	89 81       	ldd	r24, Y+1	; 0x01
    7222:	80 31       	cpi	r24, 0x10	; 16
    7224:	68 f3       	brcs	.-38     	; 0x7200 <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    7226:	8c e3       	ldi	r24, 0x3C	; 60
    7228:	91 e0       	ldi	r25, 0x01	; 1
    722a:	20 91 b7 10 	lds	r18, 0x10B7	; 0x8010b7 <mode_byte>
    722e:	fc 01       	movw	r30, r24
    7230:	20 83       	st	Z, r18
}
    7232:	00 00       	nop
    7234:	0f 90       	pop	r0
    7236:	0f 90       	pop	r0
    7238:	0f 90       	pop	r0
    723a:	df 91       	pop	r29
    723c:	cf 91       	pop	r28
    723e:	08 95       	ret

00007240 <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    7240:	cf 93       	push	r28
    7242:	df 93       	push	r29
    7244:	cd b7       	in	r28, 0x3d	; 61
    7246:	de b7       	in	r29, 0x3e	; 62
}
    7248:	00 00       	nop
    724a:	df 91       	pop	r29
    724c:	cf 91       	pop	r28
    724e:	08 95       	ret

00007250 <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    7250:	cf 93       	push	r28
    7252:	df 93       	push	r29
    7254:	00 d0       	rcall	.+0      	; 0x7256 <sal_aes_exec+0x6>
    7256:	1f 92       	push	r1
    7258:	cd b7       	in	r28, 0x3d	; 61
    725a:	de b7       	in	r29, 0x3e	; 62
    725c:	9b 83       	std	Y+3, r25	; 0x03
    725e:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    7260:	19 82       	std	Y+1, r1	; 0x01
    7262:	10 c0       	rjmp	.+32     	; 0x7284 <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    7264:	2e e3       	ldi	r18, 0x3E	; 62
    7266:	31 e0       	ldi	r19, 0x01	; 1
    7268:	8a 81       	ldd	r24, Y+2	; 0x02
    726a:	9b 81       	ldd	r25, Y+3	; 0x03
    726c:	ac 01       	movw	r20, r24
    726e:	4f 5f       	subi	r20, 0xFF	; 255
    7270:	5f 4f       	sbci	r21, 0xFF	; 255
    7272:	5b 83       	std	Y+3, r21	; 0x03
    7274:	4a 83       	std	Y+2, r20	; 0x02
    7276:	fc 01       	movw	r30, r24
    7278:	80 81       	ld	r24, Z
    727a:	f9 01       	movw	r30, r18
    727c:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    727e:	89 81       	ldd	r24, Y+1	; 0x01
    7280:	8f 5f       	subi	r24, 0xFF	; 255
    7282:	89 83       	std	Y+1, r24	; 0x01
    7284:	89 81       	ldd	r24, Y+1	; 0x01
    7286:	80 31       	cpi	r24, 0x10	; 16
    7288:	68 f3       	brcs	.-38     	; 0x7264 <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    728a:	8c e3       	ldi	r24, 0x3C	; 60
    728c:	91 e0       	ldi	r25, 0x01	; 1
    728e:	20 91 b7 10 	lds	r18, 0x10B7	; 0x8010b7 <mode_byte>
    7292:	20 68       	ori	r18, 0x80	; 128
    7294:	fc 01       	movw	r30, r24
    7296:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    7298:	00 00       	nop
    729a:	8d e3       	ldi	r24, 0x3D	; 61
    729c:	91 e0       	ldi	r25, 0x01	; 1
    729e:	fc 01       	movw	r30, r24
    72a0:	80 81       	ld	r24, Z
    72a2:	88 2f       	mov	r24, r24
    72a4:	90 e0       	ldi	r25, 0x00	; 0
    72a6:	81 70       	andi	r24, 0x01	; 1
    72a8:	99 27       	eor	r25, r25
    72aa:	89 2b       	or	r24, r25
    72ac:	b1 f3       	breq	.-20     	; 0x729a <sal_aes_exec+0x4a>
	}
}
    72ae:	00 00       	nop
    72b0:	0f 90       	pop	r0
    72b2:	0f 90       	pop	r0
    72b4:	0f 90       	pop	r0
    72b6:	df 91       	pop	r29
    72b8:	cf 91       	pop	r28
    72ba:	08 95       	ret

000072bc <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    72bc:	cf 93       	push	r28
    72be:	df 93       	push	r29
    72c0:	00 d0       	rcall	.+0      	; 0x72c2 <sal_aes_read+0x6>
    72c2:	1f 92       	push	r1
    72c4:	cd b7       	in	r28, 0x3d	; 61
    72c6:	de b7       	in	r29, 0x3e	; 62
    72c8:	9b 83       	std	Y+3, r25	; 0x03
    72ca:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    72cc:	19 82       	std	Y+1, r1	; 0x01
    72ce:	10 c0       	rjmp	.+32     	; 0x72f0 <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    72d0:	8a 81       	ldd	r24, Y+2	; 0x02
    72d2:	9b 81       	ldd	r25, Y+3	; 0x03
    72d4:	9c 01       	movw	r18, r24
    72d6:	2f 5f       	subi	r18, 0xFF	; 255
    72d8:	3f 4f       	sbci	r19, 0xFF	; 255
    72da:	3b 83       	std	Y+3, r19	; 0x03
    72dc:	2a 83       	std	Y+2, r18	; 0x02
    72de:	2e e3       	ldi	r18, 0x3E	; 62
    72e0:	31 e0       	ldi	r19, 0x01	; 1
    72e2:	f9 01       	movw	r30, r18
    72e4:	20 81       	ld	r18, Z
    72e6:	fc 01       	movw	r30, r24
    72e8:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    72ea:	89 81       	ldd	r24, Y+1	; 0x01
    72ec:	8f 5f       	subi	r24, 0xFF	; 255
    72ee:	89 83       	std	Y+1, r24	; 0x01
    72f0:	89 81       	ldd	r24, Y+1	; 0x01
    72f2:	80 31       	cpi	r24, 0x10	; 16
    72f4:	68 f3       	brcs	.-38     	; 0x72d0 <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    72f6:	00 00       	nop
    72f8:	0f 90       	pop	r0
    72fa:	0f 90       	pop	r0
    72fc:	0f 90       	pop	r0
    72fe:	df 91       	pop	r29
    7300:	cf 91       	pop	r28
    7302:	08 95       	ret

00007304 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    7304:	cf 93       	push	r28
    7306:	df 93       	push	r29
    7308:	1f 92       	push	r1
    730a:	cd b7       	in	r28, 0x3d	; 61
    730c:	de b7       	in	r29, 0x3e	; 62
    730e:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    7310:	83 e5       	ldi	r24, 0x53	; 83
    7312:	90 e0       	ldi	r25, 0x00	; 0
    7314:	23 e5       	ldi	r18, 0x53	; 83
    7316:	30 e0       	ldi	r19, 0x00	; 0
    7318:	f9 01       	movw	r30, r18
    731a:	20 81       	ld	r18, Z
    731c:	32 2f       	mov	r19, r18
    731e:	31 7f       	andi	r19, 0xF1	; 241
    7320:	29 81       	ldd	r18, Y+1	; 0x01
    7322:	23 2b       	or	r18, r19
    7324:	fc 01       	movw	r30, r24
    7326:	20 83       	st	Z, r18
}
    7328:	00 00       	nop
    732a:	0f 90       	pop	r0
    732c:	df 91       	pop	r29
    732e:	cf 91       	pop	r28
    7330:	08 95       	ret

00007332 <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    7332:	cf 93       	push	r28
    7334:	df 93       	push	r29
    7336:	cd b7       	in	r28, 0x3d	; 61
    7338:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    733a:	86 eb       	ldi	r24, 0xB6	; 182
    733c:	90 e0       	ldi	r25, 0x00	; 0
    733e:	26 eb       	ldi	r18, 0xB6	; 182
    7340:	30 e0       	ldi	r19, 0x00	; 0
    7342:	f9 01       	movw	r30, r18
    7344:	20 81       	ld	r18, Z
    7346:	20 62       	ori	r18, 0x20	; 32
    7348:	fc 01       	movw	r30, r24
    734a:	20 83       	st	Z, r18
}
    734c:	00 00       	nop
    734e:	df 91       	pop	r29
    7350:	cf 91       	pop	r28
    7352:	08 95       	ret

00007354 <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    7354:	cf 93       	push	r28
    7356:	df 93       	push	r29
    7358:	1f 92       	push	r1
    735a:	cd b7       	in	r28, 0x3d	; 61
    735c:	de b7       	in	r29, 0x3e	; 62
    735e:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    7360:	89 81       	ldd	r24, Y+1	; 0x01
    7362:	88 23       	and	r24, r24
    7364:	a1 f4       	brne	.+40     	; 0x738e <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    7366:	8c ed       	ldi	r24, 0xDC	; 220
    7368:	90 e0       	ldi	r25, 0x00	; 0
    736a:	2c ed       	ldi	r18, 0xDC	; 220
    736c:	30 e0       	ldi	r19, 0x00	; 0
    736e:	f9 01       	movw	r30, r18
    7370:	20 81       	ld	r18, Z
    7372:	42 2f       	mov	r20, r18
    7374:	29 81       	ldd	r18, Y+1	; 0x01
    7376:	22 2f       	mov	r18, r18
    7378:	30 e0       	ldi	r19, 0x00	; 0
    737a:	22 95       	swap	r18
    737c:	32 95       	swap	r19
    737e:	30 7f       	andi	r19, 0xF0	; 240
    7380:	32 27       	eor	r19, r18
    7382:	20 7f       	andi	r18, 0xF0	; 240
    7384:	32 27       	eor	r19, r18
    7386:	24 2b       	or	r18, r20
    7388:	fc 01       	movw	r30, r24
    738a:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    738c:	0c c0       	rjmp	.+24     	; 0x73a6 <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    738e:	89 81       	ldd	r24, Y+1	; 0x01
    7390:	81 30       	cpi	r24, 0x01	; 1
    7392:	49 f4       	brne	.+18     	; 0x73a6 <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    7394:	8c ed       	ldi	r24, 0xDC	; 220
    7396:	90 e0       	ldi	r25, 0x00	; 0
    7398:	2c ed       	ldi	r18, 0xDC	; 220
    739a:	30 e0       	ldi	r19, 0x00	; 0
    739c:	f9 01       	movw	r30, r18
    739e:	20 81       	ld	r18, Z
    73a0:	2f 7e       	andi	r18, 0xEF	; 239
    73a2:	fc 01       	movw	r30, r24
    73a4:	20 83       	st	Z, r18
	}
}
    73a6:	00 00       	nop
    73a8:	0f 90       	pop	r0
    73aa:	df 91       	pop	r29
    73ac:	cf 91       	pop	r28
    73ae:	08 95       	ret

000073b0 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    73b0:	cf 93       	push	r28
    73b2:	df 93       	push	r29
    73b4:	00 d0       	rcall	.+0      	; 0x73b6 <sysclk_enable_peripheral_clock+0x6>
    73b6:	cd b7       	in	r28, 0x3d	; 61
    73b8:	de b7       	in	r29, 0x3e	; 62
    73ba:	9a 83       	std	Y+2, r25	; 0x02
    73bc:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    73be:	89 81       	ldd	r24, Y+1	; 0x01
    73c0:	9a 81       	ldd	r25, Y+2	; 0x02
    73c2:	89 2b       	or	r24, r25
    73c4:	09 f4       	brne	.+2      	; 0x73c8 <sysclk_enable_peripheral_clock+0x18>
    73c6:	7b c0       	rjmp	.+246    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    73c8:	89 81       	ldd	r24, Y+1	; 0x01
    73ca:	9a 81       	ldd	r25, Y+2	; 0x02
    73cc:	88 37       	cpi	r24, 0x78	; 120
    73ce:	91 05       	cpc	r25, r1
    73d0:	49 f4       	brne	.+18     	; 0x73e4 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    73d2:	61 e0       	ldi	r22, 0x01	; 1
    73d4:	80 e0       	ldi	r24, 0x00	; 0
    73d6:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    73da:	60 e1       	ldi	r22, 0x10	; 16
    73dc:	80 e0       	ldi	r24, 0x00	; 0
    73de:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    73e2:	6d c0       	rjmp	.+218    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    73e4:	89 81       	ldd	r24, Y+1	; 0x01
    73e6:	9a 81       	ldd	r25, Y+2	; 0x02
    73e8:	80 3c       	cpi	r24, 0xC0	; 192
    73ea:	91 05       	cpc	r25, r1
    73ec:	29 f4       	brne	.+10     	; 0x73f8 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    73ee:	62 e0       	ldi	r22, 0x02	; 2
    73f0:	80 e0       	ldi	r24, 0x00	; 0
    73f2:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    73f6:	63 c0       	rjmp	.+198    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    73f8:	89 81       	ldd	r24, Y+1	; 0x01
    73fa:	9a 81       	ldd	r25, Y+2	; 0x02
    73fc:	8c 34       	cpi	r24, 0x4C	; 76
    73fe:	91 05       	cpc	r25, r1
    7400:	29 f4       	brne	.+10     	; 0x740c <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    7402:	64 e0       	ldi	r22, 0x04	; 4
    7404:	80 e0       	ldi	r24, 0x00	; 0
    7406:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    740a:	59 c0       	rjmp	.+178    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    740c:	89 81       	ldd	r24, Y+1	; 0x01
    740e:	9a 81       	ldd	r25, Y+2	; 0x02
    7410:	80 38       	cpi	r24, 0x80	; 128
    7412:	91 05       	cpc	r25, r1
    7414:	29 f4       	brne	.+10     	; 0x7420 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    7416:	68 e0       	ldi	r22, 0x08	; 8
    7418:	80 e0       	ldi	r24, 0x00	; 0
    741a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    741e:	4f c0       	rjmp	.+158    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    7420:	89 81       	ldd	r24, Y+1	; 0x01
    7422:	9a 81       	ldd	r25, Y+2	; 0x02
    7424:	84 34       	cpi	r24, 0x44	; 68
    7426:	91 05       	cpc	r25, r1
    7428:	29 f4       	brne	.+10     	; 0x7434 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    742a:	60 e2       	ldi	r22, 0x20	; 32
    742c:	80 e0       	ldi	r24, 0x00	; 0
    742e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7432:	45 c0       	rjmp	.+138    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    7434:	89 81       	ldd	r24, Y+1	; 0x01
    7436:	9a 81       	ldd	r25, Y+2	; 0x02
    7438:	80 3b       	cpi	r24, 0xB0	; 176
    743a:	91 05       	cpc	r25, r1
    743c:	29 f4       	brne	.+10     	; 0x7448 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    743e:	60 e4       	ldi	r22, 0x40	; 64
    7440:	80 e0       	ldi	r24, 0x00	; 0
    7442:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7446:	3b c0       	rjmp	.+118    	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    7448:	89 81       	ldd	r24, Y+1	; 0x01
    744a:	9a 81       	ldd	r25, Y+2	; 0x02
    744c:	88 3b       	cpi	r24, 0xB8	; 184
    744e:	91 05       	cpc	r25, r1
    7450:	29 f4       	brne	.+10     	; 0x745c <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    7452:	60 e8       	ldi	r22, 0x80	; 128
    7454:	80 e0       	ldi	r24, 0x00	; 0
    7456:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    745a:	31 c0       	rjmp	.+98     	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    745c:	89 81       	ldd	r24, Y+1	; 0x01
    745e:	9a 81       	ldd	r25, Y+2	; 0x02
    7460:	88 3c       	cpi	r24, 0xC8	; 200
    7462:	91 05       	cpc	r25, r1
    7464:	29 f4       	brne	.+10     	; 0x7470 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    7466:	61 e0       	ldi	r22, 0x01	; 1
    7468:	81 e0       	ldi	r24, 0x01	; 1
    746a:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    746e:	27 c0       	rjmp	.+78     	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    7470:	89 81       	ldd	r24, Y+1	; 0x01
    7472:	9a 81       	ldd	r25, Y+2	; 0x02
    7474:	80 39       	cpi	r24, 0x90	; 144
    7476:	91 05       	cpc	r25, r1
    7478:	29 f4       	brne	.+10     	; 0x7484 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    747a:	68 e0       	ldi	r22, 0x08	; 8
    747c:	81 e0       	ldi	r24, 0x01	; 1
    747e:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7482:	1d c0       	rjmp	.+58     	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    7484:	89 81       	ldd	r24, Y+1	; 0x01
    7486:	9a 81       	ldd	r25, Y+2	; 0x02
    7488:	80 3a       	cpi	r24, 0xA0	; 160
    748a:	91 05       	cpc	r25, r1
    748c:	29 f4       	brne	.+10     	; 0x7498 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    748e:	60 e1       	ldi	r22, 0x10	; 16
    7490:	81 e0       	ldi	r24, 0x01	; 1
    7492:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    7496:	13 c0       	rjmp	.+38     	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    7498:	89 81       	ldd	r24, Y+1	; 0x01
    749a:	9a 81       	ldd	r25, Y+2	; 0x02
    749c:	80 32       	cpi	r24, 0x20	; 32
    749e:	91 40       	sbci	r25, 0x01	; 1
    74a0:	29 f4       	brne	.+10     	; 0x74ac <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    74a2:	60 e2       	ldi	r22, 0x20	; 32
    74a4:	81 e0       	ldi	r24, 0x01	; 1
    74a6:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    74aa:	09 c0       	rjmp	.+18     	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    74ac:	89 81       	ldd	r24, Y+1	; 0x01
    74ae:	9a 81       	ldd	r25, Y+2	; 0x02
    74b0:	83 34       	cpi	r24, 0x43	; 67
    74b2:	91 40       	sbci	r25, 0x01	; 1
    74b4:	21 f4       	brne	.+8      	; 0x74be <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    74b6:	60 e4       	ldi	r22, 0x40	; 64
    74b8:	81 e0       	ldi	r24, 0x01	; 1
    74ba:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    74be:	00 00       	nop
    74c0:	0f 90       	pop	r0
    74c2:	0f 90       	pop	r0
    74c4:	df 91       	pop	r29
    74c6:	cf 91       	pop	r28
    74c8:	08 95       	ret

000074ca <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    74ca:	cf 93       	push	r28
    74cc:	df 93       	push	r29
    74ce:	cd b7       	in	r28, 0x3d	; 61
    74d0:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    74d2:	86 e0       	ldi	r24, 0x06	; 6
    74d4:	0e 94 82 39 	call	0x7304	; 0x7304 <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    74d8:	80 eb       	ldi	r24, 0xB0	; 176
    74da:	90 e0       	ldi	r25, 0x00	; 0
    74dc:	0e 94 d8 39 	call	0x73b0	; 0x73b0 <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    74e0:	81 e0       	ldi	r24, 0x01	; 1
    74e2:	0e 94 aa 39 	call	0x7354	; 0x7354 <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    74e6:	0e 94 99 39 	call	0x7332	; 0x7332 <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    74ea:	0e 94 e8 3b 	call	0x77d0	; 0x77d0 <macsc_enable>
}
    74ee:	00 00       	nop
    74f0:	df 91       	pop	r29
    74f2:	cf 91       	pop	r28
    74f4:	08 95       	ret

000074f6 <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    74f6:	cf 93       	push	r28
    74f8:	df 93       	push	r29
    74fa:	00 d0       	rcall	.+0      	; 0x74fc <sm_sleep+0x6>
    74fc:	00 d0       	rcall	.+0      	; 0x74fe <sm_sleep+0x8>
    74fe:	cd b7       	in	r28, 0x3d	; 61
    7500:	de b7       	in	r29, 0x3e	; 62
    7502:	69 83       	std	Y+1, r22	; 0x01
    7504:	7a 83       	std	Y+2, r23	; 0x02
    7506:	8b 83       	std	Y+3, r24	; 0x03
    7508:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    750a:	83 e5       	ldi	r24, 0x53	; 83
    750c:	90 e0       	ldi	r25, 0x00	; 0
    750e:	23 e5       	ldi	r18, 0x53	; 83
    7510:	30 e0       	ldi	r19, 0x00	; 0
    7512:	f9 01       	movw	r30, r18
    7514:	20 81       	ld	r18, Z
    7516:	21 60       	ori	r18, 0x01	; 1
    7518:	fc 01       	movw	r30, r24
    751a:	20 83       	st	Z, r18
	sleep_enter();
    751c:	88 95       	sleep
}
    751e:	00 00       	nop
    7520:	0f 90       	pop	r0
    7522:	0f 90       	pop	r0
    7524:	0f 90       	pop	r0
    7526:	0f 90       	pop	r0
    7528:	df 91       	pop	r29
    752a:	cf 91       	pop	r28
    752c:	08 95       	ret

0000752e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    752e:	cf 93       	push	r28
    7530:	df 93       	push	r29
    7532:	1f 92       	push	r1
    7534:	cd b7       	in	r28, 0x3d	; 61
    7536:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    7538:	8f e5       	ldi	r24, 0x5F	; 95
    753a:	90 e0       	ldi	r25, 0x00	; 0
    753c:	fc 01       	movw	r30, r24
    753e:	80 81       	ld	r24, Z
    7540:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7542:	f8 94       	cli
	return flags;
    7544:	89 81       	ldd	r24, Y+1	; 0x01
}
    7546:	0f 90       	pop	r0
    7548:	df 91       	pop	r29
    754a:	cf 91       	pop	r28
    754c:	08 95       	ret

0000754e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    754e:	cf 93       	push	r28
    7550:	df 93       	push	r29
    7552:	1f 92       	push	r1
    7554:	cd b7       	in	r28, 0x3d	; 61
    7556:	de b7       	in	r29, 0x3e	; 62
    7558:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    755a:	8f e5       	ldi	r24, 0x5F	; 95
    755c:	90 e0       	ldi	r25, 0x00	; 0
    755e:	29 81       	ldd	r18, Y+1	; 0x01
    7560:	fc 01       	movw	r30, r24
    7562:	20 83       	st	Z, r18
}
    7564:	00 00       	nop
    7566:	0f 90       	pop	r0
    7568:	df 91       	pop	r29
    756a:	cf 91       	pop	r28
    756c:	08 95       	ret

0000756e <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    756e:	1f 92       	push	r1
    7570:	0f 92       	push	r0
    7572:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7576:	0f 92       	push	r0
    7578:	11 24       	eor	r1, r1
    757a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    757e:	0f 92       	push	r0
    7580:	2f 93       	push	r18
    7582:	3f 93       	push	r19
    7584:	4f 93       	push	r20
    7586:	5f 93       	push	r21
    7588:	6f 93       	push	r22
    758a:	7f 93       	push	r23
    758c:	8f 93       	push	r24
    758e:	9f 93       	push	r25
    7590:	af 93       	push	r26
    7592:	bf 93       	push	r27
    7594:	ef 93       	push	r30
    7596:	ff 93       	push	r31
    7598:	cf 93       	push	r28
    759a:	df 93       	push	r29
    759c:	cd b7       	in	r28, 0x3d	; 61
    759e:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    75a0:	80 91 d8 10 	lds	r24, 0x10D8	; 0x8010d8 <macsc_ovf_cb>
    75a4:	90 91 d9 10 	lds	r25, 0x10D9	; 0x8010d9 <macsc_ovf_cb+0x1>
    75a8:	89 2b       	or	r24, r25
    75aa:	31 f0       	breq	.+12     	; 0x75b8 <__vector_68+0x4a>
		macsc_ovf_cb();
    75ac:	80 91 d8 10 	lds	r24, 0x10D8	; 0x8010d8 <macsc_ovf_cb>
    75b0:	90 91 d9 10 	lds	r25, 0x10D9	; 0x8010d9 <macsc_ovf_cb+0x1>
    75b4:	fc 01       	movw	r30, r24
    75b6:	09 95       	icall
	}
}
    75b8:	00 00       	nop
    75ba:	df 91       	pop	r29
    75bc:	cf 91       	pop	r28
    75be:	ff 91       	pop	r31
    75c0:	ef 91       	pop	r30
    75c2:	bf 91       	pop	r27
    75c4:	af 91       	pop	r26
    75c6:	9f 91       	pop	r25
    75c8:	8f 91       	pop	r24
    75ca:	7f 91       	pop	r23
    75cc:	6f 91       	pop	r22
    75ce:	5f 91       	pop	r21
    75d0:	4f 91       	pop	r20
    75d2:	3f 91       	pop	r19
    75d4:	2f 91       	pop	r18
    75d6:	0f 90       	pop	r0
    75d8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    75dc:	0f 90       	pop	r0
    75de:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    75e2:	0f 90       	pop	r0
    75e4:	1f 90       	pop	r1
    75e6:	18 95       	reti

000075e8 <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    75e8:	1f 92       	push	r1
    75ea:	0f 92       	push	r0
    75ec:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    75f0:	0f 92       	push	r0
    75f2:	11 24       	eor	r1, r1
    75f4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    75f8:	0f 92       	push	r0
    75fa:	2f 93       	push	r18
    75fc:	3f 93       	push	r19
    75fe:	4f 93       	push	r20
    7600:	5f 93       	push	r21
    7602:	6f 93       	push	r22
    7604:	7f 93       	push	r23
    7606:	8f 93       	push	r24
    7608:	9f 93       	push	r25
    760a:	af 93       	push	r26
    760c:	bf 93       	push	r27
    760e:	ef 93       	push	r30
    7610:	ff 93       	push	r31
    7612:	cf 93       	push	r28
    7614:	df 93       	push	r29
    7616:	cd b7       	in	r28, 0x3d	; 61
    7618:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    761a:	80 91 da 10 	lds	r24, 0x10DA	; 0x8010da <macsc_cmp1_cb>
    761e:	90 91 db 10 	lds	r25, 0x10DB	; 0x8010db <macsc_cmp1_cb+0x1>
    7622:	89 2b       	or	r24, r25
    7624:	31 f0       	breq	.+12     	; 0x7632 <__vector_65+0x4a>
		macsc_cmp1_cb();
    7626:	80 91 da 10 	lds	r24, 0x10DA	; 0x8010da <macsc_cmp1_cb>
    762a:	90 91 db 10 	lds	r25, 0x10DB	; 0x8010db <macsc_cmp1_cb+0x1>
    762e:	fc 01       	movw	r30, r24
    7630:	09 95       	icall
	}
}
    7632:	00 00       	nop
    7634:	df 91       	pop	r29
    7636:	cf 91       	pop	r28
    7638:	ff 91       	pop	r31
    763a:	ef 91       	pop	r30
    763c:	bf 91       	pop	r27
    763e:	af 91       	pop	r26
    7640:	9f 91       	pop	r25
    7642:	8f 91       	pop	r24
    7644:	7f 91       	pop	r23
    7646:	6f 91       	pop	r22
    7648:	5f 91       	pop	r21
    764a:	4f 91       	pop	r20
    764c:	3f 91       	pop	r19
    764e:	2f 91       	pop	r18
    7650:	0f 90       	pop	r0
    7652:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7656:	0f 90       	pop	r0
    7658:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    765c:	0f 90       	pop	r0
    765e:	1f 90       	pop	r1
    7660:	18 95       	reti

00007662 <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    7662:	1f 92       	push	r1
    7664:	0f 92       	push	r0
    7666:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    766a:	0f 92       	push	r0
    766c:	11 24       	eor	r1, r1
    766e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7672:	0f 92       	push	r0
    7674:	2f 93       	push	r18
    7676:	3f 93       	push	r19
    7678:	4f 93       	push	r20
    767a:	5f 93       	push	r21
    767c:	6f 93       	push	r22
    767e:	7f 93       	push	r23
    7680:	8f 93       	push	r24
    7682:	9f 93       	push	r25
    7684:	af 93       	push	r26
    7686:	bf 93       	push	r27
    7688:	ef 93       	push	r30
    768a:	ff 93       	push	r31
    768c:	cf 93       	push	r28
    768e:	df 93       	push	r29
    7690:	cd b7       	in	r28, 0x3d	; 61
    7692:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    7694:	80 91 dc 10 	lds	r24, 0x10DC	; 0x8010dc <macsc_cmp2_cb>
    7698:	90 91 dd 10 	lds	r25, 0x10DD	; 0x8010dd <macsc_cmp2_cb+0x1>
    769c:	89 2b       	or	r24, r25
    769e:	31 f0       	breq	.+12     	; 0x76ac <__vector_66+0x4a>
		macsc_cmp2_cb();
    76a0:	80 91 dc 10 	lds	r24, 0x10DC	; 0x8010dc <macsc_cmp2_cb>
    76a4:	90 91 dd 10 	lds	r25, 0x10DD	; 0x8010dd <macsc_cmp2_cb+0x1>
    76a8:	fc 01       	movw	r30, r24
    76aa:	09 95       	icall
	}
}
    76ac:	00 00       	nop
    76ae:	df 91       	pop	r29
    76b0:	cf 91       	pop	r28
    76b2:	ff 91       	pop	r31
    76b4:	ef 91       	pop	r30
    76b6:	bf 91       	pop	r27
    76b8:	af 91       	pop	r26
    76ba:	9f 91       	pop	r25
    76bc:	8f 91       	pop	r24
    76be:	7f 91       	pop	r23
    76c0:	6f 91       	pop	r22
    76c2:	5f 91       	pop	r21
    76c4:	4f 91       	pop	r20
    76c6:	3f 91       	pop	r19
    76c8:	2f 91       	pop	r18
    76ca:	0f 90       	pop	r0
    76cc:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    76d0:	0f 90       	pop	r0
    76d2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    76d6:	0f 90       	pop	r0
    76d8:	1f 90       	pop	r1
    76da:	18 95       	reti

000076dc <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    76dc:	1f 92       	push	r1
    76de:	0f 92       	push	r0
    76e0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    76e4:	0f 92       	push	r0
    76e6:	11 24       	eor	r1, r1
    76e8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    76ec:	0f 92       	push	r0
    76ee:	2f 93       	push	r18
    76f0:	3f 93       	push	r19
    76f2:	4f 93       	push	r20
    76f4:	5f 93       	push	r21
    76f6:	6f 93       	push	r22
    76f8:	7f 93       	push	r23
    76fa:	8f 93       	push	r24
    76fc:	9f 93       	push	r25
    76fe:	af 93       	push	r26
    7700:	bf 93       	push	r27
    7702:	ef 93       	push	r30
    7704:	ff 93       	push	r31
    7706:	cf 93       	push	r28
    7708:	df 93       	push	r29
    770a:	cd b7       	in	r28, 0x3d	; 61
    770c:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    770e:	80 91 de 10 	lds	r24, 0x10DE	; 0x8010de <macsc_cmp3_cb>
    7712:	90 91 df 10 	lds	r25, 0x10DF	; 0x8010df <macsc_cmp3_cb+0x1>
    7716:	89 2b       	or	r24, r25
    7718:	31 f0       	breq	.+12     	; 0x7726 <__vector_67+0x4a>
		macsc_cmp3_cb();
    771a:	80 91 de 10 	lds	r24, 0x10DE	; 0x8010de <macsc_cmp3_cb>
    771e:	90 91 df 10 	lds	r25, 0x10DF	; 0x8010df <macsc_cmp3_cb+0x1>
    7722:	fc 01       	movw	r30, r24
    7724:	09 95       	icall
	}
}
    7726:	00 00       	nop
    7728:	df 91       	pop	r29
    772a:	cf 91       	pop	r28
    772c:	ff 91       	pop	r31
    772e:	ef 91       	pop	r30
    7730:	bf 91       	pop	r27
    7732:	af 91       	pop	r26
    7734:	9f 91       	pop	r25
    7736:	8f 91       	pop	r24
    7738:	7f 91       	pop	r23
    773a:	6f 91       	pop	r22
    773c:	5f 91       	pop	r21
    773e:	4f 91       	pop	r20
    7740:	3f 91       	pop	r19
    7742:	2f 91       	pop	r18
    7744:	0f 90       	pop	r0
    7746:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    774a:	0f 90       	pop	r0
    774c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7750:	0f 90       	pop	r0
    7752:	1f 90       	pop	r1
    7754:	18 95       	reti

00007756 <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    7756:	1f 92       	push	r1
    7758:	0f 92       	push	r0
    775a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    775e:	0f 92       	push	r0
    7760:	11 24       	eor	r1, r1
    7762:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7766:	0f 92       	push	r0
    7768:	2f 93       	push	r18
    776a:	3f 93       	push	r19
    776c:	4f 93       	push	r20
    776e:	5f 93       	push	r21
    7770:	6f 93       	push	r22
    7772:	7f 93       	push	r23
    7774:	8f 93       	push	r24
    7776:	9f 93       	push	r25
    7778:	af 93       	push	r26
    777a:	bf 93       	push	r27
    777c:	ef 93       	push	r30
    777e:	ff 93       	push	r31
    7780:	cf 93       	push	r28
    7782:	df 93       	push	r29
    7784:	cd b7       	in	r28, 0x3d	; 61
    7786:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    7788:	80 91 e0 10 	lds	r24, 0x10E0	; 0x8010e0 <macsc_slotcnt_cb>
    778c:	90 91 e1 10 	lds	r25, 0x10E1	; 0x8010e1 <macsc_slotcnt_cb+0x1>
    7790:	89 2b       	or	r24, r25
    7792:	31 f0       	breq	.+12     	; 0x77a0 <__vector_69+0x4a>
		macsc_slotcnt_cb();
    7794:	80 91 e0 10 	lds	r24, 0x10E0	; 0x8010e0 <macsc_slotcnt_cb>
    7798:	90 91 e1 10 	lds	r25, 0x10E1	; 0x8010e1 <macsc_slotcnt_cb+0x1>
    779c:	fc 01       	movw	r30, r24
    779e:	09 95       	icall
	}
}
    77a0:	00 00       	nop
    77a2:	df 91       	pop	r29
    77a4:	cf 91       	pop	r28
    77a6:	ff 91       	pop	r31
    77a8:	ef 91       	pop	r30
    77aa:	bf 91       	pop	r27
    77ac:	af 91       	pop	r26
    77ae:	9f 91       	pop	r25
    77b0:	8f 91       	pop	r24
    77b2:	7f 91       	pop	r23
    77b4:	6f 91       	pop	r22
    77b6:	5f 91       	pop	r21
    77b8:	4f 91       	pop	r20
    77ba:	3f 91       	pop	r19
    77bc:	2f 91       	pop	r18
    77be:	0f 90       	pop	r0
    77c0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    77c4:	0f 90       	pop	r0
    77c6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    77ca:	0f 90       	pop	r0
    77cc:	1f 90       	pop	r1
    77ce:	18 95       	reti

000077d0 <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    77d0:	cf 93       	push	r28
    77d2:	df 93       	push	r29
    77d4:	1f 92       	push	r1
    77d6:	cd b7       	in	r28, 0x3d	; 61
    77d8:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    77da:	0e 94 97 3a 	call	0x752e	; 0x752e <cpu_irq_save>
    77de:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    77e0:	8c ed       	ldi	r24, 0xDC	; 220
    77e2:	90 e0       	ldi	r25, 0x00	; 0
    77e4:	2c ed       	ldi	r18, 0xDC	; 220
    77e6:	30 e0       	ldi	r19, 0x00	; 0
    77e8:	f9 01       	movw	r30, r18
    77ea:	20 81       	ld	r18, Z
    77ec:	20 62       	ori	r18, 0x20	; 32
    77ee:	fc 01       	movw	r30, r24
    77f0:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    77f2:	89 81       	ldd	r24, Y+1	; 0x01
    77f4:	0e 94 a7 3a 	call	0x754e	; 0x754e <cpu_irq_restore>
}
    77f8:	00 00       	nop
    77fa:	0f 90       	pop	r0
    77fc:	df 91       	pop	r29
    77fe:	cf 91       	pop	r28
    7800:	08 95       	ret

00007802 <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    7802:	cf 93       	push	r28
    7804:	df 93       	push	r29
    7806:	cd b7       	in	r28, 0x3d	; 61
    7808:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    780a:	8c ed       	ldi	r24, 0xDC	; 220
    780c:	90 e0       	ldi	r25, 0x00	; 0
    780e:	fc 01       	movw	r30, r24
    7810:	80 81       	ld	r24, Z
    7812:	88 23       	and	r24, r24
    7814:	19 f0       	breq	.+6      	; 0x781c <is_macsc_enable+0x1a>
    7816:	81 e0       	ldi	r24, 0x01	; 1
    7818:	90 e0       	ldi	r25, 0x00	; 0
    781a:	02 c0       	rjmp	.+4      	; 0x7820 <is_macsc_enable+0x1e>
    781c:	80 e0       	ldi	r24, 0x00	; 0
    781e:	90 e0       	ldi	r25, 0x00	; 0
    7820:	81 70       	andi	r24, 0x01	; 1
}
    7822:	df 91       	pop	r29
    7824:	cf 91       	pop	r28
    7826:	08 95       	ret

00007828 <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    7828:	cf 93       	push	r28
    782a:	df 93       	push	r29
    782c:	cd b7       	in	r28, 0x3d	; 61
    782e:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    7830:	8c ed       	ldi	r24, 0xDC	; 220
    7832:	90 e0       	ldi	r25, 0x00	; 0
    7834:	2c ed       	ldi	r18, 0xDC	; 220
    7836:	30 e0       	ldi	r19, 0x00	; 0
    7838:	f9 01       	movw	r30, r18
    783a:	20 81       	ld	r18, Z
    783c:	2f 7d       	andi	r18, 0xDF	; 223
    783e:	fc 01       	movw	r30, r24
    7840:	20 83       	st	Z, r18
}
    7842:	00 00       	nop
    7844:	df 91       	pop	r29
    7846:	cf 91       	pop	r28
    7848:	08 95       	ret

0000784a <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    784a:	cf 93       	push	r28
    784c:	df 93       	push	r29
    784e:	cd b7       	in	r28, 0x3d	; 61
    7850:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    7852:	8d ed       	ldi	r24, 0xDD	; 221
    7854:	90 e0       	ldi	r25, 0x00	; 0
    7856:	fc 01       	movw	r30, r24
    7858:	80 81       	ld	r24, Z
    785a:	88 23       	and	r24, r24
    785c:	19 f0       	breq	.+6      	; 0x7864 <is_macsc_backoff_enable+0x1a>
    785e:	81 e0       	ldi	r24, 0x01	; 1
    7860:	90 e0       	ldi	r25, 0x00	; 0
    7862:	02 c0       	rjmp	.+4      	; 0x7868 <is_macsc_backoff_enable+0x1e>
    7864:	80 e0       	ldi	r24, 0x00	; 0
    7866:	90 e0       	ldi	r25, 0x00	; 0
    7868:	81 70       	andi	r24, 0x01	; 1
}
    786a:	df 91       	pop	r29
    786c:	cf 91       	pop	r28
    786e:	08 95       	ret

00007870 <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    7870:	cf 93       	push	r28
    7872:	df 93       	push	r29
    7874:	1f 92       	push	r1
    7876:	cd b7       	in	r28, 0x3d	; 61
    7878:	de b7       	in	r29, 0x3e	; 62
    787a:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    787c:	89 81       	ldd	r24, Y+1	; 0x01
    787e:	88 2f       	mov	r24, r24
    7880:	90 e0       	ldi	r25, 0x00	; 0
    7882:	82 30       	cpi	r24, 0x02	; 2
    7884:	91 05       	cpc	r25, r1
    7886:	29 f1       	breq	.+74     	; 0x78d2 <macsc_enable_cmp_int+0x62>
    7888:	83 30       	cpi	r24, 0x03	; 3
    788a:	91 05       	cpc	r25, r1
    788c:	09 f4       	brne	.+2      	; 0x7890 <macsc_enable_cmp_int+0x20>
    788e:	3e c0       	rjmp	.+124    	; 0x790c <macsc_enable_cmp_int+0x9c>
    7890:	01 97       	sbiw	r24, 0x01	; 1
    7892:	09 f0       	breq	.+2      	; 0x7896 <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    7894:	5d c0       	rjmp	.+186    	; 0x7950 <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    7896:	8f ed       	ldi	r24, 0xDF	; 223
    7898:	90 e0       	ldi	r25, 0x00	; 0
    789a:	fc 01       	movw	r30, r24
    789c:	80 81       	ld	r24, Z
    789e:	88 2f       	mov	r24, r24
    78a0:	90 e0       	ldi	r25, 0x00	; 0
    78a2:	81 70       	andi	r24, 0x01	; 1
    78a4:	99 27       	eor	r25, r25
    78a6:	89 2b       	or	r24, r25
    78a8:	09 f0       	breq	.+2      	; 0x78ac <macsc_enable_cmp_int+0x3c>
    78aa:	4d c0       	rjmp	.+154    	; 0x7946 <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    78ac:	80 ee       	ldi	r24, 0xE0	; 224
    78ae:	90 e0       	ldi	r25, 0x00	; 0
    78b0:	20 ee       	ldi	r18, 0xE0	; 224
    78b2:	30 e0       	ldi	r19, 0x00	; 0
    78b4:	f9 01       	movw	r30, r18
    78b6:	20 81       	ld	r18, Z
    78b8:	21 60       	ori	r18, 0x01	; 1
    78ba:	fc 01       	movw	r30, r24
    78bc:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    78be:	8f ed       	ldi	r24, 0xDF	; 223
    78c0:	90 e0       	ldi	r25, 0x00	; 0
    78c2:	2f ed       	ldi	r18, 0xDF	; 223
    78c4:	30 e0       	ldi	r19, 0x00	; 0
    78c6:	f9 01       	movw	r30, r18
    78c8:	20 81       	ld	r18, Z
    78ca:	21 60       	ori	r18, 0x01	; 1
    78cc:	fc 01       	movw	r30, r24
    78ce:	20 83       	st	Z, r18
		}
	}
	break;
    78d0:	3a c0       	rjmp	.+116    	; 0x7946 <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    78d2:	8f ed       	ldi	r24, 0xDF	; 223
    78d4:	90 e0       	ldi	r25, 0x00	; 0
    78d6:	fc 01       	movw	r30, r24
    78d8:	80 81       	ld	r24, Z
    78da:	88 2f       	mov	r24, r24
    78dc:	90 e0       	ldi	r25, 0x00	; 0
    78de:	82 70       	andi	r24, 0x02	; 2
    78e0:	99 27       	eor	r25, r25
    78e2:	89 2b       	or	r24, r25
    78e4:	91 f5       	brne	.+100    	; 0x794a <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    78e6:	80 ee       	ldi	r24, 0xE0	; 224
    78e8:	90 e0       	ldi	r25, 0x00	; 0
    78ea:	20 ee       	ldi	r18, 0xE0	; 224
    78ec:	30 e0       	ldi	r19, 0x00	; 0
    78ee:	f9 01       	movw	r30, r18
    78f0:	20 81       	ld	r18, Z
    78f2:	22 60       	ori	r18, 0x02	; 2
    78f4:	fc 01       	movw	r30, r24
    78f6:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    78f8:	8f ed       	ldi	r24, 0xDF	; 223
    78fa:	90 e0       	ldi	r25, 0x00	; 0
    78fc:	2f ed       	ldi	r18, 0xDF	; 223
    78fe:	30 e0       	ldi	r19, 0x00	; 0
    7900:	f9 01       	movw	r30, r18
    7902:	20 81       	ld	r18, Z
    7904:	22 60       	ori	r18, 0x02	; 2
    7906:	fc 01       	movw	r30, r24
    7908:	20 83       	st	Z, r18
		}
	}
	break;
    790a:	1f c0       	rjmp	.+62     	; 0x794a <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    790c:	8f ed       	ldi	r24, 0xDF	; 223
    790e:	90 e0       	ldi	r25, 0x00	; 0
    7910:	fc 01       	movw	r30, r24
    7912:	80 81       	ld	r24, Z
    7914:	88 2f       	mov	r24, r24
    7916:	90 e0       	ldi	r25, 0x00	; 0
    7918:	84 70       	andi	r24, 0x04	; 4
    791a:	99 27       	eor	r25, r25
    791c:	89 2b       	or	r24, r25
    791e:	b9 f4       	brne	.+46     	; 0x794e <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    7920:	80 ee       	ldi	r24, 0xE0	; 224
    7922:	90 e0       	ldi	r25, 0x00	; 0
    7924:	20 ee       	ldi	r18, 0xE0	; 224
    7926:	30 e0       	ldi	r19, 0x00	; 0
    7928:	f9 01       	movw	r30, r18
    792a:	20 81       	ld	r18, Z
    792c:	24 60       	ori	r18, 0x04	; 4
    792e:	fc 01       	movw	r30, r24
    7930:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    7932:	8f ed       	ldi	r24, 0xDF	; 223
    7934:	90 e0       	ldi	r25, 0x00	; 0
    7936:	2f ed       	ldi	r18, 0xDF	; 223
    7938:	30 e0       	ldi	r19, 0x00	; 0
    793a:	f9 01       	movw	r30, r18
    793c:	20 81       	ld	r18, Z
    793e:	24 60       	ori	r18, 0x04	; 4
    7940:	fc 01       	movw	r30, r24
    7942:	20 83       	st	Z, r18
		}
	}
	break;
    7944:	04 c0       	rjmp	.+8      	; 0x794e <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    7946:	00 00       	nop
    7948:	03 c0       	rjmp	.+6      	; 0x7950 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    794a:	00 00       	nop
    794c:	01 c0       	rjmp	.+2      	; 0x7950 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    794e:	00 00       	nop

	default:
		break;
	}
}
    7950:	00 00       	nop
    7952:	0f 90       	pop	r0
    7954:	df 91       	pop	r29
    7956:	cf 91       	pop	r28
    7958:	08 95       	ret

0000795a <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    795a:	cf 93       	push	r28
    795c:	df 93       	push	r29
    795e:	1f 92       	push	r1
    7960:	cd b7       	in	r28, 0x3d	; 61
    7962:	de b7       	in	r29, 0x3e	; 62
    7964:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    7966:	89 81       	ldd	r24, Y+1	; 0x01
    7968:	88 2f       	mov	r24, r24
    796a:	90 e0       	ldi	r25, 0x00	; 0
    796c:	82 30       	cpi	r24, 0x02	; 2
    796e:	91 05       	cpc	r25, r1
    7970:	19 f1       	breq	.+70     	; 0x79b8 <macsc_disable_cmp_int+0x5e>
    7972:	83 30       	cpi	r24, 0x03	; 3
    7974:	91 05       	cpc	r25, r1
    7976:	29 f1       	breq	.+74     	; 0x79c2 <macsc_disable_cmp_int+0x68>
    7978:	01 97       	sbiw	r24, 0x01	; 1
    797a:	09 f0       	breq	.+2      	; 0x797e <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    797c:	28 c0       	rjmp	.+80     	; 0x79ce <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    797e:	8f ed       	ldi	r24, 0xDF	; 223
    7980:	90 e0       	ldi	r25, 0x00	; 0
    7982:	fc 01       	movw	r30, r24
    7984:	80 81       	ld	r24, Z
    7986:	88 2f       	mov	r24, r24
    7988:	90 e0       	ldi	r25, 0x00	; 0
    798a:	81 70       	andi	r24, 0x01	; 1
    798c:	99 27       	eor	r25, r25
    798e:	89 2b       	or	r24, r25
    7990:	e9 f0       	breq	.+58     	; 0x79cc <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    7992:	80 ee       	ldi	r24, 0xE0	; 224
    7994:	90 e0       	ldi	r25, 0x00	; 0
    7996:	20 ee       	ldi	r18, 0xE0	; 224
    7998:	30 e0       	ldi	r19, 0x00	; 0
    799a:	f9 01       	movw	r30, r18
    799c:	20 81       	ld	r18, Z
    799e:	21 60       	ori	r18, 0x01	; 1
    79a0:	fc 01       	movw	r30, r24
    79a2:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    79a4:	8f ed       	ldi	r24, 0xDF	; 223
    79a6:	90 e0       	ldi	r25, 0x00	; 0
    79a8:	2f ed       	ldi	r18, 0xDF	; 223
    79aa:	30 e0       	ldi	r19, 0x00	; 0
    79ac:	f9 01       	movw	r30, r18
    79ae:	20 81       	ld	r18, Z
    79b0:	2e 7f       	andi	r18, 0xFE	; 254
    79b2:	fc 01       	movw	r30, r24
    79b4:	20 83       	st	Z, r18
		}
	}
	break;
    79b6:	0a c0       	rjmp	.+20     	; 0x79cc <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    79b8:	8f ed       	ldi	r24, 0xDF	; 223
    79ba:	90 e0       	ldi	r25, 0x00	; 0
    79bc:	fc 01       	movw	r30, r24
    79be:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    79c0:	06 c0       	rjmp	.+12     	; 0x79ce <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    79c2:	8f ed       	ldi	r24, 0xDF	; 223
    79c4:	90 e0       	ldi	r25, 0x00	; 0
    79c6:	fc 01       	movw	r30, r24
    79c8:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    79ca:	01 c0       	rjmp	.+2      	; 0x79ce <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    79cc:	00 00       	nop
	break;

	default:
		break;
	}
}
    79ce:	00 00       	nop
    79d0:	0f 90       	pop	r0
    79d2:	df 91       	pop	r29
    79d4:	cf 91       	pop	r28
    79d6:	08 95       	ret

000079d8 <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    79d8:	cf 93       	push	r28
    79da:	df 93       	push	r29
    79dc:	cd b7       	in	r28, 0x3d	; 61
    79de:	de b7       	in	r29, 0x3e	; 62
    79e0:	62 97       	sbiw	r28, 0x12	; 18
    79e2:	0f b6       	in	r0, 0x3f	; 63
    79e4:	f8 94       	cli
    79e6:	de bf       	out	0x3e, r29	; 62
    79e8:	0f be       	out	0x3f, r0	; 63
    79ea:	cd bf       	out	0x3d, r28	; 61
    79ec:	8d 87       	std	Y+13, r24	; 0x0d
    79ee:	4e 87       	std	Y+14, r20	; 0x0e
    79f0:	5f 87       	std	Y+15, r21	; 0x0f
    79f2:	68 8b       	std	Y+16, r22	; 0x10
    79f4:	79 8b       	std	Y+17, r23	; 0x11
    79f6:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    79f8:	8a 89       	ldd	r24, Y+18	; 0x12
    79fa:	88 2f       	mov	r24, r24
    79fc:	90 e0       	ldi	r25, 0x00	; 0
    79fe:	82 30       	cpi	r24, 0x02	; 2
    7a00:	91 05       	cpc	r25, r1
    7a02:	d1 f1       	breq	.+116    	; 0x7a78 <macsc_use_cmp+0xa0>
    7a04:	83 30       	cpi	r24, 0x03	; 3
    7a06:	91 05       	cpc	r25, r1
    7a08:	09 f4       	brne	.+2      	; 0x7a0c <macsc_use_cmp+0x34>
    7a0a:	69 c0       	rjmp	.+210    	; 0x7ade <macsc_use_cmp+0x106>
    7a0c:	01 97       	sbiw	r24, 0x01	; 1
    7a0e:	09 f0       	breq	.+2      	; 0x7a12 <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    7a10:	99 c0       	rjmp	.+306    	; 0x7b44 <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    7a12:	8d 85       	ldd	r24, Y+13	; 0x0d
    7a14:	88 23       	and	r24, r24
    7a16:	51 f0       	breq	.+20     	; 0x7a2c <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    7a18:	8c ed       	ldi	r24, 0xDC	; 220
    7a1a:	90 e0       	ldi	r25, 0x00	; 0
    7a1c:	2c ed       	ldi	r18, 0xDC	; 220
    7a1e:	30 e0       	ldi	r19, 0x00	; 0
    7a20:	f9 01       	movw	r30, r18
    7a22:	20 81       	ld	r18, Z
    7a24:	21 60       	ori	r18, 0x01	; 1
    7a26:	fc 01       	movw	r30, r24
    7a28:	20 83       	st	Z, r18
    7a2a:	09 c0       	rjmp	.+18     	; 0x7a3e <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    7a2c:	8c ed       	ldi	r24, 0xDC	; 220
    7a2e:	90 e0       	ldi	r25, 0x00	; 0
    7a30:	2c ed       	ldi	r18, 0xDC	; 220
    7a32:	30 e0       	ldi	r19, 0x00	; 0
    7a34:	f9 01       	movw	r30, r18
    7a36:	20 81       	ld	r18, Z
    7a38:	2e 7f       	andi	r18, 0xFE	; 254
    7a3a:	fc 01       	movw	r30, r24
    7a3c:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    7a3e:	8e 85       	ldd	r24, Y+14	; 0x0e
    7a40:	9f 85       	ldd	r25, Y+15	; 0x0f
    7a42:	a8 89       	ldd	r26, Y+16	; 0x10
    7a44:	b9 89       	ldd	r27, Y+17	; 0x11
    7a46:	89 83       	std	Y+1, r24	; 0x01
    7a48:	9a 83       	std	Y+2, r25	; 0x02
    7a4a:	ab 83       	std	Y+3, r26	; 0x03
    7a4c:	bc 83       	std	Y+4, r27	; 0x04
    7a4e:	88 ef       	ldi	r24, 0xF8	; 248
    7a50:	90 e0       	ldi	r25, 0x00	; 0
    7a52:	2c 81       	ldd	r18, Y+4	; 0x04
    7a54:	fc 01       	movw	r30, r24
    7a56:	20 83       	st	Z, r18
    7a58:	87 ef       	ldi	r24, 0xF7	; 247
    7a5a:	90 e0       	ldi	r25, 0x00	; 0
    7a5c:	2b 81       	ldd	r18, Y+3	; 0x03
    7a5e:	fc 01       	movw	r30, r24
    7a60:	20 83       	st	Z, r18
    7a62:	86 ef       	ldi	r24, 0xF6	; 246
    7a64:	90 e0       	ldi	r25, 0x00	; 0
    7a66:	2a 81       	ldd	r18, Y+2	; 0x02
    7a68:	fc 01       	movw	r30, r24
    7a6a:	20 83       	st	Z, r18
    7a6c:	85 ef       	ldi	r24, 0xF5	; 245
    7a6e:	90 e0       	ldi	r25, 0x00	; 0
    7a70:	29 81       	ldd	r18, Y+1	; 0x01
    7a72:	fc 01       	movw	r30, r24
    7a74:	20 83       	st	Z, r18
	}
	break;
    7a76:	66 c0       	rjmp	.+204    	; 0x7b44 <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    7a78:	8d 85       	ldd	r24, Y+13	; 0x0d
    7a7a:	88 23       	and	r24, r24
    7a7c:	51 f0       	breq	.+20     	; 0x7a92 <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    7a7e:	8c ed       	ldi	r24, 0xDC	; 220
    7a80:	90 e0       	ldi	r25, 0x00	; 0
    7a82:	2c ed       	ldi	r18, 0xDC	; 220
    7a84:	30 e0       	ldi	r19, 0x00	; 0
    7a86:	f9 01       	movw	r30, r18
    7a88:	20 81       	ld	r18, Z
    7a8a:	22 60       	ori	r18, 0x02	; 2
    7a8c:	fc 01       	movw	r30, r24
    7a8e:	20 83       	st	Z, r18
    7a90:	09 c0       	rjmp	.+18     	; 0x7aa4 <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    7a92:	8c ed       	ldi	r24, 0xDC	; 220
    7a94:	90 e0       	ldi	r25, 0x00	; 0
    7a96:	2c ed       	ldi	r18, 0xDC	; 220
    7a98:	30 e0       	ldi	r19, 0x00	; 0
    7a9a:	f9 01       	movw	r30, r18
    7a9c:	20 81       	ld	r18, Z
    7a9e:	2d 7f       	andi	r18, 0xFD	; 253
    7aa0:	fc 01       	movw	r30, r24
    7aa2:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    7aa4:	8e 85       	ldd	r24, Y+14	; 0x0e
    7aa6:	9f 85       	ldd	r25, Y+15	; 0x0f
    7aa8:	a8 89       	ldd	r26, Y+16	; 0x10
    7aaa:	b9 89       	ldd	r27, Y+17	; 0x11
    7aac:	8d 83       	std	Y+5, r24	; 0x05
    7aae:	9e 83       	std	Y+6, r25	; 0x06
    7ab0:	af 83       	std	Y+7, r26	; 0x07
    7ab2:	b8 87       	std	Y+8, r27	; 0x08
    7ab4:	84 ef       	ldi	r24, 0xF4	; 244
    7ab6:	90 e0       	ldi	r25, 0x00	; 0
    7ab8:	28 85       	ldd	r18, Y+8	; 0x08
    7aba:	fc 01       	movw	r30, r24
    7abc:	20 83       	st	Z, r18
    7abe:	83 ef       	ldi	r24, 0xF3	; 243
    7ac0:	90 e0       	ldi	r25, 0x00	; 0
    7ac2:	2f 81       	ldd	r18, Y+7	; 0x07
    7ac4:	fc 01       	movw	r30, r24
    7ac6:	20 83       	st	Z, r18
    7ac8:	82 ef       	ldi	r24, 0xF2	; 242
    7aca:	90 e0       	ldi	r25, 0x00	; 0
    7acc:	2e 81       	ldd	r18, Y+6	; 0x06
    7ace:	fc 01       	movw	r30, r24
    7ad0:	20 83       	st	Z, r18
    7ad2:	81 ef       	ldi	r24, 0xF1	; 241
    7ad4:	90 e0       	ldi	r25, 0x00	; 0
    7ad6:	2d 81       	ldd	r18, Y+5	; 0x05
    7ad8:	fc 01       	movw	r30, r24
    7ada:	20 83       	st	Z, r18
	}
	break;
    7adc:	33 c0       	rjmp	.+102    	; 0x7b44 <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    7ade:	8d 85       	ldd	r24, Y+13	; 0x0d
    7ae0:	88 23       	and	r24, r24
    7ae2:	51 f0       	breq	.+20     	; 0x7af8 <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    7ae4:	8c ed       	ldi	r24, 0xDC	; 220
    7ae6:	90 e0       	ldi	r25, 0x00	; 0
    7ae8:	2c ed       	ldi	r18, 0xDC	; 220
    7aea:	30 e0       	ldi	r19, 0x00	; 0
    7aec:	f9 01       	movw	r30, r18
    7aee:	20 81       	ld	r18, Z
    7af0:	24 60       	ori	r18, 0x04	; 4
    7af2:	fc 01       	movw	r30, r24
    7af4:	20 83       	st	Z, r18
    7af6:	09 c0       	rjmp	.+18     	; 0x7b0a <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    7af8:	8c ed       	ldi	r24, 0xDC	; 220
    7afa:	90 e0       	ldi	r25, 0x00	; 0
    7afc:	2c ed       	ldi	r18, 0xDC	; 220
    7afe:	30 e0       	ldi	r19, 0x00	; 0
    7b00:	f9 01       	movw	r30, r18
    7b02:	20 81       	ld	r18, Z
    7b04:	2b 7f       	andi	r18, 0xFB	; 251
    7b06:	fc 01       	movw	r30, r24
    7b08:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    7b0a:	8e 85       	ldd	r24, Y+14	; 0x0e
    7b0c:	9f 85       	ldd	r25, Y+15	; 0x0f
    7b0e:	a8 89       	ldd	r26, Y+16	; 0x10
    7b10:	b9 89       	ldd	r27, Y+17	; 0x11
    7b12:	89 87       	std	Y+9, r24	; 0x09
    7b14:	9a 87       	std	Y+10, r25	; 0x0a
    7b16:	ab 87       	std	Y+11, r26	; 0x0b
    7b18:	bc 87       	std	Y+12, r27	; 0x0c
    7b1a:	80 ef       	ldi	r24, 0xF0	; 240
    7b1c:	90 e0       	ldi	r25, 0x00	; 0
    7b1e:	2c 85       	ldd	r18, Y+12	; 0x0c
    7b20:	fc 01       	movw	r30, r24
    7b22:	20 83       	st	Z, r18
    7b24:	8f ee       	ldi	r24, 0xEF	; 239
    7b26:	90 e0       	ldi	r25, 0x00	; 0
    7b28:	2b 85       	ldd	r18, Y+11	; 0x0b
    7b2a:	fc 01       	movw	r30, r24
    7b2c:	20 83       	st	Z, r18
    7b2e:	8e ee       	ldi	r24, 0xEE	; 238
    7b30:	90 e0       	ldi	r25, 0x00	; 0
    7b32:	2a 85       	ldd	r18, Y+10	; 0x0a
    7b34:	fc 01       	movw	r30, r24
    7b36:	20 83       	st	Z, r18
    7b38:	8d ee       	ldi	r24, 0xED	; 237
    7b3a:	90 e0       	ldi	r25, 0x00	; 0
    7b3c:	29 85       	ldd	r18, Y+9	; 0x09
    7b3e:	fc 01       	movw	r30, r24
    7b40:	20 83       	st	Z, r18
	}
	break;
    7b42:	00 00       	nop

	default:
		break;
	}
}
    7b44:	00 00       	nop
    7b46:	62 96       	adiw	r28, 0x12	; 18
    7b48:	0f b6       	in	r0, 0x3f	; 63
    7b4a:	f8 94       	cli
    7b4c:	de bf       	out	0x3e, r29	; 62
    7b4e:	0f be       	out	0x3f, r0	; 63
    7b50:	cd bf       	out	0x3d, r28	; 61
    7b52:	df 91       	pop	r29
    7b54:	cf 91       	pop	r28
    7b56:	08 95       	ret

00007b58 <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    7b58:	cf 93       	push	r28
    7b5a:	df 93       	push	r29
    7b5c:	00 d0       	rcall	.+0      	; 0x7b5e <macsc_set_ovf_int_cb+0x6>
    7b5e:	cd b7       	in	r28, 0x3d	; 61
    7b60:	de b7       	in	r29, 0x3e	; 62
    7b62:	9a 83       	std	Y+2, r25	; 0x02
    7b64:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    7b66:	89 81       	ldd	r24, Y+1	; 0x01
    7b68:	9a 81       	ldd	r25, Y+2	; 0x02
    7b6a:	90 93 d9 10 	sts	0x10D9, r25	; 0x8010d9 <macsc_ovf_cb+0x1>
    7b6e:	80 93 d8 10 	sts	0x10D8, r24	; 0x8010d8 <macsc_ovf_cb>
}
    7b72:	00 00       	nop
    7b74:	0f 90       	pop	r0
    7b76:	0f 90       	pop	r0
    7b78:	df 91       	pop	r29
    7b7a:	cf 91       	pop	r28
    7b7c:	08 95       	ret

00007b7e <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    7b7e:	cf 93       	push	r28
    7b80:	df 93       	push	r29
    7b82:	00 d0       	rcall	.+0      	; 0x7b84 <macsc_set_cmp1_int_cb+0x6>
    7b84:	cd b7       	in	r28, 0x3d	; 61
    7b86:	de b7       	in	r29, 0x3e	; 62
    7b88:	9a 83       	std	Y+2, r25	; 0x02
    7b8a:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    7b8c:	89 81       	ldd	r24, Y+1	; 0x01
    7b8e:	9a 81       	ldd	r25, Y+2	; 0x02
    7b90:	90 93 db 10 	sts	0x10DB, r25	; 0x8010db <macsc_cmp1_cb+0x1>
    7b94:	80 93 da 10 	sts	0x10DA, r24	; 0x8010da <macsc_cmp1_cb>
}
    7b98:	00 00       	nop
    7b9a:	0f 90       	pop	r0
    7b9c:	0f 90       	pop	r0
    7b9e:	df 91       	pop	r29
    7ba0:	cf 91       	pop	r28
    7ba2:	08 95       	ret

00007ba4 <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    7ba4:	cf 93       	push	r28
    7ba6:	df 93       	push	r29
    7ba8:	00 d0       	rcall	.+0      	; 0x7baa <macsc_set_cmp2_int_cb+0x6>
    7baa:	cd b7       	in	r28, 0x3d	; 61
    7bac:	de b7       	in	r29, 0x3e	; 62
    7bae:	9a 83       	std	Y+2, r25	; 0x02
    7bb0:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    7bb2:	89 81       	ldd	r24, Y+1	; 0x01
    7bb4:	9a 81       	ldd	r25, Y+2	; 0x02
    7bb6:	90 93 dd 10 	sts	0x10DD, r25	; 0x8010dd <macsc_cmp2_cb+0x1>
    7bba:	80 93 dc 10 	sts	0x10DC, r24	; 0x8010dc <macsc_cmp2_cb>
}
    7bbe:	00 00       	nop
    7bc0:	0f 90       	pop	r0
    7bc2:	0f 90       	pop	r0
    7bc4:	df 91       	pop	r29
    7bc6:	cf 91       	pop	r28
    7bc8:	08 95       	ret

00007bca <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    7bca:	cf 93       	push	r28
    7bcc:	df 93       	push	r29
    7bce:	00 d0       	rcall	.+0      	; 0x7bd0 <macsc_set_cmp3_int_cb+0x6>
    7bd0:	cd b7       	in	r28, 0x3d	; 61
    7bd2:	de b7       	in	r29, 0x3e	; 62
    7bd4:	9a 83       	std	Y+2, r25	; 0x02
    7bd6:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    7bd8:	89 81       	ldd	r24, Y+1	; 0x01
    7bda:	9a 81       	ldd	r25, Y+2	; 0x02
    7bdc:	90 93 df 10 	sts	0x10DF, r25	; 0x8010df <macsc_cmp3_cb+0x1>
    7be0:	80 93 de 10 	sts	0x10DE, r24	; 0x8010de <macsc_cmp3_cb>
}
    7be4:	00 00       	nop
    7be6:	0f 90       	pop	r0
    7be8:	0f 90       	pop	r0
    7bea:	df 91       	pop	r29
    7bec:	cf 91       	pop	r28
    7bee:	08 95       	ret

00007bf0 <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    7bf0:	cf 93       	push	r28
    7bf2:	df 93       	push	r29
    7bf4:	00 d0       	rcall	.+0      	; 0x7bf6 <macsc_set_backoff_slot_cntr_int_cb+0x6>
    7bf6:	cd b7       	in	r28, 0x3d	; 61
    7bf8:	de b7       	in	r29, 0x3e	; 62
    7bfa:	9a 83       	std	Y+2, r25	; 0x02
    7bfc:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    7bfe:	89 81       	ldd	r24, Y+1	; 0x01
    7c00:	9a 81       	ldd	r25, Y+2	; 0x02
    7c02:	90 93 e1 10 	sts	0x10E1, r25	; 0x8010e1 <macsc_slotcnt_cb+0x1>
    7c06:	80 93 e0 10 	sts	0x10E0, r24	; 0x8010e0 <macsc_slotcnt_cb>
}
    7c0a:	00 00       	nop
    7c0c:	0f 90       	pop	r0
    7c0e:	0f 90       	pop	r0
    7c10:	df 91       	pop	r29
    7c12:	cf 91       	pop	r28
    7c14:	08 95       	ret

00007c16 <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    7c16:	cf 93       	push	r28
    7c18:	df 93       	push	r29
    7c1a:	00 d0       	rcall	.+0      	; 0x7c1c <usart_rx_enable+0x6>
    7c1c:	cd b7       	in	r28, 0x3d	; 61
    7c1e:	de b7       	in	r29, 0x3e	; 62
    7c20:	9a 83       	std	Y+2, r25	; 0x02
    7c22:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    7c24:	89 81       	ldd	r24, Y+1	; 0x01
    7c26:	9a 81       	ldd	r25, Y+2	; 0x02
    7c28:	fc 01       	movw	r30, r24
    7c2a:	81 81       	ldd	r24, Z+1	; 0x01
    7c2c:	28 2f       	mov	r18, r24
    7c2e:	20 61       	ori	r18, 0x10	; 16
    7c30:	89 81       	ldd	r24, Y+1	; 0x01
    7c32:	9a 81       	ldd	r25, Y+2	; 0x02
    7c34:	fc 01       	movw	r30, r24
    7c36:	21 83       	std	Z+1, r18	; 0x01
}
    7c38:	00 00       	nop
    7c3a:	0f 90       	pop	r0
    7c3c:	0f 90       	pop	r0
    7c3e:	df 91       	pop	r29
    7c40:	cf 91       	pop	r28
    7c42:	08 95       	ret

00007c44 <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    7c44:	cf 93       	push	r28
    7c46:	df 93       	push	r29
    7c48:	00 d0       	rcall	.+0      	; 0x7c4a <usart_format_set+0x6>
    7c4a:	00 d0       	rcall	.+0      	; 0x7c4c <usart_format_set+0x8>
    7c4c:	1f 92       	push	r1
    7c4e:	cd b7       	in	r28, 0x3d	; 61
    7c50:	de b7       	in	r29, 0x3e	; 62
    7c52:	9a 83       	std	Y+2, r25	; 0x02
    7c54:	89 83       	std	Y+1, r24	; 0x01
    7c56:	6b 83       	std	Y+3, r22	; 0x03
    7c58:	4c 83       	std	Y+4, r20	; 0x04
    7c5a:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    7c5c:	89 81       	ldd	r24, Y+1	; 0x01
    7c5e:	9a 81       	ldd	r25, Y+2	; 0x02
    7c60:	fc 01       	movw	r30, r24
    7c62:	82 81       	ldd	r24, Z+2	; 0x02
    7c64:	28 2f       	mov	r18, r24
    7c66:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    7c68:	8b 81       	ldd	r24, Y+3	; 0x03
    7c6a:	88 2f       	mov	r24, r24
    7c6c:	90 e0       	ldi	r25, 0x00	; 0
    7c6e:	83 70       	andi	r24, 0x03	; 3
    7c70:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    7c72:	88 0f       	add	r24, r24
    7c74:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    7c76:	82 2b       	or	r24, r18
    7c78:	28 2f       	mov	r18, r24
    7c7a:	89 81       	ldd	r24, Y+1	; 0x01
    7c7c:	9a 81       	ldd	r25, Y+2	; 0x02
    7c7e:	fc 01       	movw	r30, r24
    7c80:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    7c82:	89 81       	ldd	r24, Y+1	; 0x01
    7c84:	9a 81       	ldd	r25, Y+2	; 0x02
    7c86:	fc 01       	movw	r30, r24
    7c88:	81 81       	ldd	r24, Z+1	; 0x01
    7c8a:	28 2f       	mov	r18, r24
    7c8c:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    7c8e:	8b 81       	ldd	r24, Y+3	; 0x03
    7c90:	88 2f       	mov	r24, r24
    7c92:	90 e0       	ldi	r25, 0x00	; 0
    7c94:	84 70       	andi	r24, 0x04	; 4
    7c96:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    7c98:	88 0f       	add	r24, r24
    7c9a:	99 1f       	adc	r25, r25
    7c9c:	88 0f       	add	r24, r24
    7c9e:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    7ca0:	82 2b       	or	r24, r18
    7ca2:	28 2f       	mov	r18, r24
    7ca4:	89 81       	ldd	r24, Y+1	; 0x01
    7ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    7ca8:	fc 01       	movw	r30, r24
    7caa:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    7cac:	89 81       	ldd	r24, Y+1	; 0x01
    7cae:	9a 81       	ldd	r25, Y+2	; 0x02
    7cb0:	fc 01       	movw	r30, r24
    7cb2:	82 81       	ldd	r24, Z+2	; 0x02
    7cb4:	98 2f       	mov	r25, r24
    7cb6:	9f 7c       	andi	r25, 0xCF	; 207
    7cb8:	8c 81       	ldd	r24, Y+4	; 0x04
    7cba:	89 2b       	or	r24, r25
    7cbc:	28 2f       	mov	r18, r24
    7cbe:	89 81       	ldd	r24, Y+1	; 0x01
    7cc0:	9a 81       	ldd	r25, Y+2	; 0x02
    7cc2:	fc 01       	movw	r30, r24
    7cc4:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    7cc6:	89 81       	ldd	r24, Y+1	; 0x01
    7cc8:	9a 81       	ldd	r25, Y+2	; 0x02
    7cca:	fc 01       	movw	r30, r24
    7ccc:	82 81       	ldd	r24, Z+2	; 0x02
    7cce:	28 2f       	mov	r18, r24
    7cd0:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    7cd2:	8d 81       	ldd	r24, Y+5	; 0x05
    7cd4:	88 2f       	mov	r24, r24
    7cd6:	90 e0       	ldi	r25, 0x00	; 0
    7cd8:	88 0f       	add	r24, r24
    7cda:	99 1f       	adc	r25, r25
    7cdc:	88 0f       	add	r24, r24
    7cde:	99 1f       	adc	r25, r25
    7ce0:	88 0f       	add	r24, r24
    7ce2:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    7ce4:	82 2b       	or	r24, r18
    7ce6:	28 2f       	mov	r18, r24
    7ce8:	89 81       	ldd	r24, Y+1	; 0x01
    7cea:	9a 81       	ldd	r25, Y+2	; 0x02
    7cec:	fc 01       	movw	r30, r24
    7cee:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    7cf0:	00 00       	nop
    7cf2:	0f 90       	pop	r0
    7cf4:	0f 90       	pop	r0
    7cf6:	0f 90       	pop	r0
    7cf8:	0f 90       	pop	r0
    7cfa:	0f 90       	pop	r0
    7cfc:	df 91       	pop	r29
    7cfe:	cf 91       	pop	r28
    7d00:	08 95       	ret

00007d02 <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    7d02:	cf 93       	push	r28
    7d04:	df 93       	push	r29
    7d06:	00 d0       	rcall	.+0      	; 0x7d08 <usart_tx_enable+0x6>
    7d08:	cd b7       	in	r28, 0x3d	; 61
    7d0a:	de b7       	in	r29, 0x3e	; 62
    7d0c:	9a 83       	std	Y+2, r25	; 0x02
    7d0e:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    7d10:	89 81       	ldd	r24, Y+1	; 0x01
    7d12:	9a 81       	ldd	r25, Y+2	; 0x02
    7d14:	fc 01       	movw	r30, r24
    7d16:	81 81       	ldd	r24, Z+1	; 0x01
    7d18:	28 2f       	mov	r18, r24
    7d1a:	28 60       	ori	r18, 0x08	; 8
    7d1c:	89 81       	ldd	r24, Y+1	; 0x01
    7d1e:	9a 81       	ldd	r25, Y+2	; 0x02
    7d20:	fc 01       	movw	r30, r24
    7d22:	21 83       	std	Z+1, r18	; 0x01
}
    7d24:	00 00       	nop
    7d26:	0f 90       	pop	r0
    7d28:	0f 90       	pop	r0
    7d2a:	df 91       	pop	r29
    7d2c:	cf 91       	pop	r28
    7d2e:	08 95       	ret

00007d30 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    7d30:	cf 93       	push	r28
    7d32:	df 93       	push	r29
    7d34:	00 d0       	rcall	.+0      	; 0x7d36 <usart_set_mode+0x6>
    7d36:	1f 92       	push	r1
    7d38:	cd b7       	in	r28, 0x3d	; 61
    7d3a:	de b7       	in	r29, 0x3e	; 62
    7d3c:	9a 83       	std	Y+2, r25	; 0x02
    7d3e:	89 83       	std	Y+1, r24	; 0x01
    7d40:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    7d42:	89 81       	ldd	r24, Y+1	; 0x01
    7d44:	9a 81       	ldd	r25, Y+2	; 0x02
    7d46:	fc 01       	movw	r30, r24
    7d48:	82 81       	ldd	r24, Z+2	; 0x02
    7d4a:	98 2f       	mov	r25, r24
    7d4c:	9f 73       	andi	r25, 0x3F	; 63
    7d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    7d50:	89 2b       	or	r24, r25
    7d52:	28 2f       	mov	r18, r24
    7d54:	89 81       	ldd	r24, Y+1	; 0x01
    7d56:	9a 81       	ldd	r25, Y+2	; 0x02
    7d58:	fc 01       	movw	r30, r24
    7d5a:	22 83       	std	Z+2, r18	; 0x02
}
    7d5c:	00 00       	nop
    7d5e:	0f 90       	pop	r0
    7d60:	0f 90       	pop	r0
    7d62:	0f 90       	pop	r0
    7d64:	df 91       	pop	r29
    7d66:	cf 91       	pop	r28
    7d68:	08 95       	ret

00007d6a <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    7d6a:	cf 93       	push	r28
    7d6c:	df 93       	push	r29
    7d6e:	00 d0       	rcall	.+0      	; 0x7d70 <usart_data_register_is_empty+0x6>
    7d70:	cd b7       	in	r28, 0x3d	; 61
    7d72:	de b7       	in	r29, 0x3e	; 62
    7d74:	9a 83       	std	Y+2, r25	; 0x02
    7d76:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    7d78:	89 81       	ldd	r24, Y+1	; 0x01
    7d7a:	9a 81       	ldd	r25, Y+2	; 0x02
    7d7c:	fc 01       	movw	r30, r24
    7d7e:	80 81       	ld	r24, Z
    7d80:	88 2f       	mov	r24, r24
    7d82:	90 e0       	ldi	r25, 0x00	; 0
    7d84:	80 72       	andi	r24, 0x20	; 32
    7d86:	99 27       	eor	r25, r25
    7d88:	21 e0       	ldi	r18, 0x01	; 1
    7d8a:	89 2b       	or	r24, r25
    7d8c:	09 f4       	brne	.+2      	; 0x7d90 <usart_data_register_is_empty+0x26>
    7d8e:	20 e0       	ldi	r18, 0x00	; 0
    7d90:	82 2f       	mov	r24, r18
}
    7d92:	0f 90       	pop	r0
    7d94:	0f 90       	pop	r0
    7d96:	df 91       	pop	r29
    7d98:	cf 91       	pop	r28
    7d9a:	08 95       	ret

00007d9c <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    7d9c:	cf 93       	push	r28
    7d9e:	df 93       	push	r29
    7da0:	00 d0       	rcall	.+0      	; 0x7da2 <usart_rx_is_complete+0x6>
    7da2:	cd b7       	in	r28, 0x3d	; 61
    7da4:	de b7       	in	r29, 0x3e	; 62
    7da6:	9a 83       	std	Y+2, r25	; 0x02
    7da8:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    7daa:	89 81       	ldd	r24, Y+1	; 0x01
    7dac:	9a 81       	ldd	r25, Y+2	; 0x02
    7dae:	fc 01       	movw	r30, r24
    7db0:	80 81       	ld	r24, Z
    7db2:	88 2f       	mov	r24, r24
    7db4:	90 e0       	ldi	r25, 0x00	; 0
    7db6:	80 78       	andi	r24, 0x80	; 128
    7db8:	99 27       	eor	r25, r25
    7dba:	21 e0       	ldi	r18, 0x01	; 1
    7dbc:	89 2b       	or	r24, r25
    7dbe:	09 f4       	brne	.+2      	; 0x7dc2 <usart_rx_is_complete+0x26>
    7dc0:	20 e0       	ldi	r18, 0x00	; 0
    7dc2:	82 2f       	mov	r24, r18
}
    7dc4:	0f 90       	pop	r0
    7dc6:	0f 90       	pop	r0
    7dc8:	df 91       	pop	r29
    7dca:	cf 91       	pop	r28
    7dcc:	08 95       	ret

00007dce <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    7dce:	cf 93       	push	r28
    7dd0:	df 93       	push	r29
    7dd2:	00 d0       	rcall	.+0      	; 0x7dd4 <ioport_pin_to_mask+0x6>
    7dd4:	cd b7       	in	r28, 0x3d	; 61
    7dd6:	de b7       	in	r29, 0x3e	; 62
    7dd8:	8a 83       	std	Y+2, r24	; 0x02
    7dda:	8a 81       	ldd	r24, Y+2	; 0x02
    7ddc:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    7dde:	89 81       	ldd	r24, Y+1	; 0x01
    7de0:	88 2f       	mov	r24, r24
    7de2:	90 e0       	ldi	r25, 0x00	; 0
    7de4:	9c 01       	movw	r18, r24
    7de6:	27 70       	andi	r18, 0x07	; 7
    7de8:	33 27       	eor	r19, r19
    7dea:	81 e0       	ldi	r24, 0x01	; 1
    7dec:	90 e0       	ldi	r25, 0x00	; 0
    7dee:	02 c0       	rjmp	.+4      	; 0x7df4 <ioport_pin_to_mask+0x26>
    7df0:	88 0f       	add	r24, r24
    7df2:	99 1f       	adc	r25, r25
    7df4:	2a 95       	dec	r18
    7df6:	e2 f7       	brpl	.-8      	; 0x7df0 <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    7df8:	00 00       	nop
}
    7dfa:	0f 90       	pop	r0
    7dfc:	0f 90       	pop	r0
    7dfe:	df 91       	pop	r29
    7e00:	cf 91       	pop	r28
    7e02:	08 95       	ret

00007e04 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    7e04:	cf 93       	push	r28
    7e06:	df 93       	push	r29
    7e08:	cd b7       	in	r28, 0x3d	; 61
    7e0a:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    7e0c:	80 e0       	ldi	r24, 0x00	; 0
    7e0e:	94 e2       	ldi	r25, 0x24	; 36
    7e10:	a4 ef       	ldi	r26, 0xF4	; 244
    7e12:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    7e14:	bc 01       	movw	r22, r24
    7e16:	cd 01       	movw	r24, r26
    7e18:	df 91       	pop	r29
    7e1a:	cf 91       	pop	r28
    7e1c:	08 95       	ret

00007e1e <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    7e1e:	cf 93       	push	r28
    7e20:	df 93       	push	r29
    7e22:	cd b7       	in	r28, 0x3d	; 61
    7e24:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    7e26:	0e 94 02 3f 	call	0x7e04	; 0x7e04 <sysclk_get_main_hz>
    7e2a:	dc 01       	movw	r26, r24
    7e2c:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    7e2e:	bc 01       	movw	r22, r24
    7e30:	cd 01       	movw	r24, r26
    7e32:	df 91       	pop	r29
    7e34:	cf 91       	pop	r28
    7e36:	08 95       	ret

00007e38 <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    7e38:	cf 93       	push	r28
    7e3a:	df 93       	push	r29
    7e3c:	00 d0       	rcall	.+0      	; 0x7e3e <usart_enable_module_clock+0x6>
    7e3e:	cd b7       	in	r28, 0x3d	; 61
    7e40:	de b7       	in	r29, 0x3e	; 62
    7e42:	9a 83       	std	Y+2, r25	; 0x02
    7e44:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    7e46:	89 81       	ldd	r24, Y+1	; 0x01
    7e48:	9a 81       	ldd	r25, Y+2	; 0x02
    7e4a:	80 3c       	cpi	r24, 0xC0	; 192
    7e4c:	91 05       	cpc	r25, r1
    7e4e:	21 f4       	brne	.+8      	; 0x7e58 <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    7e50:	62 e0       	ldi	r22, 0x02	; 2
    7e52:	80 e0       	ldi	r24, 0x00	; 0
    7e54:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    7e58:	89 81       	ldd	r24, Y+1	; 0x01
    7e5a:	9a 81       	ldd	r25, Y+2	; 0x02
    7e5c:	88 3c       	cpi	r24, 0xC8	; 200
    7e5e:	91 05       	cpc	r25, r1
    7e60:	21 f4       	brne	.+8      	; 0x7e6a <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    7e62:	61 e0       	ldi	r22, 0x01	; 1
    7e64:	81 e0       	ldi	r24, 0x01	; 1
    7e66:	0e 94 28 45 	call	0x8a50	; 0x8a50 <sysclk_enable_module>
	}
#endif
}
    7e6a:	00 00       	nop
    7e6c:	0f 90       	pop	r0
    7e6e:	0f 90       	pop	r0
    7e70:	df 91       	pop	r29
    7e72:	cf 91       	pop	r28
    7e74:	08 95       	ret

00007e76 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    7e76:	0f 93       	push	r16
    7e78:	1f 93       	push	r17
    7e7a:	cf 93       	push	r28
    7e7c:	df 93       	push	r29
    7e7e:	00 d0       	rcall	.+0      	; 0x7e80 <usart_init_rs232+0xa>
    7e80:	00 d0       	rcall	.+0      	; 0x7e82 <usart_init_rs232+0xc>
    7e82:	1f 92       	push	r1
    7e84:	cd b7       	in	r28, 0x3d	; 61
    7e86:	de b7       	in	r29, 0x3e	; 62
    7e88:	9b 83       	std	Y+3, r25	; 0x03
    7e8a:	8a 83       	std	Y+2, r24	; 0x02
    7e8c:	7d 83       	std	Y+5, r23	; 0x05
    7e8e:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    7e90:	8a 81       	ldd	r24, Y+2	; 0x02
    7e92:	9b 81       	ldd	r25, Y+3	; 0x03
    7e94:	0e 94 1c 3f 	call	0x7e38	; 0x7e38 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    7e98:	8a 81       	ldd	r24, Y+2	; 0x02
    7e9a:	9b 81       	ldd	r25, Y+3	; 0x03
    7e9c:	60 e0       	ldi	r22, 0x00	; 0
    7e9e:	0e 94 98 3e 	call	0x7d30	; 0x7d30 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    7ea2:	8c 81       	ldd	r24, Y+4	; 0x04
    7ea4:	9d 81       	ldd	r25, Y+5	; 0x05
    7ea6:	fc 01       	movw	r30, r24
    7ea8:	26 81       	ldd	r18, Z+6	; 0x06
    7eaa:	8c 81       	ldd	r24, Y+4	; 0x04
    7eac:	9d 81       	ldd	r25, Y+5	; 0x05
    7eae:	fc 01       	movw	r30, r24
    7eb0:	45 81       	ldd	r20, Z+5	; 0x05
    7eb2:	8c 81       	ldd	r24, Y+4	; 0x04
    7eb4:	9d 81       	ldd	r25, Y+5	; 0x05
    7eb6:	fc 01       	movw	r30, r24
    7eb8:	34 81       	ldd	r19, Z+4	; 0x04
    7eba:	8a 81       	ldd	r24, Y+2	; 0x02
    7ebc:	9b 81       	ldd	r25, Y+3	; 0x03
    7ebe:	63 2f       	mov	r22, r19
    7ec0:	0e 94 22 3e 	call	0x7c44	; 0x7c44 <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    7ec4:	0e 94 0f 3f 	call	0x7e1e	; 0x7e1e <sysclk_get_source_clock_hz>
    7ec8:	9b 01       	movw	r18, r22
    7eca:	ac 01       	movw	r20, r24
    7ecc:	8c 81       	ldd	r24, Y+4	; 0x04
    7ece:	9d 81       	ldd	r25, Y+5	; 0x05
    7ed0:	fc 01       	movw	r30, r24
    7ed2:	80 81       	ld	r24, Z
    7ed4:	91 81       	ldd	r25, Z+1	; 0x01
    7ed6:	a2 81       	ldd	r26, Z+2	; 0x02
    7ed8:	b3 81       	ldd	r27, Z+3	; 0x03
    7eda:	ea 81       	ldd	r30, Y+2	; 0x02
    7edc:	fb 81       	ldd	r31, Y+3	; 0x03
    7ede:	89 01       	movw	r16, r18
    7ee0:	9a 01       	movw	r18, r20
    7ee2:	ac 01       	movw	r20, r24
    7ee4:	bd 01       	movw	r22, r26
    7ee6:	cf 01       	movw	r24, r30
    7ee8:	0e 94 7d 42 	call	0x84fa	; 0x84fa <usart_set_baudrate>
    7eec:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    7eee:	8a 81       	ldd	r24, Y+2	; 0x02
    7ef0:	9b 81       	ldd	r25, Y+3	; 0x03
    7ef2:	0e 94 81 3e 	call	0x7d02	; 0x7d02 <usart_tx_enable>
	usart_rx_enable(usart);
    7ef6:	8a 81       	ldd	r24, Y+2	; 0x02
    7ef8:	9b 81       	ldd	r25, Y+3	; 0x03
    7efa:	0e 94 0b 3e 	call	0x7c16	; 0x7c16 <usart_rx_enable>
	return result;
    7efe:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f00:	0f 90       	pop	r0
    7f02:	0f 90       	pop	r0
    7f04:	0f 90       	pop	r0
    7f06:	0f 90       	pop	r0
    7f08:	0f 90       	pop	r0
    7f0a:	df 91       	pop	r29
    7f0c:	cf 91       	pop	r28
    7f0e:	1f 91       	pop	r17
    7f10:	0f 91       	pop	r16
    7f12:	08 95       	ret

00007f14 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    7f14:	0f 93       	push	r16
    7f16:	1f 93       	push	r17
    7f18:	cf 93       	push	r28
    7f1a:	df 93       	push	r29
    7f1c:	cd b7       	in	r28, 0x3d	; 61
    7f1e:	de b7       	in	r29, 0x3e	; 62
    7f20:	65 97       	sbiw	r28, 0x15	; 21
    7f22:	0f b6       	in	r0, 0x3f	; 63
    7f24:	f8 94       	cli
    7f26:	de bf       	out	0x3e, r29	; 62
    7f28:	0f be       	out	0x3f, r0	; 63
    7f2a:	cd bf       	out	0x3d, r28	; 61
    7f2c:	9b 8b       	std	Y+19, r25	; 0x13
    7f2e:	8a 8b       	std	Y+18, r24	; 0x12
    7f30:	7d 8b       	std	Y+21, r23	; 0x15
    7f32:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    7f34:	8a 89       	ldd	r24, Y+18	; 0x12
    7f36:	9b 89       	ldd	r25, Y+19	; 0x13
    7f38:	fc 01       	movw	r30, r24
    7f3a:	15 82       	std	Z+5, r1	; 0x05
    7f3c:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    7f3e:	8a 89       	ldd	r24, Y+18	; 0x12
    7f40:	9b 89       	ldd	r25, Y+19	; 0x13
    7f42:	0e 94 1c 3f 	call	0x7e38	; 0x7e38 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    7f46:	8a 89       	ldd	r24, Y+18	; 0x12
    7f48:	9b 89       	ldd	r25, Y+19	; 0x13
    7f4a:	60 ec       	ldi	r22, 0xC0	; 192
    7f4c:	0e 94 98 3e 	call	0x7d30	; 0x7d30 <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    7f50:	8a 89       	ldd	r24, Y+18	; 0x12
    7f52:	9b 89       	ldd	r25, Y+19	; 0x13
    7f54:	80 3c       	cpi	r24, 0xC0	; 192
    7f56:	91 05       	cpc	r25, r1
    7f58:	09 f0       	breq	.+2      	; 0x7f5c <usart_init_spi+0x48>
    7f5a:	88 c0       	rjmp	.+272    	; 0x806c <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    7f5c:	82 e2       	ldi	r24, 0x22	; 34
    7f5e:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    7f60:	89 81       	ldd	r24, Y+1	; 0x01
    7f62:	0e 94 e7 3e 	call	0x7dce	; 0x7dce <ioport_pin_to_mask>
    7f66:	48 2f       	mov	r20, r24
    7f68:	89 81       	ldd	r24, Y+1	; 0x01
    7f6a:	8c 83       	std	Y+4, r24	; 0x04
    7f6c:	8c 81       	ldd	r24, Y+4	; 0x04
    7f6e:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    7f70:	8b 85       	ldd	r24, Y+11	; 0x0b
    7f72:	86 95       	lsr	r24
    7f74:	86 95       	lsr	r24
    7f76:	86 95       	lsr	r24
    7f78:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    7f7a:	8c 85       	ldd	r24, Y+12	; 0x0c
    7f7c:	28 2f       	mov	r18, r24
    7f7e:	30 e0       	ldi	r19, 0x00	; 0
    7f80:	c9 01       	movw	r24, r18
    7f82:	88 0f       	add	r24, r24
    7f84:	99 1f       	adc	r25, r25
    7f86:	82 0f       	add	r24, r18
    7f88:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    7f8a:	80 96       	adiw	r24, 0x20	; 32
    7f8c:	9f 83       	std	Y+7, r25	; 0x07
    7f8e:	8e 83       	std	Y+6, r24	; 0x06
    7f90:	48 87       	std	Y+8, r20	; 0x08
    7f92:	83 e0       	ldi	r24, 0x03	; 3
    7f94:	90 e0       	ldi	r25, 0x00	; 0
    7f96:	9a 87       	std	Y+10, r25	; 0x0a
    7f98:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    7f9a:	89 85       	ldd	r24, Y+9	; 0x09
    7f9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    7f9e:	81 70       	andi	r24, 0x01	; 1
    7fa0:	99 27       	eor	r25, r25
    7fa2:	89 2b       	or	r24, r25
    7fa4:	89 f1       	breq	.+98     	; 0x8008 <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    7fa6:	89 85       	ldd	r24, Y+9	; 0x09
    7fa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    7faa:	82 70       	andi	r24, 0x02	; 2
    7fac:	99 27       	eor	r25, r25
    7fae:	89 2b       	or	r24, r25
    7fb0:	71 f0       	breq	.+28     	; 0x7fce <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    7fb2:	8e 81       	ldd	r24, Y+6	; 0x06
    7fb4:	9f 81       	ldd	r25, Y+7	; 0x07
    7fb6:	02 96       	adiw	r24, 0x02	; 2
    7fb8:	2e 81       	ldd	r18, Y+6	; 0x06
    7fba:	3f 81       	ldd	r19, Y+7	; 0x07
    7fbc:	2e 5f       	subi	r18, 0xFE	; 254
    7fbe:	3f 4f       	sbci	r19, 0xFF	; 255
    7fc0:	f9 01       	movw	r30, r18
    7fc2:	30 81       	ld	r19, Z
    7fc4:	28 85       	ldd	r18, Y+8	; 0x08
    7fc6:	23 2b       	or	r18, r19
    7fc8:	fc 01       	movw	r30, r24
    7fca:	20 83       	st	Z, r18
    7fcc:	0f c0       	rjmp	.+30     	; 0x7fec <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7fce:	8e 81       	ldd	r24, Y+6	; 0x06
    7fd0:	9f 81       	ldd	r25, Y+7	; 0x07
    7fd2:	02 96       	adiw	r24, 0x02	; 2
    7fd4:	2e 81       	ldd	r18, Y+6	; 0x06
    7fd6:	3f 81       	ldd	r19, Y+7	; 0x07
    7fd8:	2e 5f       	subi	r18, 0xFE	; 254
    7fda:	3f 4f       	sbci	r19, 0xFF	; 255
    7fdc:	f9 01       	movw	r30, r18
    7fde:	20 81       	ld	r18, Z
    7fe0:	32 2f       	mov	r19, r18
    7fe2:	28 85       	ldd	r18, Y+8	; 0x08
    7fe4:	20 95       	com	r18
    7fe6:	23 23       	and	r18, r19
    7fe8:	fc 01       	movw	r30, r24
    7fea:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    7fec:	8e 81       	ldd	r24, Y+6	; 0x06
    7fee:	9f 81       	ldd	r25, Y+7	; 0x07
    7ff0:	01 96       	adiw	r24, 0x01	; 1
    7ff2:	2e 81       	ldd	r18, Y+6	; 0x06
    7ff4:	3f 81       	ldd	r19, Y+7	; 0x07
    7ff6:	2f 5f       	subi	r18, 0xFF	; 255
    7ff8:	3f 4f       	sbci	r19, 0xFF	; 255
    7ffa:	f9 01       	movw	r30, r18
    7ffc:	30 81       	ld	r19, Z
    7ffe:	28 85       	ldd	r18, Y+8	; 0x08
    8000:	23 2b       	or	r18, r19
    8002:	fc 01       	movw	r30, r24
    8004:	20 83       	st	Z, r18
    8006:	32 c0       	rjmp	.+100    	; 0x806c <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8008:	8e 81       	ldd	r24, Y+6	; 0x06
    800a:	9f 81       	ldd	r25, Y+7	; 0x07
    800c:	01 96       	adiw	r24, 0x01	; 1
    800e:	2e 81       	ldd	r18, Y+6	; 0x06
    8010:	3f 81       	ldd	r19, Y+7	; 0x07
    8012:	2f 5f       	subi	r18, 0xFF	; 255
    8014:	3f 4f       	sbci	r19, 0xFF	; 255
    8016:	f9 01       	movw	r30, r18
    8018:	20 81       	ld	r18, Z
    801a:	32 2f       	mov	r19, r18
    801c:	28 85       	ldd	r18, Y+8	; 0x08
    801e:	20 95       	com	r18
    8020:	23 23       	and	r18, r19
    8022:	fc 01       	movw	r30, r24
    8024:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8026:	89 85       	ldd	r24, Y+9	; 0x09
    8028:	9a 85       	ldd	r25, Y+10	; 0x0a
    802a:	84 70       	andi	r24, 0x04	; 4
    802c:	99 27       	eor	r25, r25
    802e:	89 2b       	or	r24, r25
    8030:	71 f0       	breq	.+28     	; 0x804e <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    8032:	8e 81       	ldd	r24, Y+6	; 0x06
    8034:	9f 81       	ldd	r25, Y+7	; 0x07
    8036:	02 96       	adiw	r24, 0x02	; 2
    8038:	2e 81       	ldd	r18, Y+6	; 0x06
    803a:	3f 81       	ldd	r19, Y+7	; 0x07
    803c:	2e 5f       	subi	r18, 0xFE	; 254
    803e:	3f 4f       	sbci	r19, 0xFF	; 255
    8040:	f9 01       	movw	r30, r18
    8042:	30 81       	ld	r19, Z
    8044:	28 85       	ldd	r18, Y+8	; 0x08
    8046:	23 2b       	or	r18, r19
    8048:	fc 01       	movw	r30, r24
    804a:	20 83       	st	Z, r18
    804c:	0f c0       	rjmp	.+30     	; 0x806c <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    804e:	8e 81       	ldd	r24, Y+6	; 0x06
    8050:	9f 81       	ldd	r25, Y+7	; 0x07
    8052:	02 96       	adiw	r24, 0x02	; 2
    8054:	2e 81       	ldd	r18, Y+6	; 0x06
    8056:	3f 81       	ldd	r19, Y+7	; 0x07
    8058:	2e 5f       	subi	r18, 0xFE	; 254
    805a:	3f 4f       	sbci	r19, 0xFF	; 255
    805c:	f9 01       	movw	r30, r18
    805e:	20 81       	ld	r18, Z
    8060:	32 2f       	mov	r19, r18
    8062:	28 85       	ldd	r18, Y+8	; 0x08
    8064:	20 95       	com	r18
    8066:	23 23       	and	r18, r19
    8068:	fc 01       	movw	r30, r24
    806a:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    806c:	8a 89       	ldd	r24, Y+18	; 0x12
    806e:	9b 89       	ldd	r25, Y+19	; 0x13
    8070:	88 3c       	cpi	r24, 0xC8	; 200
    8072:	91 05       	cpc	r25, r1
    8074:	09 f0       	breq	.+2      	; 0x8078 <usart_init_spi+0x164>
    8076:	88 c0       	rjmp	.+272    	; 0x8188 <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    8078:	8d e1       	ldi	r24, 0x1D	; 29
    807a:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    807c:	89 81       	ldd	r24, Y+1	; 0x01
    807e:	0e 94 e7 3e 	call	0x7dce	; 0x7dce <ioport_pin_to_mask>
    8082:	48 2f       	mov	r20, r24
    8084:	89 81       	ldd	r24, Y+1	; 0x01
    8086:	8d 83       	std	Y+5, r24	; 0x05
    8088:	8d 81       	ldd	r24, Y+5	; 0x05
    808a:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    808c:	88 89       	ldd	r24, Y+16	; 0x10
    808e:	86 95       	lsr	r24
    8090:	86 95       	lsr	r24
    8092:	86 95       	lsr	r24
    8094:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8096:	89 89       	ldd	r24, Y+17	; 0x11
    8098:	28 2f       	mov	r18, r24
    809a:	30 e0       	ldi	r19, 0x00	; 0
    809c:	c9 01       	movw	r24, r18
    809e:	88 0f       	add	r24, r24
    80a0:	99 1f       	adc	r25, r25
    80a2:	82 0f       	add	r24, r18
    80a4:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    80a6:	80 96       	adiw	r24, 0x20	; 32
    80a8:	9b 83       	std	Y+3, r25	; 0x03
    80aa:	8a 83       	std	Y+2, r24	; 0x02
    80ac:	4d 87       	std	Y+13, r20	; 0x0d
    80ae:	83 e0       	ldi	r24, 0x03	; 3
    80b0:	90 e0       	ldi	r25, 0x00	; 0
    80b2:	9f 87       	std	Y+15, r25	; 0x0f
    80b4:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    80b6:	8e 85       	ldd	r24, Y+14	; 0x0e
    80b8:	9f 85       	ldd	r25, Y+15	; 0x0f
    80ba:	81 70       	andi	r24, 0x01	; 1
    80bc:	99 27       	eor	r25, r25
    80be:	89 2b       	or	r24, r25
    80c0:	89 f1       	breq	.+98     	; 0x8124 <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    80c2:	8e 85       	ldd	r24, Y+14	; 0x0e
    80c4:	9f 85       	ldd	r25, Y+15	; 0x0f
    80c6:	82 70       	andi	r24, 0x02	; 2
    80c8:	99 27       	eor	r25, r25
    80ca:	89 2b       	or	r24, r25
    80cc:	71 f0       	breq	.+28     	; 0x80ea <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    80ce:	8a 81       	ldd	r24, Y+2	; 0x02
    80d0:	9b 81       	ldd	r25, Y+3	; 0x03
    80d2:	02 96       	adiw	r24, 0x02	; 2
    80d4:	2a 81       	ldd	r18, Y+2	; 0x02
    80d6:	3b 81       	ldd	r19, Y+3	; 0x03
    80d8:	2e 5f       	subi	r18, 0xFE	; 254
    80da:	3f 4f       	sbci	r19, 0xFF	; 255
    80dc:	f9 01       	movw	r30, r18
    80de:	30 81       	ld	r19, Z
    80e0:	2d 85       	ldd	r18, Y+13	; 0x0d
    80e2:	23 2b       	or	r18, r19
    80e4:	fc 01       	movw	r30, r24
    80e6:	20 83       	st	Z, r18
    80e8:	0f c0       	rjmp	.+30     	; 0x8108 <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    80ea:	8a 81       	ldd	r24, Y+2	; 0x02
    80ec:	9b 81       	ldd	r25, Y+3	; 0x03
    80ee:	02 96       	adiw	r24, 0x02	; 2
    80f0:	2a 81       	ldd	r18, Y+2	; 0x02
    80f2:	3b 81       	ldd	r19, Y+3	; 0x03
    80f4:	2e 5f       	subi	r18, 0xFE	; 254
    80f6:	3f 4f       	sbci	r19, 0xFF	; 255
    80f8:	f9 01       	movw	r30, r18
    80fa:	20 81       	ld	r18, Z
    80fc:	32 2f       	mov	r19, r18
    80fe:	2d 85       	ldd	r18, Y+13	; 0x0d
    8100:	20 95       	com	r18
    8102:	23 23       	and	r18, r19
    8104:	fc 01       	movw	r30, r24
    8106:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8108:	8a 81       	ldd	r24, Y+2	; 0x02
    810a:	9b 81       	ldd	r25, Y+3	; 0x03
    810c:	01 96       	adiw	r24, 0x01	; 1
    810e:	2a 81       	ldd	r18, Y+2	; 0x02
    8110:	3b 81       	ldd	r19, Y+3	; 0x03
    8112:	2f 5f       	subi	r18, 0xFF	; 255
    8114:	3f 4f       	sbci	r19, 0xFF	; 255
    8116:	f9 01       	movw	r30, r18
    8118:	30 81       	ld	r19, Z
    811a:	2d 85       	ldd	r18, Y+13	; 0x0d
    811c:	23 2b       	or	r18, r19
    811e:	fc 01       	movw	r30, r24
    8120:	20 83       	st	Z, r18
    8122:	32 c0       	rjmp	.+100    	; 0x8188 <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8124:	8a 81       	ldd	r24, Y+2	; 0x02
    8126:	9b 81       	ldd	r25, Y+3	; 0x03
    8128:	01 96       	adiw	r24, 0x01	; 1
    812a:	2a 81       	ldd	r18, Y+2	; 0x02
    812c:	3b 81       	ldd	r19, Y+3	; 0x03
    812e:	2f 5f       	subi	r18, 0xFF	; 255
    8130:	3f 4f       	sbci	r19, 0xFF	; 255
    8132:	f9 01       	movw	r30, r18
    8134:	20 81       	ld	r18, Z
    8136:	32 2f       	mov	r19, r18
    8138:	2d 85       	ldd	r18, Y+13	; 0x0d
    813a:	20 95       	com	r18
    813c:	23 23       	and	r18, r19
    813e:	fc 01       	movw	r30, r24
    8140:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8142:	8e 85       	ldd	r24, Y+14	; 0x0e
    8144:	9f 85       	ldd	r25, Y+15	; 0x0f
    8146:	84 70       	andi	r24, 0x04	; 4
    8148:	99 27       	eor	r25, r25
    814a:	89 2b       	or	r24, r25
    814c:	71 f0       	breq	.+28     	; 0x816a <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    814e:	8a 81       	ldd	r24, Y+2	; 0x02
    8150:	9b 81       	ldd	r25, Y+3	; 0x03
    8152:	02 96       	adiw	r24, 0x02	; 2
    8154:	2a 81       	ldd	r18, Y+2	; 0x02
    8156:	3b 81       	ldd	r19, Y+3	; 0x03
    8158:	2e 5f       	subi	r18, 0xFE	; 254
    815a:	3f 4f       	sbci	r19, 0xFF	; 255
    815c:	f9 01       	movw	r30, r18
    815e:	30 81       	ld	r19, Z
    8160:	2d 85       	ldd	r18, Y+13	; 0x0d
    8162:	23 2b       	or	r18, r19
    8164:	fc 01       	movw	r30, r24
    8166:	20 83       	st	Z, r18
    8168:	0f c0       	rjmp	.+30     	; 0x8188 <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    816a:	8a 81       	ldd	r24, Y+2	; 0x02
    816c:	9b 81       	ldd	r25, Y+3	; 0x03
    816e:	02 96       	adiw	r24, 0x02	; 2
    8170:	2a 81       	ldd	r18, Y+2	; 0x02
    8172:	3b 81       	ldd	r19, Y+3	; 0x03
    8174:	2e 5f       	subi	r18, 0xFE	; 254
    8176:	3f 4f       	sbci	r19, 0xFF	; 255
    8178:	f9 01       	movw	r30, r18
    817a:	20 81       	ld	r18, Z
    817c:	32 2f       	mov	r19, r18
    817e:	2d 85       	ldd	r18, Y+13	; 0x0d
    8180:	20 95       	com	r18
    8182:	23 23       	and	r18, r19
    8184:	fc 01       	movw	r30, r24
    8186:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    8188:	8c 89       	ldd	r24, Y+20	; 0x14
    818a:	9d 89       	ldd	r25, Y+21	; 0x15
    818c:	fc 01       	movw	r30, r24
    818e:	84 81       	ldd	r24, Z+4	; 0x04
    8190:	81 30       	cpi	r24, 0x01	; 1
    8192:	31 f0       	breq	.+12     	; 0x81a0 <usart_init_spi+0x28c>
    8194:	8c 89       	ldd	r24, Y+20	; 0x14
    8196:	9d 89       	ldd	r25, Y+21	; 0x15
    8198:	fc 01       	movw	r30, r24
    819a:	84 81       	ldd	r24, Z+4	; 0x04
    819c:	83 30       	cpi	r24, 0x03	; 3
    819e:	59 f4       	brne	.+22     	; 0x81b6 <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    81a0:	8a 89       	ldd	r24, Y+18	; 0x12
    81a2:	9b 89       	ldd	r25, Y+19	; 0x13
    81a4:	fc 01       	movw	r30, r24
    81a6:	82 81       	ldd	r24, Z+2	; 0x02
    81a8:	28 2f       	mov	r18, r24
    81aa:	22 60       	ori	r18, 0x02	; 2
    81ac:	8a 89       	ldd	r24, Y+18	; 0x12
    81ae:	9b 89       	ldd	r25, Y+19	; 0x13
    81b0:	fc 01       	movw	r30, r24
    81b2:	22 83       	std	Z+2, r18	; 0x02
    81b4:	0a c0       	rjmp	.+20     	; 0x81ca <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    81b6:	8a 89       	ldd	r24, Y+18	; 0x12
    81b8:	9b 89       	ldd	r25, Y+19	; 0x13
    81ba:	fc 01       	movw	r30, r24
    81bc:	82 81       	ldd	r24, Z+2	; 0x02
    81be:	28 2f       	mov	r18, r24
    81c0:	2d 7f       	andi	r18, 0xFD	; 253
    81c2:	8a 89       	ldd	r24, Y+18	; 0x12
    81c4:	9b 89       	ldd	r25, Y+19	; 0x13
    81c6:	fc 01       	movw	r30, r24
    81c8:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    81ca:	8c 89       	ldd	r24, Y+20	; 0x14
    81cc:	9d 89       	ldd	r25, Y+21	; 0x15
    81ce:	fc 01       	movw	r30, r24
    81d0:	84 81       	ldd	r24, Z+4	; 0x04
    81d2:	82 30       	cpi	r24, 0x02	; 2
    81d4:	31 f0       	breq	.+12     	; 0x81e2 <usart_init_spi+0x2ce>
    81d6:	8c 89       	ldd	r24, Y+20	; 0x14
    81d8:	9d 89       	ldd	r25, Y+21	; 0x15
    81da:	fc 01       	movw	r30, r24
    81dc:	84 81       	ldd	r24, Z+4	; 0x04
    81de:	83 30       	cpi	r24, 0x03	; 3
    81e0:	59 f4       	brne	.+22     	; 0x81f8 <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    81e2:	8a 89       	ldd	r24, Y+18	; 0x12
    81e4:	9b 89       	ldd	r25, Y+19	; 0x13
    81e6:	fc 01       	movw	r30, r24
    81e8:	82 81       	ldd	r24, Z+2	; 0x02
    81ea:	28 2f       	mov	r18, r24
    81ec:	21 60       	ori	r18, 0x01	; 1
    81ee:	8a 89       	ldd	r24, Y+18	; 0x12
    81f0:	9b 89       	ldd	r25, Y+19	; 0x13
    81f2:	fc 01       	movw	r30, r24
    81f4:	22 83       	std	Z+2, r18	; 0x02
    81f6:	0a c0       	rjmp	.+20     	; 0x820c <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    81f8:	8a 89       	ldd	r24, Y+18	; 0x12
    81fa:	9b 89       	ldd	r25, Y+19	; 0x13
    81fc:	fc 01       	movw	r30, r24
    81fe:	82 81       	ldd	r24, Z+2	; 0x02
    8200:	28 2f       	mov	r18, r24
    8202:	2e 7f       	andi	r18, 0xFE	; 254
    8204:	8a 89       	ldd	r24, Y+18	; 0x12
    8206:	9b 89       	ldd	r25, Y+19	; 0x13
    8208:	fc 01       	movw	r30, r24
    820a:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    820c:	8c 89       	ldd	r24, Y+20	; 0x14
    820e:	9d 89       	ldd	r25, Y+21	; 0x15
    8210:	fc 01       	movw	r30, r24
    8212:	85 81       	ldd	r24, Z+5	; 0x05
    8214:	88 23       	and	r24, r24
    8216:	59 f0       	breq	.+22     	; 0x822e <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    8218:	8a 89       	ldd	r24, Y+18	; 0x12
    821a:	9b 89       	ldd	r25, Y+19	; 0x13
    821c:	fc 01       	movw	r30, r24
    821e:	82 81       	ldd	r24, Z+2	; 0x02
    8220:	28 2f       	mov	r18, r24
    8222:	24 60       	ori	r18, 0x04	; 4
    8224:	8a 89       	ldd	r24, Y+18	; 0x12
    8226:	9b 89       	ldd	r25, Y+19	; 0x13
    8228:	fc 01       	movw	r30, r24
    822a:	22 83       	std	Z+2, r18	; 0x02
    822c:	0a c0       	rjmp	.+20     	; 0x8242 <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    822e:	8a 89       	ldd	r24, Y+18	; 0x12
    8230:	9b 89       	ldd	r25, Y+19	; 0x13
    8232:	fc 01       	movw	r30, r24
    8234:	82 81       	ldd	r24, Z+2	; 0x02
    8236:	28 2f       	mov	r18, r24
    8238:	2b 7f       	andi	r18, 0xFB	; 251
    823a:	8a 89       	ldd	r24, Y+18	; 0x12
    823c:	9b 89       	ldd	r25, Y+19	; 0x13
    823e:	fc 01       	movw	r30, r24
    8240:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    8242:	0e 94 0f 3f 	call	0x7e1e	; 0x7e1e <sysclk_get_source_clock_hz>
    8246:	9b 01       	movw	r18, r22
    8248:	ac 01       	movw	r20, r24
    824a:	8c 89       	ldd	r24, Y+20	; 0x14
    824c:	9d 89       	ldd	r25, Y+21	; 0x15
    824e:	fc 01       	movw	r30, r24
    8250:	80 81       	ld	r24, Z
    8252:	91 81       	ldd	r25, Z+1	; 0x01
    8254:	a2 81       	ldd	r26, Z+2	; 0x02
    8256:	b3 81       	ldd	r27, Z+3	; 0x03
    8258:	ea 89       	ldd	r30, Y+18	; 0x12
    825a:	fb 89       	ldd	r31, Y+19	; 0x13
    825c:	89 01       	movw	r16, r18
    825e:	9a 01       	movw	r18, r20
    8260:	ac 01       	movw	r20, r24
    8262:	bd 01       	movw	r22, r26
    8264:	cf 01       	movw	r24, r30
    8266:	0e 94 56 43 	call	0x86ac	; 0x86ac <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    826a:	8a 89       	ldd	r24, Y+18	; 0x12
    826c:	9b 89       	ldd	r25, Y+19	; 0x13
    826e:	0e 94 81 3e 	call	0x7d02	; 0x7d02 <usart_tx_enable>
	usart_rx_enable(usart);
    8272:	8a 89       	ldd	r24, Y+18	; 0x12
    8274:	9b 89       	ldd	r25, Y+19	; 0x13
    8276:	0e 94 0b 3e 	call	0x7c16	; 0x7c16 <usart_rx_enable>
}
    827a:	00 00       	nop
    827c:	65 96       	adiw	r28, 0x15	; 21
    827e:	0f b6       	in	r0, 0x3f	; 63
    8280:	f8 94       	cli
    8282:	de bf       	out	0x3e, r29	; 62
    8284:	0f be       	out	0x3f, r0	; 63
    8286:	cd bf       	out	0x3d, r28	; 61
    8288:	df 91       	pop	r29
    828a:	cf 91       	pop	r28
    828c:	1f 91       	pop	r17
    828e:	0f 91       	pop	r16
    8290:	08 95       	ret

00008292 <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    8292:	cf 93       	push	r28
    8294:	df 93       	push	r29
    8296:	00 d0       	rcall	.+0      	; 0x8298 <usart_putchar+0x6>
    8298:	1f 92       	push	r1
    829a:	cd b7       	in	r28, 0x3d	; 61
    829c:	de b7       	in	r29, 0x3e	; 62
    829e:	9a 83       	std	Y+2, r25	; 0x02
    82a0:	89 83       	std	Y+1, r24	; 0x01
    82a2:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    82a4:	00 00       	nop
    82a6:	89 81       	ldd	r24, Y+1	; 0x01
    82a8:	9a 81       	ldd	r25, Y+2	; 0x02
    82aa:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <usart_data_register_is_empty>
    82ae:	98 2f       	mov	r25, r24
    82b0:	81 e0       	ldi	r24, 0x01	; 1
    82b2:	89 27       	eor	r24, r25
    82b4:	88 23       	and	r24, r24
    82b6:	b9 f7       	brne	.-18     	; 0x82a6 <usart_putchar+0x14>
	}

	usart->UDR = c;
    82b8:	89 81       	ldd	r24, Y+1	; 0x01
    82ba:	9a 81       	ldd	r25, Y+2	; 0x02
    82bc:	2b 81       	ldd	r18, Y+3	; 0x03
    82be:	fc 01       	movw	r30, r24
    82c0:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    82c2:	80 e0       	ldi	r24, 0x00	; 0
}
    82c4:	0f 90       	pop	r0
    82c6:	0f 90       	pop	r0
    82c8:	0f 90       	pop	r0
    82ca:	df 91       	pop	r29
    82cc:	cf 91       	pop	r28
    82ce:	08 95       	ret

000082d0 <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    82d0:	cf 93       	push	r28
    82d2:	df 93       	push	r29
    82d4:	00 d0       	rcall	.+0      	; 0x82d6 <usart_getchar+0x6>
    82d6:	cd b7       	in	r28, 0x3d	; 61
    82d8:	de b7       	in	r29, 0x3e	; 62
    82da:	9a 83       	std	Y+2, r25	; 0x02
    82dc:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    82de:	00 00       	nop
    82e0:	89 81       	ldd	r24, Y+1	; 0x01
    82e2:	9a 81       	ldd	r25, Y+2	; 0x02
    82e4:	0e 94 ce 3e 	call	0x7d9c	; 0x7d9c <usart_rx_is_complete>
    82e8:	98 2f       	mov	r25, r24
    82ea:	81 e0       	ldi	r24, 0x01	; 1
    82ec:	89 27       	eor	r24, r25
    82ee:	88 23       	and	r24, r24
    82f0:	b9 f7       	brne	.-18     	; 0x82e0 <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    82f2:	89 81       	ldd	r24, Y+1	; 0x01
    82f4:	9a 81       	ldd	r25, Y+2	; 0x02
    82f6:	fc 01       	movw	r30, r24
    82f8:	86 81       	ldd	r24, Z+6	; 0x06
}
    82fa:	0f 90       	pop	r0
    82fc:	0f 90       	pop	r0
    82fe:	df 91       	pop	r29
    8300:	cf 91       	pop	r28
    8302:	08 95       	ret

00008304 <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    8304:	cf 93       	push	r28
    8306:	df 93       	push	r29
    8308:	00 d0       	rcall	.+0      	; 0x830a <usart_get_baud_offset+0x6>
    830a:	00 d0       	rcall	.+0      	; 0x830c <usart_get_baud_offset+0x8>
    830c:	cd b7       	in	r28, 0x3d	; 61
    830e:	de b7       	in	r29, 0x3e	; 62
    8310:	69 83       	std	Y+1, r22	; 0x01
    8312:	7a 83       	std	Y+2, r23	; 0x02
    8314:	8b 83       	std	Y+3, r24	; 0x03
    8316:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    8318:	89 81       	ldd	r24, Y+1	; 0x01
    831a:	9a 81       	ldd	r25, Y+2	; 0x02
    831c:	ab 81       	ldd	r26, Y+3	; 0x03
    831e:	bc 81       	ldd	r27, Y+4	; 0x04
    8320:	80 38       	cpi	r24, 0x80	; 128
    8322:	25 e2       	ldi	r18, 0x25	; 37
    8324:	92 07       	cpc	r25, r18
    8326:	a1 05       	cpc	r26, r1
    8328:	b1 05       	cpc	r27, r1
    832a:	e1 f1       	breq	.+120    	; 0x83a4 <usart_get_baud_offset+0xa0>
    832c:	81 38       	cpi	r24, 0x81	; 129
    832e:	25 e2       	ldi	r18, 0x25	; 37
    8330:	92 07       	cpc	r25, r18
    8332:	a1 05       	cpc	r26, r1
    8334:	b1 05       	cpc	r27, r1
    8336:	90 f4       	brcc	.+36     	; 0x835c <usart_get_baud_offset+0x58>
    8338:	80 36       	cpi	r24, 0x60	; 96
    833a:	29 e0       	ldi	r18, 0x09	; 9
    833c:	92 07       	cpc	r25, r18
    833e:	a1 05       	cpc	r26, r1
    8340:	b1 05       	cpc	r27, r1
    8342:	61 f1       	breq	.+88     	; 0x839c <usart_get_baud_offset+0x98>
    8344:	80 3c       	cpi	r24, 0xC0	; 192
    8346:	22 e1       	ldi	r18, 0x12	; 18
    8348:	92 07       	cpc	r25, r18
    834a:	a1 05       	cpc	r26, r1
    834c:	b1 05       	cpc	r27, r1
    834e:	41 f1       	breq	.+80     	; 0x83a0 <usart_get_baud_offset+0x9c>
    8350:	80 3b       	cpi	r24, 0xB0	; 176
    8352:	94 40       	sbci	r25, 0x04	; 4
    8354:	a1 05       	cpc	r26, r1
    8356:	b1 05       	cpc	r27, r1
    8358:	f9 f0       	breq	.+62     	; 0x8398 <usart_get_baud_offset+0x94>
    835a:	2e c0       	rjmp	.+92     	; 0x83b8 <usart_get_baud_offset+0xb4>
    835c:	81 15       	cp	r24, r1
    835e:	26 e9       	ldi	r18, 0x96	; 150
    8360:	92 07       	cpc	r25, r18
    8362:	a1 05       	cpc	r26, r1
    8364:	b1 05       	cpc	r27, r1
    8366:	11 f1       	breq	.+68     	; 0x83ac <usart_get_baud_offset+0xa8>
    8368:	81 30       	cpi	r24, 0x01	; 1
    836a:	26 e9       	ldi	r18, 0x96	; 150
    836c:	92 07       	cpc	r25, r18
    836e:	a1 05       	cpc	r26, r1
    8370:	b1 05       	cpc	r27, r1
    8372:	30 f4       	brcc	.+12     	; 0x8380 <usart_get_baud_offset+0x7c>
    8374:	81 15       	cp	r24, r1
    8376:	9b 44       	sbci	r25, 0x4B	; 75
    8378:	a1 05       	cpc	r26, r1
    837a:	b1 05       	cpc	r27, r1
    837c:	a9 f0       	breq	.+42     	; 0x83a8 <usart_get_baud_offset+0xa4>
    837e:	1c c0       	rjmp	.+56     	; 0x83b8 <usart_get_baud_offset+0xb4>
    8380:	81 15       	cp	r24, r1
    8382:	21 ee       	ldi	r18, 0xE1	; 225
    8384:	92 07       	cpc	r25, r18
    8386:	a1 05       	cpc	r26, r1
    8388:	b1 05       	cpc	r27, r1
    838a:	91 f0       	breq	.+36     	; 0x83b0 <usart_get_baud_offset+0xac>
    838c:	81 15       	cp	r24, r1
    838e:	92 4c       	sbci	r25, 0xC2	; 194
    8390:	a1 40       	sbci	r26, 0x01	; 1
    8392:	b1 05       	cpc	r27, r1
    8394:	79 f0       	breq	.+30     	; 0x83b4 <usart_get_baud_offset+0xb0>
    8396:	10 c0       	rjmp	.+32     	; 0x83b8 <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    8398:	80 e0       	ldi	r24, 0x00	; 0
    839a:	0f c0       	rjmp	.+30     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    839c:	81 e0       	ldi	r24, 0x01	; 1
    839e:	0d c0       	rjmp	.+26     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    83a0:	82 e0       	ldi	r24, 0x02	; 2
    83a2:	0b c0       	rjmp	.+22     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    83a4:	83 e0       	ldi	r24, 0x03	; 3
    83a6:	09 c0       	rjmp	.+18     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    83a8:	84 e0       	ldi	r24, 0x04	; 4
    83aa:	07 c0       	rjmp	.+14     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    83ac:	85 e0       	ldi	r24, 0x05	; 5
    83ae:	05 c0       	rjmp	.+10     	; 0x83ba <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    83b0:	86 e0       	ldi	r24, 0x06	; 6
    83b2:	03 c0       	rjmp	.+6      	; 0x83ba <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    83b4:	87 e0       	ldi	r24, 0x07	; 7
    83b6:	01 c0       	rjmp	.+2      	; 0x83ba <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    83b8:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    83ba:	0f 90       	pop	r0
    83bc:	0f 90       	pop	r0
    83be:	0f 90       	pop	r0
    83c0:	0f 90       	pop	r0
    83c2:	df 91       	pop	r29
    83c4:	cf 91       	pop	r28
    83c6:	08 95       	ret

000083c8 <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    83c8:	0f 93       	push	r16
    83ca:	1f 93       	push	r17
    83cc:	cf 93       	push	r28
    83ce:	df 93       	push	r29
    83d0:	cd b7       	in	r28, 0x3d	; 61
    83d2:	de b7       	in	r29, 0x3e	; 62
    83d4:	69 97       	sbiw	r28, 0x19	; 25
    83d6:	0f b6       	in	r0, 0x3f	; 63
    83d8:	f8 94       	cli
    83da:	de bf       	out	0x3e, r29	; 62
    83dc:	0f be       	out	0x3f, r0	; 63
    83de:	cd bf       	out	0x3d, r28	; 61
    83e0:	99 8b       	std	Y+17, r25	; 0x11
    83e2:	88 8b       	std	Y+16, r24	; 0x10
    83e4:	4a 8b       	std	Y+18, r20	; 0x12
    83e6:	5b 8b       	std	Y+19, r21	; 0x13
    83e8:	6c 8b       	std	Y+20, r22	; 0x14
    83ea:	7d 8b       	std	Y+21, r23	; 0x15
    83ec:	0e 8b       	std	Y+22, r16	; 0x16
    83ee:	1f 8b       	std	Y+23, r17	; 0x17
    83f0:	28 8f       	std	Y+24, r18	; 0x18
    83f2:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    83f4:	1a 82       	std	Y+2, r1	; 0x02
    83f6:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    83f8:	8a 89       	ldd	r24, Y+18	; 0x12
    83fa:	9b 89       	ldd	r25, Y+19	; 0x13
    83fc:	ac 89       	ldd	r26, Y+20	; 0x14
    83fe:	bd 89       	ldd	r27, Y+21	; 0x15
    8400:	bc 01       	movw	r22, r24
    8402:	cd 01       	movw	r24, r26
    8404:	0e 94 82 41 	call	0x8304	; 0x8304 <usart_get_baud_offset>
    8408:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    840a:	8e 89       	ldd	r24, Y+22	; 0x16
    840c:	9f 89       	ldd	r25, Y+23	; 0x17
    840e:	a8 8d       	ldd	r26, Y+24	; 0x18
    8410:	b9 8d       	ldd	r27, Y+25	; 0x19
    8412:	80 34       	cpi	r24, 0x40	; 64
    8414:	92 44       	sbci	r25, 0x42	; 66
    8416:	af 40       	sbci	r26, 0x0F	; 15
    8418:	b1 05       	cpc	r27, r1
    841a:	c1 f4       	brne	.+48     	; 0x844c <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    841c:	8b 81       	ldd	r24, Y+3	; 0x03
    841e:	88 2f       	mov	r24, r24
    8420:	90 e0       	ldi	r25, 0x00	; 0
    8422:	88 0f       	add	r24, r24
    8424:	99 1f       	adc	r25, r25
    8426:	8e 57       	subi	r24, 0x7E	; 126
    8428:	9d 4f       	sbci	r25, 0xFD	; 253
    842a:	9d 83       	std	Y+5, r25	; 0x05
    842c:	8c 83       	std	Y+4, r24	; 0x04
    842e:	8c 81       	ldd	r24, Y+4	; 0x04
    8430:	9d 81       	ldd	r25, Y+5	; 0x05
    8432:	fc 01       	movw	r30, r24
    8434:	25 91       	lpm	r18, Z+
    8436:	34 91       	lpm	r19, Z
    8438:	cf 01       	movw	r24, r30
    843a:	3f 83       	std	Y+7, r19	; 0x07
    843c:	2e 83       	std	Y+6, r18	; 0x06
    843e:	9d 83       	std	Y+5, r25	; 0x05
    8440:	8c 83       	std	Y+4, r24	; 0x04
    8442:	8e 81       	ldd	r24, Y+6	; 0x06
    8444:	9f 81       	ldd	r25, Y+7	; 0x07
    8446:	9a 83       	std	Y+2, r25	; 0x02
    8448:	89 83       	std	Y+1, r24	; 0x01
    844a:	41 c0       	rjmp	.+130    	; 0x84ce <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    844c:	8e 89       	ldd	r24, Y+22	; 0x16
    844e:	9f 89       	ldd	r25, Y+23	; 0x17
    8450:	a8 8d       	ldd	r26, Y+24	; 0x18
    8452:	b9 8d       	ldd	r27, Y+25	; 0x19
    8454:	81 15       	cp	r24, r1
    8456:	92 41       	sbci	r25, 0x12	; 18
    8458:	aa 47       	sbci	r26, 0x7A	; 122
    845a:	b1 05       	cpc	r27, r1
    845c:	c1 f4       	brne	.+48     	; 0x848e <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    845e:	8b 81       	ldd	r24, Y+3	; 0x03
    8460:	88 2f       	mov	r24, r24
    8462:	90 e0       	ldi	r25, 0x00	; 0
    8464:	88 0f       	add	r24, r24
    8466:	99 1f       	adc	r25, r25
    8468:	8e 56       	subi	r24, 0x6E	; 110
    846a:	9d 4f       	sbci	r25, 0xFD	; 253
    846c:	99 87       	std	Y+9, r25	; 0x09
    846e:	88 87       	std	Y+8, r24	; 0x08
    8470:	88 85       	ldd	r24, Y+8	; 0x08
    8472:	99 85       	ldd	r25, Y+9	; 0x09
    8474:	fc 01       	movw	r30, r24
    8476:	25 91       	lpm	r18, Z+
    8478:	34 91       	lpm	r19, Z
    847a:	cf 01       	movw	r24, r30
    847c:	3b 87       	std	Y+11, r19	; 0x0b
    847e:	2a 87       	std	Y+10, r18	; 0x0a
    8480:	99 87       	std	Y+9, r25	; 0x09
    8482:	88 87       	std	Y+8, r24	; 0x08
    8484:	8a 85       	ldd	r24, Y+10	; 0x0a
    8486:	9b 85       	ldd	r25, Y+11	; 0x0b
    8488:	9a 83       	std	Y+2, r25	; 0x02
    848a:	89 83       	std	Y+1, r24	; 0x01
    848c:	20 c0       	rjmp	.+64     	; 0x84ce <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    848e:	8e 89       	ldd	r24, Y+22	; 0x16
    8490:	9f 89       	ldd	r25, Y+23	; 0x17
    8492:	a8 8d       	ldd	r26, Y+24	; 0x18
    8494:	b9 8d       	ldd	r27, Y+25	; 0x19
    8496:	81 15       	cp	r24, r1
    8498:	94 42       	sbci	r25, 0x24	; 36
    849a:	a4 4f       	sbci	r26, 0xF4	; 244
    849c:	b1 05       	cpc	r27, r1
    849e:	b9 f4       	brne	.+46     	; 0x84ce <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    84a0:	8b 81       	ldd	r24, Y+3	; 0x03
    84a2:	88 2f       	mov	r24, r24
    84a4:	90 e0       	ldi	r25, 0x00	; 0
    84a6:	88 0f       	add	r24, r24
    84a8:	99 1f       	adc	r25, r25
    84aa:	8e 55       	subi	r24, 0x5E	; 94
    84ac:	9d 4f       	sbci	r25, 0xFD	; 253
    84ae:	9d 87       	std	Y+13, r25	; 0x0d
    84b0:	8c 87       	std	Y+12, r24	; 0x0c
    84b2:	8c 85       	ldd	r24, Y+12	; 0x0c
    84b4:	9d 85       	ldd	r25, Y+13	; 0x0d
    84b6:	fc 01       	movw	r30, r24
    84b8:	25 91       	lpm	r18, Z+
    84ba:	34 91       	lpm	r19, Z
    84bc:	cf 01       	movw	r24, r30
    84be:	3f 87       	std	Y+15, r19	; 0x0f
    84c0:	2e 87       	std	Y+14, r18	; 0x0e
    84c2:	9d 87       	std	Y+13, r25	; 0x0d
    84c4:	8c 87       	std	Y+12, r24	; 0x0c
    84c6:	8e 85       	ldd	r24, Y+14	; 0x0e
    84c8:	9f 85       	ldd	r25, Y+15	; 0x0f
    84ca:	9a 83       	std	Y+2, r25	; 0x02
    84cc:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    84ce:	8b 81       	ldd	r24, Y+3	; 0x03
    84d0:	8f 3f       	cpi	r24, 0xFF	; 255
    84d2:	39 f0       	breq	.+14     	; 0x84e2 <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    84d4:	88 89       	ldd	r24, Y+16	; 0x10
    84d6:	99 89       	ldd	r25, Y+17	; 0x11
    84d8:	29 81       	ldd	r18, Y+1	; 0x01
    84da:	3a 81       	ldd	r19, Y+2	; 0x02
    84dc:	fc 01       	movw	r30, r24
    84de:	35 83       	std	Z+5, r19	; 0x05
    84e0:	24 83       	std	Z+4, r18	; 0x04
	}
}
    84e2:	00 00       	nop
    84e4:	69 96       	adiw	r28, 0x19	; 25
    84e6:	0f b6       	in	r0, 0x3f	; 63
    84e8:	f8 94       	cli
    84ea:	de bf       	out	0x3e, r29	; 62
    84ec:	0f be       	out	0x3f, r0	; 63
    84ee:	cd bf       	out	0x3d, r28	; 61
    84f0:	df 91       	pop	r29
    84f2:	cf 91       	pop	r28
    84f4:	1f 91       	pop	r17
    84f6:	0f 91       	pop	r16
    84f8:	08 95       	ret

000084fa <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    84fa:	0f 93       	push	r16
    84fc:	1f 93       	push	r17
    84fe:	cf 93       	push	r28
    8500:	df 93       	push	r29
    8502:	cd b7       	in	r28, 0x3d	; 61
    8504:	de b7       	in	r29, 0x3e	; 62
    8506:	66 97       	sbiw	r28, 0x16	; 22
    8508:	0f b6       	in	r0, 0x3f	; 63
    850a:	f8 94       	cli
    850c:	de bf       	out	0x3e, r29	; 62
    850e:	0f be       	out	0x3f, r0	; 63
    8510:	cd bf       	out	0x3d, r28	; 61
    8512:	9e 87       	std	Y+14, r25	; 0x0e
    8514:	8d 87       	std	Y+13, r24	; 0x0d
    8516:	4f 87       	std	Y+15, r20	; 0x0f
    8518:	58 8b       	std	Y+16, r21	; 0x10
    851a:	69 8b       	std	Y+17, r22	; 0x11
    851c:	7a 8b       	std	Y+18, r23	; 0x12
    851e:	0b 8b       	std	Y+19, r16	; 0x13
    8520:	1c 8b       	std	Y+20, r17	; 0x14
    8522:	2d 8b       	std	Y+21, r18	; 0x15
    8524:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    8526:	8b 89       	ldd	r24, Y+19	; 0x13
    8528:	9c 89       	ldd	r25, Y+20	; 0x14
    852a:	ad 89       	ldd	r26, Y+21	; 0x15
    852c:	be 89       	ldd	r27, Y+22	; 0x16
    852e:	68 94       	set
    8530:	12 f8       	bld	r1, 2
    8532:	b6 95       	lsr	r27
    8534:	a7 95       	ror	r26
    8536:	97 95       	ror	r25
    8538:	87 95       	ror	r24
    853a:	16 94       	lsr	r1
    853c:	d1 f7       	brne	.-12     	; 0x8532 <usart_set_baudrate+0x38>
    853e:	8d 83       	std	Y+5, r24	; 0x05
    8540:	9e 83       	std	Y+6, r25	; 0x06
    8542:	af 83       	std	Y+7, r26	; 0x07
    8544:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    8546:	8b 89       	ldd	r24, Y+19	; 0x13
    8548:	9c 89       	ldd	r25, Y+20	; 0x14
    854a:	ad 89       	ldd	r26, Y+21	; 0x15
    854c:	be 89       	ldd	r27, Y+22	; 0x16
    854e:	07 2e       	mov	r0, r23
    8550:	73 e1       	ldi	r23, 0x13	; 19
    8552:	b6 95       	lsr	r27
    8554:	a7 95       	ror	r26
    8556:	97 95       	ror	r25
    8558:	87 95       	ror	r24
    855a:	7a 95       	dec	r23
    855c:	d1 f7       	brne	.-12     	; 0x8552 <usart_set_baudrate+0x58>
    855e:	70 2d       	mov	r23, r0
    8560:	89 83       	std	Y+1, r24	; 0x01
    8562:	9a 83       	std	Y+2, r25	; 0x02
    8564:	ab 83       	std	Y+3, r26	; 0x03
    8566:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    8568:	8d 85       	ldd	r24, Y+13	; 0x0d
    856a:	9e 85       	ldd	r25, Y+14	; 0x0e
    856c:	fc 01       	movw	r30, r24
    856e:	80 81       	ld	r24, Z
    8570:	88 2f       	mov	r24, r24
    8572:	90 e0       	ldi	r25, 0x00	; 0
    8574:	82 70       	andi	r24, 0x02	; 2
    8576:	99 27       	eor	r25, r25
    8578:	89 2b       	or	r24, r25
    857a:	c1 f0       	breq	.+48     	; 0x85ac <usart_set_baudrate+0xb2>
		max_rate /= 2;
    857c:	8d 81       	ldd	r24, Y+5	; 0x05
    857e:	9e 81       	ldd	r25, Y+6	; 0x06
    8580:	af 81       	ldd	r26, Y+7	; 0x07
    8582:	b8 85       	ldd	r27, Y+8	; 0x08
    8584:	b6 95       	lsr	r27
    8586:	a7 95       	ror	r26
    8588:	97 95       	ror	r25
    858a:	87 95       	ror	r24
    858c:	8d 83       	std	Y+5, r24	; 0x05
    858e:	9e 83       	std	Y+6, r25	; 0x06
    8590:	af 83       	std	Y+7, r26	; 0x07
    8592:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    8594:	89 81       	ldd	r24, Y+1	; 0x01
    8596:	9a 81       	ldd	r25, Y+2	; 0x02
    8598:	ab 81       	ldd	r26, Y+3	; 0x03
    859a:	bc 81       	ldd	r27, Y+4	; 0x04
    859c:	b6 95       	lsr	r27
    859e:	a7 95       	ror	r26
    85a0:	97 95       	ror	r25
    85a2:	87 95       	ror	r24
    85a4:	89 83       	std	Y+1, r24	; 0x01
    85a6:	9a 83       	std	Y+2, r25	; 0x02
    85a8:	ab 83       	std	Y+3, r26	; 0x03
    85aa:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    85ac:	2f 85       	ldd	r18, Y+15	; 0x0f
    85ae:	38 89       	ldd	r19, Y+16	; 0x10
    85b0:	49 89       	ldd	r20, Y+17	; 0x11
    85b2:	5a 89       	ldd	r21, Y+18	; 0x12
    85b4:	8d 81       	ldd	r24, Y+5	; 0x05
    85b6:	9e 81       	ldd	r25, Y+6	; 0x06
    85b8:	af 81       	ldd	r26, Y+7	; 0x07
    85ba:	b8 85       	ldd	r27, Y+8	; 0x08
    85bc:	82 17       	cp	r24, r18
    85be:	93 07       	cpc	r25, r19
    85c0:	a4 07       	cpc	r26, r20
    85c2:	b5 07       	cpc	r27, r21
    85c4:	68 f0       	brcs	.+26     	; 0x85e0 <usart_set_baudrate+0xe6>
    85c6:	2f 85       	ldd	r18, Y+15	; 0x0f
    85c8:	38 89       	ldd	r19, Y+16	; 0x10
    85ca:	49 89       	ldd	r20, Y+17	; 0x11
    85cc:	5a 89       	ldd	r21, Y+18	; 0x12
    85ce:	89 81       	ldd	r24, Y+1	; 0x01
    85d0:	9a 81       	ldd	r25, Y+2	; 0x02
    85d2:	ab 81       	ldd	r26, Y+3	; 0x03
    85d4:	bc 81       	ldd	r27, Y+4	; 0x04
    85d6:	28 17       	cp	r18, r24
    85d8:	39 07       	cpc	r19, r25
    85da:	4a 07       	cpc	r20, r26
    85dc:	5b 07       	cpc	r21, r27
    85de:	10 f4       	brcc	.+4      	; 0x85e4 <usart_set_baudrate+0xea>
		return false;
    85e0:	80 e0       	ldi	r24, 0x00	; 0
    85e2:	59 c0       	rjmp	.+178    	; 0x8696 <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    85e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    85e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    85e8:	fc 01       	movw	r30, r24
    85ea:	80 81       	ld	r24, Z
    85ec:	88 2f       	mov	r24, r24
    85ee:	90 e0       	ldi	r25, 0x00	; 0
    85f0:	82 70       	andi	r24, 0x02	; 2
    85f2:	99 27       	eor	r25, r25
    85f4:	89 2b       	or	r24, r25
    85f6:	51 f1       	breq	.+84     	; 0x864c <usart_set_baudrate+0x152>
		baud *= 2;
    85f8:	8f 85       	ldd	r24, Y+15	; 0x0f
    85fa:	98 89       	ldd	r25, Y+16	; 0x10
    85fc:	a9 89       	ldd	r26, Y+17	; 0x11
    85fe:	ba 89       	ldd	r27, Y+18	; 0x12
    8600:	88 0f       	add	r24, r24
    8602:	99 1f       	adc	r25, r25
    8604:	aa 1f       	adc	r26, r26
    8606:	bb 1f       	adc	r27, r27
    8608:	8f 87       	std	Y+15, r24	; 0x0f
    860a:	98 8b       	std	Y+16, r25	; 0x10
    860c:	a9 8b       	std	Y+17, r26	; 0x11
    860e:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    8610:	8b 89       	ldd	r24, Y+19	; 0x13
    8612:	9c 89       	ldd	r25, Y+20	; 0x14
    8614:	ad 89       	ldd	r26, Y+21	; 0x15
    8616:	be 89       	ldd	r27, Y+22	; 0x16
    8618:	68 94       	set
    861a:	12 f8       	bld	r1, 2
    861c:	b6 95       	lsr	r27
    861e:	a7 95       	ror	r26
    8620:	97 95       	ror	r25
    8622:	87 95       	ror	r24
    8624:	16 94       	lsr	r1
    8626:	d1 f7       	brne	.-12     	; 0x861c <usart_set_baudrate+0x122>
    8628:	2f 85       	ldd	r18, Y+15	; 0x0f
    862a:	38 89       	ldd	r19, Y+16	; 0x10
    862c:	49 89       	ldd	r20, Y+17	; 0x11
    862e:	5a 89       	ldd	r21, Y+18	; 0x12
    8630:	bc 01       	movw	r22, r24
    8632:	cd 01       	movw	r24, r26
    8634:	0e 94 71 57 	call	0xaee2	; 0xaee2 <__udivmodsi4>
    8638:	da 01       	movw	r26, r20
    863a:	c9 01       	movw	r24, r18
    863c:	01 97       	sbiw	r24, 0x01	; 1
    863e:	a1 09       	sbc	r26, r1
    8640:	b1 09       	sbc	r27, r1
    8642:	89 87       	std	Y+9, r24	; 0x09
    8644:	9a 87       	std	Y+10, r25	; 0x0a
    8646:	ab 87       	std	Y+11, r26	; 0x0b
    8648:	bc 87       	std	Y+12, r27	; 0x0c
    864a:	1d c0       	rjmp	.+58     	; 0x8686 <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    864c:	8b 89       	ldd	r24, Y+19	; 0x13
    864e:	9c 89       	ldd	r25, Y+20	; 0x14
    8650:	ad 89       	ldd	r26, Y+21	; 0x15
    8652:	be 89       	ldd	r27, Y+22	; 0x16
    8654:	68 94       	set
    8656:	13 f8       	bld	r1, 3
    8658:	b6 95       	lsr	r27
    865a:	a7 95       	ror	r26
    865c:	97 95       	ror	r25
    865e:	87 95       	ror	r24
    8660:	16 94       	lsr	r1
    8662:	d1 f7       	brne	.-12     	; 0x8658 <usart_set_baudrate+0x15e>
    8664:	2f 85       	ldd	r18, Y+15	; 0x0f
    8666:	38 89       	ldd	r19, Y+16	; 0x10
    8668:	49 89       	ldd	r20, Y+17	; 0x11
    866a:	5a 89       	ldd	r21, Y+18	; 0x12
    866c:	bc 01       	movw	r22, r24
    866e:	cd 01       	movw	r24, r26
    8670:	0e 94 71 57 	call	0xaee2	; 0xaee2 <__udivmodsi4>
    8674:	da 01       	movw	r26, r20
    8676:	c9 01       	movw	r24, r18
    8678:	01 97       	sbiw	r24, 0x01	; 1
    867a:	a1 09       	sbc	r26, r1
    867c:	b1 09       	sbc	r27, r1
    867e:	89 87       	std	Y+9, r24	; 0x09
    8680:	9a 87       	std	Y+10, r25	; 0x0a
    8682:	ab 87       	std	Y+11, r26	; 0x0b
    8684:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    8686:	29 85       	ldd	r18, Y+9	; 0x09
    8688:	3a 85       	ldd	r19, Y+10	; 0x0a
    868a:	8d 85       	ldd	r24, Y+13	; 0x0d
    868c:	9e 85       	ldd	r25, Y+14	; 0x0e
    868e:	fc 01       	movw	r30, r24
    8690:	35 83       	std	Z+5, r19	; 0x05
    8692:	24 83       	std	Z+4, r18	; 0x04
	return true;
    8694:	81 e0       	ldi	r24, 0x01	; 1
}
    8696:	66 96       	adiw	r28, 0x16	; 22
    8698:	0f b6       	in	r0, 0x3f	; 63
    869a:	f8 94       	cli
    869c:	de bf       	out	0x3e, r29	; 62
    869e:	0f be       	out	0x3f, r0	; 63
    86a0:	cd bf       	out	0x3d, r28	; 61
    86a2:	df 91       	pop	r29
    86a4:	cf 91       	pop	r28
    86a6:	1f 91       	pop	r17
    86a8:	0f 91       	pop	r16
    86aa:	08 95       	ret

000086ac <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    86ac:	0f 93       	push	r16
    86ae:	1f 93       	push	r17
    86b0:	cf 93       	push	r28
    86b2:	df 93       	push	r29
    86b4:	cd b7       	in	r28, 0x3d	; 61
    86b6:	de b7       	in	r29, 0x3e	; 62
    86b8:	2e 97       	sbiw	r28, 0x0e	; 14
    86ba:	0f b6       	in	r0, 0x3f	; 63
    86bc:	f8 94       	cli
    86be:	de bf       	out	0x3e, r29	; 62
    86c0:	0f be       	out	0x3f, r0	; 63
    86c2:	cd bf       	out	0x3d, r28	; 61
    86c4:	9e 83       	std	Y+6, r25	; 0x06
    86c6:	8d 83       	std	Y+5, r24	; 0x05
    86c8:	4f 83       	std	Y+7, r20	; 0x07
    86ca:	58 87       	std	Y+8, r21	; 0x08
    86cc:	69 87       	std	Y+9, r22	; 0x09
    86ce:	7a 87       	std	Y+10, r23	; 0x0a
    86d0:	0b 87       	std	Y+11, r16	; 0x0b
    86d2:	1c 87       	std	Y+12, r17	; 0x0c
    86d4:	2d 87       	std	Y+13, r18	; 0x0d
    86d6:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    86d8:	8b 85       	ldd	r24, Y+11	; 0x0b
    86da:	9c 85       	ldd	r25, Y+12	; 0x0c
    86dc:	ad 85       	ldd	r26, Y+13	; 0x0d
    86de:	be 85       	ldd	r27, Y+14	; 0x0e
    86e0:	9c 01       	movw	r18, r24
    86e2:	ad 01       	movw	r20, r26
    86e4:	56 95       	lsr	r21
    86e6:	47 95       	ror	r20
    86e8:	37 95       	ror	r19
    86ea:	27 95       	ror	r18
    86ec:	8f 81       	ldd	r24, Y+7	; 0x07
    86ee:	98 85       	ldd	r25, Y+8	; 0x08
    86f0:	a9 85       	ldd	r26, Y+9	; 0x09
    86f2:	ba 85       	ldd	r27, Y+10	; 0x0a
    86f4:	82 17       	cp	r24, r18
    86f6:	93 07       	cpc	r25, r19
    86f8:	a4 07       	cpc	r26, r20
    86fa:	b5 07       	cpc	r27, r21
    86fc:	e0 f4       	brcc	.+56     	; 0x8736 <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    86fe:	8f 81       	ldd	r24, Y+7	; 0x07
    8700:	98 85       	ldd	r25, Y+8	; 0x08
    8702:	a9 85       	ldd	r26, Y+9	; 0x09
    8704:	ba 85       	ldd	r27, Y+10	; 0x0a
    8706:	9c 01       	movw	r18, r24
    8708:	ad 01       	movw	r20, r26
    870a:	22 0f       	add	r18, r18
    870c:	33 1f       	adc	r19, r19
    870e:	44 1f       	adc	r20, r20
    8710:	55 1f       	adc	r21, r21
    8712:	8b 85       	ldd	r24, Y+11	; 0x0b
    8714:	9c 85       	ldd	r25, Y+12	; 0x0c
    8716:	ad 85       	ldd	r26, Y+13	; 0x0d
    8718:	be 85       	ldd	r27, Y+14	; 0x0e
    871a:	bc 01       	movw	r22, r24
    871c:	cd 01       	movw	r24, r26
    871e:	0e 94 71 57 	call	0xaee2	; 0xaee2 <__udivmodsi4>
    8722:	da 01       	movw	r26, r20
    8724:	c9 01       	movw	r24, r18
    8726:	01 97       	sbiw	r24, 0x01	; 1
    8728:	a1 09       	sbc	r26, r1
    872a:	b1 09       	sbc	r27, r1
    872c:	89 83       	std	Y+1, r24	; 0x01
    872e:	9a 83       	std	Y+2, r25	; 0x02
    8730:	ab 83       	std	Y+3, r26	; 0x03
    8732:	bc 83       	std	Y+4, r27	; 0x04
    8734:	04 c0       	rjmp	.+8      	; 0x873e <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    8736:	19 82       	std	Y+1, r1	; 0x01
    8738:	1a 82       	std	Y+2, r1	; 0x02
    873a:	1b 82       	std	Y+3, r1	; 0x03
    873c:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    873e:	29 81       	ldd	r18, Y+1	; 0x01
    8740:	3a 81       	ldd	r19, Y+2	; 0x02
    8742:	8d 81       	ldd	r24, Y+5	; 0x05
    8744:	9e 81       	ldd	r25, Y+6	; 0x06
    8746:	fc 01       	movw	r30, r24
    8748:	35 83       	std	Z+5, r19	; 0x05
    874a:	24 83       	std	Z+4, r18	; 0x04
}
    874c:	00 00       	nop
    874e:	2e 96       	adiw	r28, 0x0e	; 14
    8750:	0f b6       	in	r0, 0x3f	; 63
    8752:	f8 94       	cli
    8754:	de bf       	out	0x3e, r29	; 62
    8756:	0f be       	out	0x3f, r0	; 63
    8758:	cd bf       	out	0x3d, r28	; 61
    875a:	df 91       	pop	r29
    875c:	cf 91       	pop	r28
    875e:	1f 91       	pop	r17
    8760:	0f 91       	pop	r16
    8762:	08 95       	ret

00008764 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    8764:	cf 93       	push	r28
    8766:	df 93       	push	r29
    8768:	1f 92       	push	r1
    876a:	cd b7       	in	r28, 0x3d	; 61
    876c:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    876e:	8f e5       	ldi	r24, 0x5F	; 95
    8770:	90 e0       	ldi	r25, 0x00	; 0
    8772:	fc 01       	movw	r30, r24
    8774:	80 81       	ld	r24, Z
    8776:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    8778:	f8 94       	cli
	return flags;
    877a:	89 81       	ldd	r24, Y+1	; 0x01
}
    877c:	0f 90       	pop	r0
    877e:	df 91       	pop	r29
    8780:	cf 91       	pop	r28
    8782:	08 95       	ret

00008784 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    8784:	cf 93       	push	r28
    8786:	df 93       	push	r29
    8788:	1f 92       	push	r1
    878a:	cd b7       	in	r28, 0x3d	; 61
    878c:	de b7       	in	r29, 0x3e	; 62
    878e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    8790:	8f e5       	ldi	r24, 0x5F	; 95
    8792:	90 e0       	ldi	r25, 0x00	; 0
    8794:	29 81       	ldd	r18, Y+1	; 0x01
    8796:	fc 01       	movw	r30, r24
    8798:	20 83       	st	Z, r18
}
    879a:	00 00       	nop
    879c:	0f 90       	pop	r0
    879e:	df 91       	pop	r29
    87a0:	cf 91       	pop	r28
    87a2:	08 95       	ret

000087a4 <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    87a4:	cf 93       	push	r28
    87a6:	df 93       	push	r29
    87a8:	cd b7       	in	r28, 0x3d	; 61
    87aa:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    87ac:	84 e5       	ldi	r24, 0x54	; 84
    87ae:	90 e0       	ldi	r25, 0x00	; 0
    87b0:	24 e5       	ldi	r18, 0x54	; 84
    87b2:	30 e0       	ldi	r19, 0x00	; 0
    87b4:	f9 01       	movw	r30, r18
    87b6:	20 81       	ld	r18, Z
    87b8:	27 7f       	andi	r18, 0xF7	; 247
    87ba:	fc 01       	movw	r30, r24
    87bc:	20 83       	st	Z, r18
}
    87be:	00 00       	nop
    87c0:	df 91       	pop	r29
    87c2:	cf 91       	pop	r28
    87c4:	08 95       	ret

000087c6 <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    87c6:	1f 92       	push	r1
    87c8:	0f 92       	push	r0
    87ca:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    87ce:	0f 92       	push	r0
    87d0:	11 24       	eor	r1, r1
    87d2:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    87d6:	0f 92       	push	r0
    87d8:	2f 93       	push	r18
    87da:	3f 93       	push	r19
    87dc:	4f 93       	push	r20
    87de:	5f 93       	push	r21
    87e0:	6f 93       	push	r22
    87e2:	7f 93       	push	r23
    87e4:	8f 93       	push	r24
    87e6:	9f 93       	push	r25
    87e8:	af 93       	push	r26
    87ea:	bf 93       	push	r27
    87ec:	ef 93       	push	r30
    87ee:	ff 93       	push	r31
    87f0:	cf 93       	push	r28
    87f2:	df 93       	push	r29
    87f4:	cd b7       	in	r28, 0x3d	; 61
    87f6:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    87f8:	80 91 e2 10 	lds	r24, 0x10E2	; 0x8010e2 <wdt_timer_callback>
    87fc:	90 91 e3 10 	lds	r25, 0x10E3	; 0x8010e3 <wdt_timer_callback+0x1>
    8800:	89 2b       	or	r24, r25
    8802:	31 f0       	breq	.+12     	; 0x8810 <__vector_12+0x4a>
		wdt_timer_callback();
    8804:	80 91 e2 10 	lds	r24, 0x10E2	; 0x8010e2 <wdt_timer_callback>
    8808:	90 91 e3 10 	lds	r25, 0x10E3	; 0x8010e3 <wdt_timer_callback+0x1>
    880c:	fc 01       	movw	r30, r24
    880e:	09 95       	icall
	}
}
    8810:	00 00       	nop
    8812:	df 91       	pop	r29
    8814:	cf 91       	pop	r28
    8816:	ff 91       	pop	r31
    8818:	ef 91       	pop	r30
    881a:	bf 91       	pop	r27
    881c:	af 91       	pop	r26
    881e:	9f 91       	pop	r25
    8820:	8f 91       	pop	r24
    8822:	7f 91       	pop	r23
    8824:	6f 91       	pop	r22
    8826:	5f 91       	pop	r21
    8828:	4f 91       	pop	r20
    882a:	3f 91       	pop	r19
    882c:	2f 91       	pop	r18
    882e:	0f 90       	pop	r0
    8830:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8834:	0f 90       	pop	r0
    8836:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    883a:	0f 90       	pop	r0
    883c:	1f 90       	pop	r1
    883e:	18 95       	reti

00008840 <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    8840:	cf 93       	push	r28
    8842:	df 93       	push	r29
    8844:	1f 92       	push	r1
    8846:	cd b7       	in	r28, 0x3d	; 61
    8848:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    884a:	0e 94 b2 43 	call	0x8764	; 0x8764 <cpu_irq_save>
    884e:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    8850:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    8852:	0e 94 d2 43 	call	0x87a4	; 0x87a4 <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    8856:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    885a:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    885c:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    885e:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    8862:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    8866:	89 81       	ldd	r24, Y+1	; 0x01
    8868:	0e 94 c2 43 	call	0x8784	; 0x8784 <cpu_irq_restore>
}
    886c:	00 00       	nop
    886e:	0f 90       	pop	r0
    8870:	df 91       	pop	r29
    8872:	cf 91       	pop	r28
    8874:	08 95       	ret

00008876 <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    8876:	cf 93       	push	r28
    8878:	df 93       	push	r29
    887a:	00 d0       	rcall	.+0      	; 0x887c <wdt_set_timeout_period+0x6>
    887c:	cd b7       	in	r28, 0x3d	; 61
    887e:	de b7       	in	r29, 0x3e	; 62
    8880:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    8882:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    8884:	8a 81       	ldd	r24, Y+2	; 0x02
    8886:	88 2f       	mov	r24, r24
    8888:	90 e0       	ldi	r25, 0x00	; 0
    888a:	88 70       	andi	r24, 0x08	; 8
    888c:	99 27       	eor	r25, r25
    888e:	89 2b       	or	r24, r25
    8890:	11 f0       	breq	.+4      	; 0x8896 <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    8892:	50 e2       	ldi	r21, 0x20	; 32
    8894:	01 c0       	rjmp	.+2      	; 0x8898 <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    8896:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    8898:	0e 94 b2 43 	call	0x8764	; 0x8764 <cpu_irq_save>
    889c:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    889e:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    88a0:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    88a2:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    88a6:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    88a8:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    88ac:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    88ae:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    88b0:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    88b2:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    88b4:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    88b6:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    88ba:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    88be:	89 81       	ldd	r24, Y+1	; 0x01
    88c0:	0e 94 c2 43 	call	0x8784	; 0x8784 <cpu_irq_restore>
}
    88c4:	00 00       	nop
    88c6:	0f 90       	pop	r0
    88c8:	0f 90       	pop	r0
    88ca:	df 91       	pop	r29
    88cc:	cf 91       	pop	r28
    88ce:	08 95       	ret

000088d0 <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    88d0:	cf 93       	push	r28
    88d2:	df 93       	push	r29
    88d4:	00 d0       	rcall	.+0      	; 0x88d6 <wdt_enable+0x6>
    88d6:	cd b7       	in	r28, 0x3d	; 61
    88d8:	de b7       	in	r29, 0x3e	; 62
    88da:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    88dc:	0e 94 b2 43 	call	0x8764	; 0x8764 <cpu_irq_save>
    88e0:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    88e2:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    88e4:	0e 94 d2 43 	call	0x87a4	; 0x87a4 <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    88e8:	8a 81       	ldd	r24, Y+2	; 0x02
    88ea:	81 30       	cpi	r24, 0x01	; 1
    88ec:	59 f4       	brne	.+22     	; 0x8904 <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    88ee:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    88f0:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    88f4:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    88f6:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    88fa:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    88fc:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    88fe:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    8902:	1e c0       	rjmp	.+60     	; 0x8940 <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    8904:	8a 81       	ldd	r24, Y+2	; 0x02
    8906:	88 23       	and	r24, r24
    8908:	71 f4       	brne	.+28     	; 0x8926 <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    890a:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    890c:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    8910:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    8912:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    8916:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    8918:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    891a:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    891c:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    8920:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    8924:	0d c0       	rjmp	.+26     	; 0x8940 <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    8926:	8a 81       	ldd	r24, Y+2	; 0x02
    8928:	82 30       	cpi	r24, 0x02	; 2
    892a:	51 f4       	brne	.+20     	; 0x8940 <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    892c:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    892e:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    8932:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    8934:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    8938:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    893a:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    893c:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    8940:	89 81       	ldd	r24, Y+1	; 0x01
    8942:	0e 94 c2 43 	call	0x8784	; 0x8784 <cpu_irq_restore>
}
    8946:	00 00       	nop
    8948:	0f 90       	pop	r0
    894a:	0f 90       	pop	r0
    894c:	df 91       	pop	r29
    894e:	cf 91       	pop	r28
    8950:	08 95       	ret

00008952 <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    8952:	cf 93       	push	r28
    8954:	df 93       	push	r29
    8956:	00 d0       	rcall	.+0      	; 0x8958 <wdt_set_interrupt_callback+0x6>
    8958:	cd b7       	in	r28, 0x3d	; 61
    895a:	de b7       	in	r29, 0x3e	; 62
    895c:	9a 83       	std	Y+2, r25	; 0x02
    895e:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    8960:	89 81       	ldd	r24, Y+1	; 0x01
    8962:	9a 81       	ldd	r25, Y+2	; 0x02
    8964:	90 93 e3 10 	sts	0x10E3, r25	; 0x8010e3 <wdt_timer_callback+0x1>
    8968:	80 93 e2 10 	sts	0x10E2, r24	; 0x8010e2 <wdt_timer_callback>
}
    896c:	00 00       	nop
    896e:	0f 90       	pop	r0
    8970:	0f 90       	pop	r0
    8972:	df 91       	pop	r29
    8974:	cf 91       	pop	r28
    8976:	08 95       	ret

00008978 <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    8978:	cf 93       	push	r28
    897a:	df 93       	push	r29
    897c:	cd b7       	in	r28, 0x3d	; 61
    897e:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    8980:	80 e0       	ldi	r24, 0x00	; 0
    8982:	0e 94 3b 44 	call	0x8876	; 0x8876 <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    8986:	81 e0       	ldi	r24, 0x01	; 1
    8988:	0e 94 68 44 	call	0x88d0	; 0x88d0 <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    898c:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    898e:	ff cf       	rjmp	.-2      	; 0x898e <wdt_reset_mcu+0x16>

00008990 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    8990:	cf 93       	push	r28
    8992:	df 93       	push	r29
    8994:	1f 92       	push	r1
    8996:	cd b7       	in	r28, 0x3d	; 61
    8998:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    899a:	8f e5       	ldi	r24, 0x5F	; 95
    899c:	90 e0       	ldi	r25, 0x00	; 0
    899e:	fc 01       	movw	r30, r24
    89a0:	80 81       	ld	r24, Z
    89a2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    89a4:	f8 94       	cli
	return flags;
    89a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    89a8:	0f 90       	pop	r0
    89aa:	df 91       	pop	r29
    89ac:	cf 91       	pop	r28
    89ae:	08 95       	ret

000089b0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    89b0:	cf 93       	push	r28
    89b2:	df 93       	push	r29
    89b4:	1f 92       	push	r1
    89b6:	cd b7       	in	r28, 0x3d	; 61
    89b8:	de b7       	in	r29, 0x3e	; 62
    89ba:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    89bc:	8f e5       	ldi	r24, 0x5F	; 95
    89be:	90 e0       	ldi	r25, 0x00	; 0
    89c0:	29 81       	ldd	r18, Y+1	; 0x01
    89c2:	fc 01       	movw	r30, r24
    89c4:	20 83       	st	Z, r18
}
    89c6:	00 00       	nop
    89c8:	0f 90       	pop	r0
    89ca:	df 91       	pop	r29
    89cc:	cf 91       	pop	r28
    89ce:	08 95       	ret

000089d0 <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    89d0:	cf 93       	push	r28
    89d2:	df 93       	push	r29
    89d4:	00 d0       	rcall	.+0      	; 0x89d6 <sysclk_set_prescalers+0x6>
    89d6:	cd b7       	in	r28, 0x3d	; 61
    89d8:	de b7       	in	r29, 0x3e	; 62
    89da:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    89dc:	0e 94 c8 44 	call	0x8990	; 0x8990 <cpu_irq_save>
    89e0:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    89e2:	5f 93       	push	r21
    89e4:	50 e8       	ldi	r21, 0x80	; 128
    89e6:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    89ea:	50 e0       	ldi	r21, 0x00	; 0
    89ec:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    89f0:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    89f2:	89 81       	ldd	r24, Y+1	; 0x01
    89f4:	0e 94 d8 44 	call	0x89b0	; 0x89b0 <cpu_irq_restore>
#endif
}
    89f8:	00 00       	nop
    89fa:	0f 90       	pop	r0
    89fc:	0f 90       	pop	r0
    89fe:	df 91       	pop	r29
    8a00:	cf 91       	pop	r28
    8a02:	08 95       	ret

00008a04 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    8a04:	cf 93       	push	r28
    8a06:	df 93       	push	r29
    8a08:	00 d0       	rcall	.+0      	; 0x8a0a <sysclk_init+0x6>
    8a0a:	1f 92       	push	r1
    8a0c:	cd b7       	in	r28, 0x3d	; 61
    8a0e:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    8a10:	84 e6       	ldi	r24, 0x64	; 100
    8a12:	90 e0       	ldi	r25, 0x00	; 0
    8a14:	9a 83       	std	Y+2, r25	; 0x02
    8a16:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    8a18:	1b 82       	std	Y+3, r1	; 0x03
    8a1a:	0d c0       	rjmp	.+26     	; 0x8a36 <sysclk_init+0x32>
		*(reg++) = 0xFF;
    8a1c:	89 81       	ldd	r24, Y+1	; 0x01
    8a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    8a20:	9c 01       	movw	r18, r24
    8a22:	2f 5f       	subi	r18, 0xFF	; 255
    8a24:	3f 4f       	sbci	r19, 0xFF	; 255
    8a26:	3a 83       	std	Y+2, r19	; 0x02
    8a28:	29 83       	std	Y+1, r18	; 0x01
    8a2a:	2f ef       	ldi	r18, 0xFF	; 255
    8a2c:	fc 01       	movw	r30, r24
    8a2e:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    8a30:	8b 81       	ldd	r24, Y+3	; 0x03
    8a32:	8f 5f       	subi	r24, 0xFF	; 255
    8a34:	8b 83       	std	Y+3, r24	; 0x03
    8a36:	8b 81       	ldd	r24, Y+3	; 0x03
    8a38:	82 30       	cpi	r24, 0x02	; 2
    8a3a:	80 f3       	brcs	.-32     	; 0x8a1c <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    8a3c:	80 e0       	ldi	r24, 0x00	; 0
    8a3e:	0e 94 e8 44 	call	0x89d0	; 0x89d0 <sysclk_set_prescalers>
	}
#endif
}
    8a42:	00 00       	nop
    8a44:	0f 90       	pop	r0
    8a46:	0f 90       	pop	r0
    8a48:	0f 90       	pop	r0
    8a4a:	df 91       	pop	r29
    8a4c:	cf 91       	pop	r28
    8a4e:	08 95       	ret

00008a50 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    8a50:	cf 93       	push	r28
    8a52:	df 93       	push	r29
    8a54:	00 d0       	rcall	.+0      	; 0x8a56 <sysclk_enable_module+0x6>
    8a56:	00 d0       	rcall	.+0      	; 0x8a58 <sysclk_enable_module+0x8>
    8a58:	1f 92       	push	r1
    8a5a:	cd b7       	in	r28, 0x3d	; 61
    8a5c:	de b7       	in	r29, 0x3e	; 62
    8a5e:	8c 83       	std	Y+4, r24	; 0x04
    8a60:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    8a62:	84 e6       	ldi	r24, 0x64	; 100
    8a64:	90 e0       	ldi	r25, 0x00	; 0
    8a66:	9a 83       	std	Y+2, r25	; 0x02
    8a68:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    8a6a:	0e 94 c8 44 	call	0x8990	; 0x8990 <cpu_irq_save>
    8a6e:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    8a70:	8c 81       	ldd	r24, Y+4	; 0x04
    8a72:	82 30       	cpi	r24, 0x02	; 2
    8a74:	b0 f4       	brcc	.+44     	; 0x8aa2 <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    8a76:	8c 81       	ldd	r24, Y+4	; 0x04
    8a78:	88 2f       	mov	r24, r24
    8a7a:	90 e0       	ldi	r25, 0x00	; 0
    8a7c:	29 81       	ldd	r18, Y+1	; 0x01
    8a7e:	3a 81       	ldd	r19, Y+2	; 0x02
    8a80:	82 0f       	add	r24, r18
    8a82:	93 1f       	adc	r25, r19
    8a84:	2c 81       	ldd	r18, Y+4	; 0x04
    8a86:	22 2f       	mov	r18, r18
    8a88:	30 e0       	ldi	r19, 0x00	; 0
    8a8a:	49 81       	ldd	r20, Y+1	; 0x01
    8a8c:	5a 81       	ldd	r21, Y+2	; 0x02
    8a8e:	24 0f       	add	r18, r20
    8a90:	35 1f       	adc	r19, r21
    8a92:	f9 01       	movw	r30, r18
    8a94:	20 81       	ld	r18, Z
    8a96:	32 2f       	mov	r19, r18
    8a98:	2d 81       	ldd	r18, Y+5	; 0x05
    8a9a:	20 95       	com	r18
    8a9c:	23 23       	and	r18, r19
    8a9e:	fc 01       	movw	r30, r24
    8aa0:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    8aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    8aa4:	0e 94 d8 44 	call	0x89b0	; 0x89b0 <cpu_irq_restore>
#endif
}
    8aa8:	00 00       	nop
    8aaa:	0f 90       	pop	r0
    8aac:	0f 90       	pop	r0
    8aae:	0f 90       	pop	r0
    8ab0:	0f 90       	pop	r0
    8ab2:	0f 90       	pop	r0
    8ab4:	df 91       	pop	r29
    8ab6:	cf 91       	pop	r28
    8ab8:	08 95       	ret

00008aba <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    8aba:	cf 93       	push	r28
    8abc:	df 93       	push	r29
    8abe:	00 d0       	rcall	.+0      	; 0x8ac0 <sysclk_disable_module+0x6>
    8ac0:	00 d0       	rcall	.+0      	; 0x8ac2 <sysclk_disable_module+0x8>
    8ac2:	1f 92       	push	r1
    8ac4:	cd b7       	in	r28, 0x3d	; 61
    8ac6:	de b7       	in	r29, 0x3e	; 62
    8ac8:	8c 83       	std	Y+4, r24	; 0x04
    8aca:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    8acc:	84 e6       	ldi	r24, 0x64	; 100
    8ace:	90 e0       	ldi	r25, 0x00	; 0
    8ad0:	9a 83       	std	Y+2, r25	; 0x02
    8ad2:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    8ad4:	0e 94 c8 44 	call	0x8990	; 0x8990 <cpu_irq_save>
    8ad8:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    8ada:	8c 81       	ldd	r24, Y+4	; 0x04
    8adc:	82 30       	cpi	r24, 0x02	; 2
    8ade:	a0 f4       	brcc	.+40     	; 0x8b08 <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    8ae0:	8c 81       	ldd	r24, Y+4	; 0x04
    8ae2:	88 2f       	mov	r24, r24
    8ae4:	90 e0       	ldi	r25, 0x00	; 0
    8ae6:	29 81       	ldd	r18, Y+1	; 0x01
    8ae8:	3a 81       	ldd	r19, Y+2	; 0x02
    8aea:	82 0f       	add	r24, r18
    8aec:	93 1f       	adc	r25, r19
    8aee:	2c 81       	ldd	r18, Y+4	; 0x04
    8af0:	22 2f       	mov	r18, r18
    8af2:	30 e0       	ldi	r19, 0x00	; 0
    8af4:	49 81       	ldd	r20, Y+1	; 0x01
    8af6:	5a 81       	ldd	r21, Y+2	; 0x02
    8af8:	24 0f       	add	r18, r20
    8afa:	35 1f       	adc	r19, r21
    8afc:	f9 01       	movw	r30, r18
    8afe:	30 81       	ld	r19, Z
    8b00:	2d 81       	ldd	r18, Y+5	; 0x05
    8b02:	23 2b       	or	r18, r19
    8b04:	fc 01       	movw	r30, r24
    8b06:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    8b08:	8b 81       	ldd	r24, Y+3	; 0x03
    8b0a:	0e 94 d8 44 	call	0x89b0	; 0x89b0 <cpu_irq_restore>
#endif
}
    8b0e:	00 00       	nop
    8b10:	0f 90       	pop	r0
    8b12:	0f 90       	pop	r0
    8b14:	0f 90       	pop	r0
    8b16:	0f 90       	pop	r0
    8b18:	0f 90       	pop	r0
    8b1a:	df 91       	pop	r29
    8b1c:	cf 91       	pop	r28
    8b1e:	08 95       	ret

00008b20 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    8b20:	cf 93       	push	r28
    8b22:	df 93       	push	r29
    8b24:	00 d0       	rcall	.+0      	; 0x8b26 <usart_serial_putchar+0x6>
    8b26:	1f 92       	push	r1
    8b28:	cd b7       	in	r28, 0x3d	; 61
    8b2a:	de b7       	in	r29, 0x3e	; 62
    8b2c:	9a 83       	std	Y+2, r25	; 0x02
    8b2e:	89 83       	std	Y+1, r24	; 0x01
    8b30:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    8b32:	89 81       	ldd	r24, Y+1	; 0x01
    8b34:	9a 81       	ldd	r25, Y+2	; 0x02
    8b36:	6b 81       	ldd	r22, Y+3	; 0x03
    8b38:	0e 94 49 41 	call	0x8292	; 0x8292 <usart_putchar>
}
    8b3c:	0f 90       	pop	r0
    8b3e:	0f 90       	pop	r0
    8b40:	0f 90       	pop	r0
    8b42:	df 91       	pop	r29
    8b44:	cf 91       	pop	r28
    8b46:	08 95       	ret

00008b48 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    8b48:	cf 93       	push	r28
    8b4a:	df 93       	push	r29
    8b4c:	00 d0       	rcall	.+0      	; 0x8b4e <usart_serial_getchar+0x6>
    8b4e:	00 d0       	rcall	.+0      	; 0x8b50 <usart_serial_getchar+0x8>
    8b50:	cd b7       	in	r28, 0x3d	; 61
    8b52:	de b7       	in	r29, 0x3e	; 62
    8b54:	9a 83       	std	Y+2, r25	; 0x02
    8b56:	89 83       	std	Y+1, r24	; 0x01
    8b58:	7c 83       	std	Y+4, r23	; 0x04
    8b5a:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    8b5c:	89 81       	ldd	r24, Y+1	; 0x01
    8b5e:	9a 81       	ldd	r25, Y+2	; 0x02
    8b60:	0e 94 68 41 	call	0x82d0	; 0x82d0 <usart_getchar>
    8b64:	28 2f       	mov	r18, r24
    8b66:	8b 81       	ldd	r24, Y+3	; 0x03
    8b68:	9c 81       	ldd	r25, Y+4	; 0x04
    8b6a:	fc 01       	movw	r30, r24
    8b6c:	20 83       	st	Z, r18
}
    8b6e:	00 00       	nop
    8b70:	0f 90       	pop	r0
    8b72:	0f 90       	pop	r0
    8b74:	0f 90       	pop	r0
    8b76:	0f 90       	pop	r0
    8b78:	df 91       	pop	r29
    8b7a:	cf 91       	pop	r28
    8b7c:	08 95       	ret

00008b7e <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    8b7e:	cf 93       	push	r28
    8b80:	df 93       	push	r29
    8b82:	00 d0       	rcall	.+0      	; 0x8b84 <usart_serial_write_packet+0x6>
    8b84:	00 d0       	rcall	.+0      	; 0x8b86 <usart_serial_write_packet+0x8>
    8b86:	00 d0       	rcall	.+0      	; 0x8b88 <usart_serial_write_packet+0xa>
    8b88:	cd b7       	in	r28, 0x3d	; 61
    8b8a:	de b7       	in	r29, 0x3e	; 62
    8b8c:	9a 83       	std	Y+2, r25	; 0x02
    8b8e:	89 83       	std	Y+1, r24	; 0x01
    8b90:	7c 83       	std	Y+4, r23	; 0x04
    8b92:	6b 83       	std	Y+3, r22	; 0x03
    8b94:	5e 83       	std	Y+6, r21	; 0x06
    8b96:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    8b98:	13 c0       	rjmp	.+38     	; 0x8bc0 <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    8b9a:	8b 81       	ldd	r24, Y+3	; 0x03
    8b9c:	9c 81       	ldd	r25, Y+4	; 0x04
    8b9e:	fc 01       	movw	r30, r24
    8ba0:	20 81       	ld	r18, Z
    8ba2:	89 81       	ldd	r24, Y+1	; 0x01
    8ba4:	9a 81       	ldd	r25, Y+2	; 0x02
    8ba6:	62 2f       	mov	r22, r18
    8ba8:	0e 94 90 45 	call	0x8b20	; 0x8b20 <usart_serial_putchar>
		len--;
    8bac:	8d 81       	ldd	r24, Y+5	; 0x05
    8bae:	9e 81       	ldd	r25, Y+6	; 0x06
    8bb0:	01 97       	sbiw	r24, 0x01	; 1
    8bb2:	9e 83       	std	Y+6, r25	; 0x06
    8bb4:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    8bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    8bb8:	9c 81       	ldd	r25, Y+4	; 0x04
    8bba:	01 96       	adiw	r24, 0x01	; 1
    8bbc:	9c 83       	std	Y+4, r25	; 0x04
    8bbe:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    8bc0:	8d 81       	ldd	r24, Y+5	; 0x05
    8bc2:	9e 81       	ldd	r25, Y+6	; 0x06
    8bc4:	89 2b       	or	r24, r25
    8bc6:	49 f7       	brne	.-46     	; 0x8b9a <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    8bc8:	80 e0       	ldi	r24, 0x00	; 0
}
    8bca:	26 96       	adiw	r28, 0x06	; 6
    8bcc:	0f b6       	in	r0, 0x3f	; 63
    8bce:	f8 94       	cli
    8bd0:	de bf       	out	0x3e, r29	; 62
    8bd2:	0f be       	out	0x3f, r0	; 63
    8bd4:	cd bf       	out	0x3d, r28	; 61
    8bd6:	df 91       	pop	r29
    8bd8:	cf 91       	pop	r28
    8bda:	08 95       	ret

00008bdc <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    8bdc:	cf 93       	push	r28
    8bde:	df 93       	push	r29
    8be0:	00 d0       	rcall	.+0      	; 0x8be2 <usart_serial_read_packet+0x6>
    8be2:	00 d0       	rcall	.+0      	; 0x8be4 <usart_serial_read_packet+0x8>
    8be4:	00 d0       	rcall	.+0      	; 0x8be6 <usart_serial_read_packet+0xa>
    8be6:	cd b7       	in	r28, 0x3d	; 61
    8be8:	de b7       	in	r29, 0x3e	; 62
    8bea:	9a 83       	std	Y+2, r25	; 0x02
    8bec:	89 83       	std	Y+1, r24	; 0x01
    8bee:	7c 83       	std	Y+4, r23	; 0x04
    8bf0:	6b 83       	std	Y+3, r22	; 0x03
    8bf2:	5e 83       	std	Y+6, r21	; 0x06
    8bf4:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    8bf6:	11 c0       	rjmp	.+34     	; 0x8c1a <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    8bf8:	2b 81       	ldd	r18, Y+3	; 0x03
    8bfa:	3c 81       	ldd	r19, Y+4	; 0x04
    8bfc:	89 81       	ldd	r24, Y+1	; 0x01
    8bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    8c00:	b9 01       	movw	r22, r18
    8c02:	0e 94 a4 45 	call	0x8b48	; 0x8b48 <usart_serial_getchar>
		len--;
    8c06:	8d 81       	ldd	r24, Y+5	; 0x05
    8c08:	9e 81       	ldd	r25, Y+6	; 0x06
    8c0a:	01 97       	sbiw	r24, 0x01	; 1
    8c0c:	9e 83       	std	Y+6, r25	; 0x06
    8c0e:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    8c10:	8b 81       	ldd	r24, Y+3	; 0x03
    8c12:	9c 81       	ldd	r25, Y+4	; 0x04
    8c14:	01 96       	adiw	r24, 0x01	; 1
    8c16:	9c 83       	std	Y+4, r25	; 0x04
    8c18:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    8c1a:	8d 81       	ldd	r24, Y+5	; 0x05
    8c1c:	9e 81       	ldd	r25, Y+6	; 0x06
    8c1e:	89 2b       	or	r24, r25
    8c20:	59 f7       	brne	.-42     	; 0x8bf8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    8c22:	80 e0       	ldi	r24, 0x00	; 0
}
    8c24:	26 96       	adiw	r28, 0x06	; 6
    8c26:	0f b6       	in	r0, 0x3f	; 63
    8c28:	f8 94       	cli
    8c2a:	de bf       	out	0x3e, r29	; 62
    8c2c:	0f be       	out	0x3f, r0	; 63
    8c2e:	cd bf       	out	0x3d, r28	; 61
    8c30:	df 91       	pop	r29
    8c32:	cf 91       	pop	r28
    8c34:	08 95       	ret

00008c36 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    8c36:	cf 93       	push	r28
    8c38:	df 93       	push	r29
    8c3a:	00 d0       	rcall	.+0      	; 0x8c3c <_read+0x6>
    8c3c:	1f 92       	push	r1
    8c3e:	cd b7       	in	r28, 0x3d	; 61
    8c40:	de b7       	in	r29, 0x3e	; 62
    8c42:	9b 83       	std	Y+3, r25	; 0x03
    8c44:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    8c46:	20 91 70 3a 	lds	r18, 0x3A70	; 0x803a70 <ptr_get>
    8c4a:	30 91 71 3a 	lds	r19, 0x3A71	; 0x803a71 <ptr_get+0x1>
    8c4e:	80 91 74 3a 	lds	r24, 0x3A74	; 0x803a74 <stdio_base>
    8c52:	90 91 75 3a 	lds	r25, 0x3A75	; 0x803a75 <stdio_base+0x1>
    8c56:	ae 01       	movw	r20, r28
    8c58:	4f 5f       	subi	r20, 0xFF	; 255
    8c5a:	5f 4f       	sbci	r21, 0xFF	; 255
    8c5c:	ba 01       	movw	r22, r20
    8c5e:	f9 01       	movw	r30, r18
    8c60:	09 95       	icall
	return c;
    8c62:	89 81       	ldd	r24, Y+1	; 0x01
    8c64:	88 2f       	mov	r24, r24
    8c66:	90 e0       	ldi	r25, 0x00	; 0
}
    8c68:	0f 90       	pop	r0
    8c6a:	0f 90       	pop	r0
    8c6c:	0f 90       	pop	r0
    8c6e:	df 91       	pop	r29
    8c70:	cf 91       	pop	r28
    8c72:	08 95       	ret

00008c74 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    8c74:	cf 93       	push	r28
    8c76:	df 93       	push	r29
    8c78:	00 d0       	rcall	.+0      	; 0x8c7a <_write+0x6>
    8c7a:	1f 92       	push	r1
    8c7c:	cd b7       	in	r28, 0x3d	; 61
    8c7e:	de b7       	in	r29, 0x3e	; 62
    8c80:	89 83       	std	Y+1, r24	; 0x01
    8c82:	7b 83       	std	Y+3, r23	; 0x03
    8c84:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    8c86:	20 91 72 3a 	lds	r18, 0x3A72	; 0x803a72 <ptr_put>
    8c8a:	30 91 73 3a 	lds	r19, 0x3A73	; 0x803a73 <ptr_put+0x1>
    8c8e:	80 91 74 3a 	lds	r24, 0x3A74	; 0x803a74 <stdio_base>
    8c92:	90 91 75 3a 	lds	r25, 0x3A75	; 0x803a75 <stdio_base+0x1>
    8c96:	69 81       	ldd	r22, Y+1	; 0x01
    8c98:	f9 01       	movw	r30, r18
    8c9a:	09 95       	icall
    8c9c:	99 23       	and	r25, r25
    8c9e:	1c f4       	brge	.+6      	; 0x8ca6 <_write+0x32>
		return -1;
    8ca0:	8f ef       	ldi	r24, 0xFF	; 255
    8ca2:	9f ef       	ldi	r25, 0xFF	; 255
    8ca4:	02 c0       	rjmp	.+4      	; 0x8caa <_write+0x36>
	}
	return 1;
    8ca6:	81 e0       	ldi	r24, 0x01	; 1
    8ca8:	90 e0       	ldi	r25, 0x00	; 0
}
    8caa:	0f 90       	pop	r0
    8cac:	0f 90       	pop	r0
    8cae:	0f 90       	pop	r0
    8cb0:	df 91       	pop	r29
    8cb2:	cf 91       	pop	r28
    8cb4:	08 95       	ret

00008cb6 <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    8cb6:	cf 93       	push	r28
    8cb8:	df 93       	push	r29
    8cba:	00 d0       	rcall	.+0      	; 0x8cbc <usart_rx_complete_interrupt_enable+0x6>
    8cbc:	cd b7       	in	r28, 0x3d	; 61
    8cbe:	de b7       	in	r29, 0x3e	; 62
    8cc0:	9a 83       	std	Y+2, r25	; 0x02
    8cc2:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    8cc4:	89 81       	ldd	r24, Y+1	; 0x01
    8cc6:	9a 81       	ldd	r25, Y+2	; 0x02
    8cc8:	fc 01       	movw	r30, r24
    8cca:	81 81       	ldd	r24, Z+1	; 0x01
    8ccc:	28 2f       	mov	r18, r24
    8cce:	20 68       	ori	r18, 0x80	; 128
    8cd0:	89 81       	ldd	r24, Y+1	; 0x01
    8cd2:	9a 81       	ldd	r25, Y+2	; 0x02
    8cd4:	fc 01       	movw	r30, r24
    8cd6:	21 83       	std	Z+1, r18	; 0x01
}
    8cd8:	00 00       	nop
    8cda:	0f 90       	pop	r0
    8cdc:	0f 90       	pop	r0
    8cde:	df 91       	pop	r29
    8ce0:	cf 91       	pop	r28
    8ce2:	08 95       	ret

00008ce4 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    8ce4:	cf 93       	push	r28
    8ce6:	df 93       	push	r29
    8ce8:	cd b7       	in	r28, 0x3d	; 61
    8cea:	de b7       	in	r29, 0x3e	; 62
    8cec:	2b 97       	sbiw	r28, 0x0b	; 11
    8cee:	0f b6       	in	r0, 0x3f	; 63
    8cf0:	f8 94       	cli
    8cf2:	de bf       	out	0x3e, r29	; 62
    8cf4:	0f be       	out	0x3f, r0	; 63
    8cf6:	cd bf       	out	0x3d, r28	; 61
    8cf8:	99 87       	std	Y+9, r25	; 0x09
    8cfa:	88 87       	std	Y+8, r24	; 0x08
    8cfc:	7b 87       	std	Y+11, r23	; 0x0b
    8cfe:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    8d00:	8a 85       	ldd	r24, Y+10	; 0x0a
    8d02:	9b 85       	ldd	r25, Y+11	; 0x0b
    8d04:	fc 01       	movw	r30, r24
    8d06:	84 81       	ldd	r24, Z+4	; 0x04
    8d08:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    8d0a:	8a 85       	ldd	r24, Y+10	; 0x0a
    8d0c:	9b 85       	ldd	r25, Y+11	; 0x0b
    8d0e:	fc 01       	movw	r30, r24
    8d10:	85 81       	ldd	r24, Z+5	; 0x05
    8d12:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    8d14:	8a 85       	ldd	r24, Y+10	; 0x0a
    8d16:	9b 85       	ldd	r25, Y+11	; 0x0b
    8d18:	fc 01       	movw	r30, r24
    8d1a:	86 81       	ldd	r24, Z+6	; 0x06
    8d1c:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    8d1e:	8a 85       	ldd	r24, Y+10	; 0x0a
    8d20:	9b 85       	ldd	r25, Y+11	; 0x0b
    8d22:	fc 01       	movw	r30, r24
    8d24:	80 81       	ld	r24, Z
    8d26:	91 81       	ldd	r25, Z+1	; 0x01
    8d28:	a2 81       	ldd	r26, Z+2	; 0x02
    8d2a:	b3 81       	ldd	r27, Z+3	; 0x03
    8d2c:	89 83       	std	Y+1, r24	; 0x01
    8d2e:	9a 83       	std	Y+2, r25	; 0x02
    8d30:	ab 83       	std	Y+3, r26	; 0x03
    8d32:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    8d34:	88 85       	ldd	r24, Y+8	; 0x08
    8d36:	99 85       	ldd	r25, Y+9	; 0x09
    8d38:	9e 01       	movw	r18, r28
    8d3a:	2f 5f       	subi	r18, 0xFF	; 255
    8d3c:	3f 4f       	sbci	r19, 0xFF	; 255
    8d3e:	b9 01       	movw	r22, r18
    8d40:	0e 94 3b 3f 	call	0x7e76	; 0x7e76 <usart_init_rs232>
    8d44:	88 23       	and	r24, r24
    8d46:	11 f0       	breq	.+4      	; 0x8d4c <usart_serial_init+0x68>
		return true;
    8d48:	81 e0       	ldi	r24, 0x01	; 1
    8d4a:	01 c0       	rjmp	.+2      	; 0x8d4e <usart_serial_init+0x6a>
	} else {
		return false;
    8d4c:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    8d4e:	2b 96       	adiw	r28, 0x0b	; 11
    8d50:	0f b6       	in	r0, 0x3f	; 63
    8d52:	f8 94       	cli
    8d54:	de bf       	out	0x3e, r29	; 62
    8d56:	0f be       	out	0x3f, r0	; 63
    8d58:	cd bf       	out	0x3d, r28	; 61
    8d5a:	df 91       	pop	r29
    8d5c:	cf 91       	pop	r28
    8d5e:	08 95       	ret

00008d60 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    8d60:	cf 93       	push	r28
    8d62:	df 93       	push	r29
    8d64:	00 d0       	rcall	.+0      	; 0x8d66 <usart_serial_putchar+0x6>
    8d66:	1f 92       	push	r1
    8d68:	cd b7       	in	r28, 0x3d	; 61
    8d6a:	de b7       	in	r29, 0x3e	; 62
    8d6c:	9a 83       	std	Y+2, r25	; 0x02
    8d6e:	89 83       	std	Y+1, r24	; 0x01
    8d70:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    8d72:	89 81       	ldd	r24, Y+1	; 0x01
    8d74:	9a 81       	ldd	r25, Y+2	; 0x02
    8d76:	6b 81       	ldd	r22, Y+3	; 0x03
    8d78:	0e 94 49 41 	call	0x8292	; 0x8292 <usart_putchar>
}
    8d7c:	0f 90       	pop	r0
    8d7e:	0f 90       	pop	r0
    8d80:	0f 90       	pop	r0
    8d82:	df 91       	pop	r29
    8d84:	cf 91       	pop	r28
    8d86:	08 95       	ret

00008d88 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    8d88:	cf 93       	push	r28
    8d8a:	df 93       	push	r29
    8d8c:	00 d0       	rcall	.+0      	; 0x8d8e <usart_serial_getchar+0x6>
    8d8e:	00 d0       	rcall	.+0      	; 0x8d90 <usart_serial_getchar+0x8>
    8d90:	cd b7       	in	r28, 0x3d	; 61
    8d92:	de b7       	in	r29, 0x3e	; 62
    8d94:	9a 83       	std	Y+2, r25	; 0x02
    8d96:	89 83       	std	Y+1, r24	; 0x01
    8d98:	7c 83       	std	Y+4, r23	; 0x04
    8d9a:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    8d9c:	89 81       	ldd	r24, Y+1	; 0x01
    8d9e:	9a 81       	ldd	r25, Y+2	; 0x02
    8da0:	0e 94 68 41 	call	0x82d0	; 0x82d0 <usart_getchar>
    8da4:	28 2f       	mov	r18, r24
    8da6:	8b 81       	ldd	r24, Y+3	; 0x03
    8da8:	9c 81       	ldd	r25, Y+4	; 0x04
    8daa:	fc 01       	movw	r30, r24
    8dac:	20 83       	st	Z, r18
}
    8dae:	00 00       	nop
    8db0:	0f 90       	pop	r0
    8db2:	0f 90       	pop	r0
    8db4:	0f 90       	pop	r0
    8db6:	0f 90       	pop	r0
    8db8:	df 91       	pop	r29
    8dba:	cf 91       	pop	r28
    8dbc:	08 95       	ret

00008dbe <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    8dbe:	cf 93       	push	r28
    8dc0:	df 93       	push	r29
    8dc2:	00 d0       	rcall	.+0      	; 0x8dc4 <stdio_serial_init+0x6>
    8dc4:	00 d0       	rcall	.+0      	; 0x8dc6 <stdio_serial_init+0x8>
    8dc6:	cd b7       	in	r28, 0x3d	; 61
    8dc8:	de b7       	in	r29, 0x3e	; 62
    8dca:	9a 83       	std	Y+2, r25	; 0x02
    8dcc:	89 83       	std	Y+1, r24	; 0x01
    8dce:	7c 83       	std	Y+4, r23	; 0x04
    8dd0:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    8dd2:	89 81       	ldd	r24, Y+1	; 0x01
    8dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    8dd6:	90 93 75 3a 	sts	0x3A75, r25	; 0x803a75 <stdio_base+0x1>
    8dda:	80 93 74 3a 	sts	0x3A74, r24	; 0x803a74 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    8dde:	80 eb       	ldi	r24, 0xB0	; 176
    8de0:	96 e4       	ldi	r25, 0x46	; 70
    8de2:	90 93 73 3a 	sts	0x3A73, r25	; 0x803a73 <ptr_put+0x1>
    8de6:	80 93 72 3a 	sts	0x3A72, r24	; 0x803a72 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    8dea:	84 ec       	ldi	r24, 0xC4	; 196
    8dec:	96 e4       	ldi	r25, 0x46	; 70
    8dee:	90 93 71 3a 	sts	0x3A71, r25	; 0x803a71 <ptr_get+0x1>
    8df2:	80 93 70 3a 	sts	0x3A70, r24	; 0x803a70 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    8df6:	2b 81       	ldd	r18, Y+3	; 0x03
    8df8:	3c 81       	ldd	r19, Y+4	; 0x04
    8dfa:	89 81       	ldd	r24, Y+1	; 0x01
    8dfc:	9a 81       	ldd	r25, Y+2	; 0x02
    8dfe:	b9 01       	movw	r22, r18
    8e00:	0e 94 72 46 	call	0x8ce4	; 0x8ce4 <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    8e04:	6b e1       	ldi	r22, 0x1B	; 27
    8e06:	76 e4       	ldi	r23, 0x46	; 70
    8e08:	8a e3       	ldi	r24, 0x3A	; 58
    8e0a:	96 e4       	ldi	r25, 0x46	; 70
    8e0c:	0e 94 24 5a 	call	0xb448	; 0xb448 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    8e10:	00 00       	nop
    8e12:	0f 90       	pop	r0
    8e14:	0f 90       	pop	r0
    8e16:	0f 90       	pop	r0
    8e18:	0f 90       	pop	r0
    8e1a:	df 91       	pop	r29
    8e1c:	cf 91       	pop	r28
    8e1e:	08 95       	ret

00008e20 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    8e20:	cf 93       	push	r28
    8e22:	df 93       	push	r29
    8e24:	cd b7       	in	r28, 0x3d	; 61
    8e26:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    8e28:	6f e2       	ldi	r22, 0x2F	; 47
    8e2a:	72 e0       	ldi	r23, 0x02	; 2
    8e2c:	80 ec       	ldi	r24, 0xC0	; 192
    8e2e:	90 e0       	ldi	r25, 0x00	; 0
    8e30:	0e 94 df 46 	call	0x8dbe	; 0x8dbe <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    8e34:	80 ec       	ldi	r24, 0xC0	; 192
    8e36:	90 e0       	ldi	r25, 0x00	; 0
    8e38:	0e 94 5b 46 	call	0x8cb6	; 0x8cb6 <usart_rx_complete_interrupt_enable>
}
    8e3c:	00 00       	nop
    8e3e:	df 91       	pop	r29
    8e40:	cf 91       	pop	r28
    8e42:	08 95       	ret

00008e44 <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    8e44:	cf 93       	push	r28
    8e46:	df 93       	push	r29
    8e48:	00 d0       	rcall	.+0      	; 0x8e4a <sio2host_tx+0x6>
    8e4a:	00 d0       	rcall	.+0      	; 0x8e4c <sio2host_tx+0x8>
    8e4c:	cd b7       	in	r28, 0x3d	; 61
    8e4e:	de b7       	in	r29, 0x3e	; 62
    8e50:	9b 83       	std	Y+3, r25	; 0x03
    8e52:	8a 83       	std	Y+2, r24	; 0x02
    8e54:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    8e56:	8c 81       	ldd	r24, Y+4	; 0x04
    8e58:	28 2f       	mov	r18, r24
    8e5a:	30 e0       	ldi	r19, 0x00	; 0
    8e5c:	8a 81       	ldd	r24, Y+2	; 0x02
    8e5e:	9b 81       	ldd	r25, Y+3	; 0x03
    8e60:	a9 01       	movw	r20, r18
    8e62:	bc 01       	movw	r22, r24
    8e64:	80 ec       	ldi	r24, 0xC0	; 192
    8e66:	90 e0       	ldi	r25, 0x00	; 0
    8e68:	0e 94 bf 45 	call	0x8b7e	; 0x8b7e <usart_serial_write_packet>
    8e6c:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    8e6e:	89 81       	ldd	r24, Y+1	; 0x01
    8e70:	88 23       	and	r24, r24
    8e72:	89 f7       	brne	.-30     	; 0x8e56 <sio2host_tx+0x12>
	return length;
    8e74:	8c 81       	ldd	r24, Y+4	; 0x04
}
    8e76:	0f 90       	pop	r0
    8e78:	0f 90       	pop	r0
    8e7a:	0f 90       	pop	r0
    8e7c:	0f 90       	pop	r0
    8e7e:	df 91       	pop	r29
    8e80:	cf 91       	pop	r28
    8e82:	08 95       	ret

00008e84 <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    8e84:	cf 93       	push	r28
    8e86:	df 93       	push	r29
    8e88:	00 d0       	rcall	.+0      	; 0x8e8a <sio2host_rx+0x6>
    8e8a:	00 d0       	rcall	.+0      	; 0x8e8c <sio2host_rx+0x8>
    8e8c:	cd b7       	in	r28, 0x3d	; 61
    8e8e:	de b7       	in	r29, 0x3e	; 62
    8e90:	9b 83       	std	Y+3, r25	; 0x03
    8e92:	8a 83       	std	Y+2, r24	; 0x02
    8e94:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    8e96:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    8e98:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    8e9c:	88 23       	and	r24, r24
    8e9e:	11 f4       	brne	.+4      	; 0x8ea4 <sio2host_rx+0x20>
		return 0;
    8ea0:	80 e0       	ldi	r24, 0x00	; 0
    8ea2:	44 c0       	rjmp	.+136    	; 0x8f2c <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    8ea4:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    8ea8:	8c 39       	cpi	r24, 0x9C	; 156
    8eaa:	68 f0       	brcs	.+26     	; 0x8ec6 <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    8eac:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_tail>
    8eb0:	80 93 80 11 	sts	0x1180, r24	; 0x801180 <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    8eb4:	8c e9       	ldi	r24, 0x9C	; 156
    8eb6:	80 93 82 11 	sts	0x1182, r24	; 0x801182 <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    8eba:	8c 81       	ldd	r24, Y+4	; 0x04
    8ebc:	8c 39       	cpi	r24, 0x9C	; 156
    8ebe:	58 f0       	brcs	.+22     	; 0x8ed6 <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    8ec0:	8c e9       	ldi	r24, 0x9C	; 156
    8ec2:	8c 83       	std	Y+4, r24	; 0x04
    8ec4:	08 c0       	rjmp	.+16     	; 0x8ed6 <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    8ec6:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    8eca:	9c 81       	ldd	r25, Y+4	; 0x04
    8ecc:	89 17       	cp	r24, r25
    8ece:	18 f4       	brcc	.+6      	; 0x8ed6 <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    8ed0:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    8ed4:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    8ed6:	8c 81       	ldd	r24, Y+4	; 0x04
    8ed8:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    8eda:	24 c0       	rjmp	.+72     	; 0x8f24 <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    8edc:	80 91 80 11 	lds	r24, 0x1180	; 0x801180 <serial_rx_buf_head>
    8ee0:	88 2f       	mov	r24, r24
    8ee2:	90 e0       	ldi	r25, 0x00	; 0
    8ee4:	8c 51       	subi	r24, 0x1C	; 28
    8ee6:	9f 4e       	sbci	r25, 0xEF	; 239
    8ee8:	fc 01       	movw	r30, r24
    8eea:	20 81       	ld	r18, Z
    8eec:	8a 81       	ldd	r24, Y+2	; 0x02
    8eee:	9b 81       	ldd	r25, Y+3	; 0x03
    8ef0:	fc 01       	movw	r30, r24
    8ef2:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    8ef4:	80 91 80 11 	lds	r24, 0x1180	; 0x801180 <serial_rx_buf_head>
    8ef8:	8f 5f       	subi	r24, 0xFF	; 255
    8efa:	80 93 80 11 	sts	0x1180, r24	; 0x801180 <serial_rx_buf_head>
		serial_rx_count--;
    8efe:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    8f02:	81 50       	subi	r24, 0x01	; 1
    8f04:	80 93 82 11 	sts	0x1182, r24	; 0x801182 <serial_rx_count>
		data++;
    8f08:	8a 81       	ldd	r24, Y+2	; 0x02
    8f0a:	9b 81       	ldd	r25, Y+3	; 0x03
    8f0c:	01 96       	adiw	r24, 0x01	; 1
    8f0e:	9b 83       	std	Y+3, r25	; 0x03
    8f10:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    8f12:	8c 81       	ldd	r24, Y+4	; 0x04
    8f14:	81 50       	subi	r24, 0x01	; 1
    8f16:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    8f18:	80 91 80 11 	lds	r24, 0x1180	; 0x801180 <serial_rx_buf_head>
    8f1c:	8c 39       	cpi	r24, 0x9C	; 156
    8f1e:	11 f4       	brne	.+4      	; 0x8f24 <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    8f20:	10 92 80 11 	sts	0x1180, r1	; 0x801180 <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    8f24:	8c 81       	ldd	r24, Y+4	; 0x04
    8f26:	88 23       	and	r24, r24
    8f28:	c9 f6       	brne	.-78     	; 0x8edc <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    8f2a:	89 81       	ldd	r24, Y+1	; 0x01
}
    8f2c:	0f 90       	pop	r0
    8f2e:	0f 90       	pop	r0
    8f30:	0f 90       	pop	r0
    8f32:	0f 90       	pop	r0
    8f34:	df 91       	pop	r29
    8f36:	cf 91       	pop	r28
    8f38:	08 95       	ret

00008f3a <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    8f3a:	cf 93       	push	r28
    8f3c:	df 93       	push	r29
    8f3e:	1f 92       	push	r1
    8f40:	cd b7       	in	r28, 0x3d	; 61
    8f42:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    8f44:	00 00       	nop
    8f46:	61 e0       	ldi	r22, 0x01	; 1
    8f48:	ce 01       	movw	r24, r28
    8f4a:	01 96       	adiw	r24, 0x01	; 1
    8f4c:	0e 94 42 47 	call	0x8e84	; 0x8e84 <sio2host_rx>
    8f50:	88 23       	and	r24, r24
    8f52:	c9 f3       	breq	.-14     	; 0x8f46 <sio2host_getchar+0xc>
	}
	return c;
    8f54:	89 81       	ldd	r24, Y+1	; 0x01
}
    8f56:	0f 90       	pop	r0
    8f58:	df 91       	pop	r29
    8f5a:	cf 91       	pop	r28
    8f5c:	08 95       	ret

00008f5e <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    8f5e:	cf 93       	push	r28
    8f60:	df 93       	push	r29
    8f62:	1f 92       	push	r1
    8f64:	cd b7       	in	r28, 0x3d	; 61
    8f66:	de b7       	in	r29, 0x3e	; 62
    8f68:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    8f6a:	61 e0       	ldi	r22, 0x01	; 1
    8f6c:	ce 01       	movw	r24, r28
    8f6e:	01 96       	adiw	r24, 0x01	; 1
    8f70:	0e 94 22 47 	call	0x8e44	; 0x8e44 <sio2host_tx>
}
    8f74:	00 00       	nop
    8f76:	0f 90       	pop	r0
    8f78:	df 91       	pop	r29
    8f7a:	cf 91       	pop	r28
    8f7c:	08 95       	ret

00008f7e <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    8f7e:	cf 93       	push	r28
    8f80:	df 93       	push	r29
    8f82:	00 d0       	rcall	.+0      	; 0x8f84 <sio2host_getchar_nowait+0x6>
    8f84:	1f 92       	push	r1
    8f86:	cd b7       	in	r28, 0x3d	; 61
    8f88:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    8f8a:	ce 01       	movw	r24, r28
    8f8c:	03 96       	adiw	r24, 0x03	; 3
    8f8e:	61 e0       	ldi	r22, 0x01	; 1
    8f90:	0e 94 42 47 	call	0x8e84	; 0x8e84 <sio2host_rx>
    8f94:	88 2f       	mov	r24, r24
    8f96:	90 e0       	ldi	r25, 0x00	; 0
    8f98:	9a 83       	std	Y+2, r25	; 0x02
    8f9a:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    8f9c:	89 81       	ldd	r24, Y+1	; 0x01
    8f9e:	9a 81       	ldd	r25, Y+2	; 0x02
    8fa0:	18 16       	cp	r1, r24
    8fa2:	19 06       	cpc	r1, r25
    8fa4:	24 f4       	brge	.+8      	; 0x8fae <sio2host_getchar_nowait+0x30>
		return c;
    8fa6:	8b 81       	ldd	r24, Y+3	; 0x03
    8fa8:	88 2f       	mov	r24, r24
    8faa:	90 e0       	ldi	r25, 0x00	; 0
    8fac:	02 c0       	rjmp	.+4      	; 0x8fb2 <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    8fae:	8f ef       	ldi	r24, 0xFF	; 255
    8fb0:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    8fb2:	0f 90       	pop	r0
    8fb4:	0f 90       	pop	r0
    8fb6:	0f 90       	pop	r0
    8fb8:	df 91       	pop	r29
    8fba:	cf 91       	pop	r28
    8fbc:	08 95       	ret

00008fbe <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    8fbe:	1f 92       	push	r1
    8fc0:	0f 92       	push	r0
    8fc2:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8fc6:	0f 92       	push	r0
    8fc8:	11 24       	eor	r1, r1
    8fca:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8fce:	0f 92       	push	r0
    8fd0:	2f 93       	push	r18
    8fd2:	3f 93       	push	r19
    8fd4:	4f 93       	push	r20
    8fd6:	5f 93       	push	r21
    8fd8:	6f 93       	push	r22
    8fda:	7f 93       	push	r23
    8fdc:	8f 93       	push	r24
    8fde:	9f 93       	push	r25
    8fe0:	af 93       	push	r26
    8fe2:	bf 93       	push	r27
    8fe4:	ef 93       	push	r30
    8fe6:	ff 93       	push	r31
    8fe8:	cf 93       	push	r28
    8fea:	df 93       	push	r29
    8fec:	1f 92       	push	r1
    8fee:	cd b7       	in	r28, 0x3d	; 61
    8ff0:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    8ff2:	41 e0       	ldi	r20, 0x01	; 1
    8ff4:	50 e0       	ldi	r21, 0x00	; 0
    8ff6:	ce 01       	movw	r24, r28
    8ff8:	01 96       	adiw	r24, 0x01	; 1
    8ffa:	bc 01       	movw	r22, r24
    8ffc:	80 ec       	ldi	r24, 0xC0	; 192
    8ffe:	90 e0       	ldi	r25, 0x00	; 0
    9000:	0e 94 ee 45 	call	0x8bdc	; 0x8bdc <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    9004:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    9006:	80 91 82 11 	lds	r24, 0x1182	; 0x801182 <serial_rx_count>
    900a:	8f 5f       	subi	r24, 0xFF	; 255
    900c:	80 93 82 11 	sts	0x1182, r24	; 0x801182 <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    9010:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_tail>
    9014:	88 2f       	mov	r24, r24
    9016:	90 e0       	ldi	r25, 0x00	; 0
    9018:	29 81       	ldd	r18, Y+1	; 0x01
    901a:	8c 51       	subi	r24, 0x1C	; 28
    901c:	9f 4e       	sbci	r25, 0xEF	; 239
    901e:	fc 01       	movw	r30, r24
    9020:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    9022:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_tail>
    9026:	8b 39       	cpi	r24, 0x9B	; 155
    9028:	19 f4       	brne	.+6      	; 0x9030 <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    902a:	10 92 81 11 	sts	0x1181, r1	; 0x801181 <serial_rx_buf_tail>
    902e:	05 c0       	rjmp	.+10     	; 0x903a <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    9030:	80 91 81 11 	lds	r24, 0x1181	; 0x801181 <serial_rx_buf_tail>
    9034:	8f 5f       	subi	r24, 0xFF	; 255
    9036:	80 93 81 11 	sts	0x1181, r24	; 0x801181 <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    903a:	78 94       	sei
}
    903c:	00 00       	nop
    903e:	0f 90       	pop	r0
    9040:	df 91       	pop	r29
    9042:	cf 91       	pop	r28
    9044:	ff 91       	pop	r31
    9046:	ef 91       	pop	r30
    9048:	bf 91       	pop	r27
    904a:	af 91       	pop	r26
    904c:	9f 91       	pop	r25
    904e:	8f 91       	pop	r24
    9050:	7f 91       	pop	r23
    9052:	6f 91       	pop	r22
    9054:	5f 91       	pop	r21
    9056:	4f 91       	pop	r20
    9058:	3f 91       	pop	r19
    905a:	2f 91       	pop	r18
    905c:	0f 90       	pop	r0
    905e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9062:	0f 90       	pop	r0
    9064:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    9068:	0f 90       	pop	r0
    906a:	1f 90       	pop	r1
    906c:	18 95       	reti

0000906e <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    906e:	cf 93       	push	r28
    9070:	df 93       	push	r29
    9072:	cd b7       	in	r28, 0x3d	; 61
    9074:	de b7       	in	r29, 0x3e	; 62
    9076:	ce 56       	subi	r28, 0x6E	; 110
    9078:	d1 09       	sbc	r29, r1
    907a:	0f b6       	in	r0, 0x3f	; 63
    907c:	f8 94       	cli
    907e:	de bf       	out	0x3e, r29	; 62
    9080:	0f be       	out	0x3f, r0	; 63
    9082:	cd bf       	out	0x3d, r28	; 61
    9084:	83 e2       	ldi	r24, 0x23	; 35
    9086:	89 83       	std	Y+1, r24	; 0x01
    9088:	ce 01       	movw	r24, r28
    908a:	8b 59       	subi	r24, 0x9B	; 155
    908c:	9f 4f       	sbci	r25, 0xFF	; 255
    908e:	23 e0       	ldi	r18, 0x03	; 3
    9090:	30 e0       	ldi	r19, 0x00	; 0
    9092:	fc 01       	movw	r30, r24
    9094:	31 83       	std	Z+1, r19	; 0x01
    9096:	20 83       	st	Z, r18
    9098:	ce 01       	movw	r24, r28
    909a:	89 59       	subi	r24, 0x99	; 153
    909c:	9f 4f       	sbci	r25, 0xFF	; 255
    909e:	29 81       	ldd	r18, Y+1	; 0x01
    90a0:	fc 01       	movw	r30, r24
    90a2:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    90a4:	ce 01       	movw	r24, r28
    90a6:	89 59       	subi	r24, 0x99	; 153
    90a8:	9f 4f       	sbci	r25, 0xFF	; 255
    90aa:	fc 01       	movw	r30, r24
    90ac:	80 81       	ld	r24, Z
    90ae:	88 2f       	mov	r24, r24
    90b0:	90 e0       	ldi	r25, 0x00	; 0
    90b2:	9c 01       	movw	r18, r24
    90b4:	27 70       	andi	r18, 0x07	; 7
    90b6:	33 27       	eor	r19, r19
    90b8:	81 e0       	ldi	r24, 0x01	; 1
    90ba:	90 e0       	ldi	r25, 0x00	; 0
    90bc:	02 c0       	rjmp	.+4      	; 0x90c2 <board_init+0x54>
    90be:	88 0f       	add	r24, r24
    90c0:	99 1f       	adc	r25, r25
    90c2:	2a 95       	dec	r18
    90c4:	e2 f7       	brpl	.-8      	; 0x90be <board_init+0x50>
    90c6:	48 2f       	mov	r20, r24
    90c8:	ce 01       	movw	r24, r28
    90ca:	88 59       	subi	r24, 0x98	; 152
    90cc:	9f 4f       	sbci	r25, 0xFF	; 255
    90ce:	29 81       	ldd	r18, Y+1	; 0x01
    90d0:	fc 01       	movw	r30, r24
    90d2:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    90d4:	ce 01       	movw	r24, r28
    90d6:	88 59       	subi	r24, 0x98	; 152
    90d8:	9f 4f       	sbci	r25, 0xFF	; 255
    90da:	fc 01       	movw	r30, r24
    90dc:	80 81       	ld	r24, Z
    90de:	28 2f       	mov	r18, r24
    90e0:	26 95       	lsr	r18
    90e2:	26 95       	lsr	r18
    90e4:	26 95       	lsr	r18
    90e6:	ce 01       	movw	r24, r28
    90e8:	87 59       	subi	r24, 0x97	; 151
    90ea:	9f 4f       	sbci	r25, 0xFF	; 255
    90ec:	fc 01       	movw	r30, r24
    90ee:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    90f0:	ce 01       	movw	r24, r28
    90f2:	87 59       	subi	r24, 0x97	; 151
    90f4:	9f 4f       	sbci	r25, 0xFF	; 255
    90f6:	fc 01       	movw	r30, r24
    90f8:	80 81       	ld	r24, Z
    90fa:	28 2f       	mov	r18, r24
    90fc:	30 e0       	ldi	r19, 0x00	; 0
    90fe:	c9 01       	movw	r24, r18
    9100:	88 0f       	add	r24, r24
    9102:	99 1f       	adc	r25, r25
    9104:	82 0f       	add	r24, r18
    9106:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9108:	80 96       	adiw	r24, 0x20	; 32
    910a:	9c 01       	movw	r18, r24
    910c:	ce 01       	movw	r24, r28
    910e:	86 59       	subi	r24, 0x96	; 150
    9110:	9f 4f       	sbci	r25, 0xFF	; 255
    9112:	fc 01       	movw	r30, r24
    9114:	31 83       	std	Z+1, r19	; 0x01
    9116:	20 83       	st	Z, r18
    9118:	ce 01       	movw	r24, r28
    911a:	84 59       	subi	r24, 0x94	; 148
    911c:	9f 4f       	sbci	r25, 0xFF	; 255
    911e:	fc 01       	movw	r30, r24
    9120:	40 83       	st	Z, r20
    9122:	ce 01       	movw	r24, r28
    9124:	83 59       	subi	r24, 0x93	; 147
    9126:	9f 4f       	sbci	r25, 0xFF	; 255
    9128:	9e 01       	movw	r18, r28
    912a:	2b 59       	subi	r18, 0x9B	; 155
    912c:	3f 4f       	sbci	r19, 0xFF	; 255
    912e:	f9 01       	movw	r30, r18
    9130:	20 81       	ld	r18, Z
    9132:	31 81       	ldd	r19, Z+1	; 0x01
    9134:	fc 01       	movw	r30, r24
    9136:	31 83       	std	Z+1, r19	; 0x01
    9138:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    913a:	ce 01       	movw	r24, r28
    913c:	83 59       	subi	r24, 0x93	; 147
    913e:	9f 4f       	sbci	r25, 0xFF	; 255
    9140:	fc 01       	movw	r30, r24
    9142:	80 81       	ld	r24, Z
    9144:	91 81       	ldd	r25, Z+1	; 0x01
    9146:	81 70       	andi	r24, 0x01	; 1
    9148:	99 27       	eor	r25, r25
    914a:	89 2b       	or	r24, r25
    914c:	09 f4       	brne	.+2      	; 0x9150 <board_init+0xe2>
    914e:	59 c0       	rjmp	.+178    	; 0x9202 <board_init+0x194>
		if (flags & IOPORT_INIT_HIGH) {
    9150:	ce 01       	movw	r24, r28
    9152:	83 59       	subi	r24, 0x93	; 147
    9154:	9f 4f       	sbci	r25, 0xFF	; 255
    9156:	fc 01       	movw	r30, r24
    9158:	80 81       	ld	r24, Z
    915a:	91 81       	ldd	r25, Z+1	; 0x01
    915c:	82 70       	andi	r24, 0x02	; 2
    915e:	99 27       	eor	r25, r25
    9160:	89 2b       	or	r24, r25
    9162:	d1 f0       	breq	.+52     	; 0x9198 <board_init+0x12a>
			*((uint8_t *)port + 2) |= pin_mask;
    9164:	ce 01       	movw	r24, r28
    9166:	86 59       	subi	r24, 0x96	; 150
    9168:	9f 4f       	sbci	r25, 0xFF	; 255
    916a:	fc 01       	movw	r30, r24
    916c:	80 81       	ld	r24, Z
    916e:	91 81       	ldd	r25, Z+1	; 0x01
    9170:	02 96       	adiw	r24, 0x02	; 2
    9172:	9e 01       	movw	r18, r28
    9174:	26 59       	subi	r18, 0x96	; 150
    9176:	3f 4f       	sbci	r19, 0xFF	; 255
    9178:	f9 01       	movw	r30, r18
    917a:	20 81       	ld	r18, Z
    917c:	31 81       	ldd	r19, Z+1	; 0x01
    917e:	2e 5f       	subi	r18, 0xFE	; 254
    9180:	3f 4f       	sbci	r19, 0xFF	; 255
    9182:	f9 01       	movw	r30, r18
    9184:	40 81       	ld	r20, Z
    9186:	9e 01       	movw	r18, r28
    9188:	24 59       	subi	r18, 0x94	; 148
    918a:	3f 4f       	sbci	r19, 0xFF	; 255
    918c:	f9 01       	movw	r30, r18
    918e:	20 81       	ld	r18, Z
    9190:	24 2b       	or	r18, r20
    9192:	fc 01       	movw	r30, r24
    9194:	20 83       	st	Z, r18
    9196:	1b c0       	rjmp	.+54     	; 0x91ce <board_init+0x160>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9198:	ce 01       	movw	r24, r28
    919a:	86 59       	subi	r24, 0x96	; 150
    919c:	9f 4f       	sbci	r25, 0xFF	; 255
    919e:	fc 01       	movw	r30, r24
    91a0:	80 81       	ld	r24, Z
    91a2:	91 81       	ldd	r25, Z+1	; 0x01
    91a4:	02 96       	adiw	r24, 0x02	; 2
    91a6:	9e 01       	movw	r18, r28
    91a8:	26 59       	subi	r18, 0x96	; 150
    91aa:	3f 4f       	sbci	r19, 0xFF	; 255
    91ac:	f9 01       	movw	r30, r18
    91ae:	20 81       	ld	r18, Z
    91b0:	31 81       	ldd	r19, Z+1	; 0x01
    91b2:	2e 5f       	subi	r18, 0xFE	; 254
    91b4:	3f 4f       	sbci	r19, 0xFF	; 255
    91b6:	f9 01       	movw	r30, r18
    91b8:	20 81       	ld	r18, Z
    91ba:	42 2f       	mov	r20, r18
    91bc:	9e 01       	movw	r18, r28
    91be:	24 59       	subi	r18, 0x94	; 148
    91c0:	3f 4f       	sbci	r19, 0xFF	; 255
    91c2:	f9 01       	movw	r30, r18
    91c4:	20 81       	ld	r18, Z
    91c6:	20 95       	com	r18
    91c8:	24 23       	and	r18, r20
    91ca:	fc 01       	movw	r30, r24
    91cc:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    91ce:	ce 01       	movw	r24, r28
    91d0:	86 59       	subi	r24, 0x96	; 150
    91d2:	9f 4f       	sbci	r25, 0xFF	; 255
    91d4:	fc 01       	movw	r30, r24
    91d6:	80 81       	ld	r24, Z
    91d8:	91 81       	ldd	r25, Z+1	; 0x01
    91da:	01 96       	adiw	r24, 0x01	; 1
    91dc:	9e 01       	movw	r18, r28
    91de:	26 59       	subi	r18, 0x96	; 150
    91e0:	3f 4f       	sbci	r19, 0xFF	; 255
    91e2:	f9 01       	movw	r30, r18
    91e4:	20 81       	ld	r18, Z
    91e6:	31 81       	ldd	r19, Z+1	; 0x01
    91e8:	2f 5f       	subi	r18, 0xFF	; 255
    91ea:	3f 4f       	sbci	r19, 0xFF	; 255
    91ec:	f9 01       	movw	r30, r18
    91ee:	40 81       	ld	r20, Z
    91f0:	9e 01       	movw	r18, r28
    91f2:	24 59       	subi	r18, 0x94	; 148
    91f4:	3f 4f       	sbci	r19, 0xFF	; 255
    91f6:	f9 01       	movw	r30, r18
    91f8:	20 81       	ld	r18, Z
    91fa:	24 2b       	or	r18, r20
    91fc:	fc 01       	movw	r30, r24
    91fe:	20 83       	st	Z, r18
    9200:	5a c0       	rjmp	.+180    	; 0x92b6 <board_init+0x248>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9202:	ce 01       	movw	r24, r28
    9204:	86 59       	subi	r24, 0x96	; 150
    9206:	9f 4f       	sbci	r25, 0xFF	; 255
    9208:	fc 01       	movw	r30, r24
    920a:	80 81       	ld	r24, Z
    920c:	91 81       	ldd	r25, Z+1	; 0x01
    920e:	01 96       	adiw	r24, 0x01	; 1
    9210:	9e 01       	movw	r18, r28
    9212:	26 59       	subi	r18, 0x96	; 150
    9214:	3f 4f       	sbci	r19, 0xFF	; 255
    9216:	f9 01       	movw	r30, r18
    9218:	20 81       	ld	r18, Z
    921a:	31 81       	ldd	r19, Z+1	; 0x01
    921c:	2f 5f       	subi	r18, 0xFF	; 255
    921e:	3f 4f       	sbci	r19, 0xFF	; 255
    9220:	f9 01       	movw	r30, r18
    9222:	20 81       	ld	r18, Z
    9224:	42 2f       	mov	r20, r18
    9226:	9e 01       	movw	r18, r28
    9228:	24 59       	subi	r18, 0x94	; 148
    922a:	3f 4f       	sbci	r19, 0xFF	; 255
    922c:	f9 01       	movw	r30, r18
    922e:	20 81       	ld	r18, Z
    9230:	20 95       	com	r18
    9232:	24 23       	and	r18, r20
    9234:	fc 01       	movw	r30, r24
    9236:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9238:	ce 01       	movw	r24, r28
    923a:	83 59       	subi	r24, 0x93	; 147
    923c:	9f 4f       	sbci	r25, 0xFF	; 255
    923e:	fc 01       	movw	r30, r24
    9240:	80 81       	ld	r24, Z
    9242:	91 81       	ldd	r25, Z+1	; 0x01
    9244:	84 70       	andi	r24, 0x04	; 4
    9246:	99 27       	eor	r25, r25
    9248:	89 2b       	or	r24, r25
    924a:	d1 f0       	breq	.+52     	; 0x9280 <board_init+0x212>
			*((uint8_t *)port + 2) |= pin_mask;
    924c:	ce 01       	movw	r24, r28
    924e:	86 59       	subi	r24, 0x96	; 150
    9250:	9f 4f       	sbci	r25, 0xFF	; 255
    9252:	fc 01       	movw	r30, r24
    9254:	80 81       	ld	r24, Z
    9256:	91 81       	ldd	r25, Z+1	; 0x01
    9258:	02 96       	adiw	r24, 0x02	; 2
    925a:	9e 01       	movw	r18, r28
    925c:	26 59       	subi	r18, 0x96	; 150
    925e:	3f 4f       	sbci	r19, 0xFF	; 255
    9260:	f9 01       	movw	r30, r18
    9262:	20 81       	ld	r18, Z
    9264:	31 81       	ldd	r19, Z+1	; 0x01
    9266:	2e 5f       	subi	r18, 0xFE	; 254
    9268:	3f 4f       	sbci	r19, 0xFF	; 255
    926a:	f9 01       	movw	r30, r18
    926c:	40 81       	ld	r20, Z
    926e:	9e 01       	movw	r18, r28
    9270:	24 59       	subi	r18, 0x94	; 148
    9272:	3f 4f       	sbci	r19, 0xFF	; 255
    9274:	f9 01       	movw	r30, r18
    9276:	20 81       	ld	r18, Z
    9278:	24 2b       	or	r18, r20
    927a:	fc 01       	movw	r30, r24
    927c:	20 83       	st	Z, r18
    927e:	1b c0       	rjmp	.+54     	; 0x92b6 <board_init+0x248>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9280:	ce 01       	movw	r24, r28
    9282:	86 59       	subi	r24, 0x96	; 150
    9284:	9f 4f       	sbci	r25, 0xFF	; 255
    9286:	fc 01       	movw	r30, r24
    9288:	80 81       	ld	r24, Z
    928a:	91 81       	ldd	r25, Z+1	; 0x01
    928c:	02 96       	adiw	r24, 0x02	; 2
    928e:	9e 01       	movw	r18, r28
    9290:	26 59       	subi	r18, 0x96	; 150
    9292:	3f 4f       	sbci	r19, 0xFF	; 255
    9294:	f9 01       	movw	r30, r18
    9296:	20 81       	ld	r18, Z
    9298:	31 81       	ldd	r19, Z+1	; 0x01
    929a:	2e 5f       	subi	r18, 0xFE	; 254
    929c:	3f 4f       	sbci	r19, 0xFF	; 255
    929e:	f9 01       	movw	r30, r18
    92a0:	20 81       	ld	r18, Z
    92a2:	42 2f       	mov	r20, r18
    92a4:	9e 01       	movw	r18, r28
    92a6:	24 59       	subi	r18, 0x94	; 148
    92a8:	3f 4f       	sbci	r19, 0xFF	; 255
    92aa:	f9 01       	movw	r30, r18
    92ac:	20 81       	ld	r18, Z
    92ae:	20 95       	com	r18
    92b0:	24 23       	and	r18, r20
    92b2:	fc 01       	movw	r30, r24
    92b4:	20 83       	st	Z, r18
    92b6:	84 e2       	ldi	r24, 0x24	; 36
    92b8:	8a 83       	std	Y+2, r24	; 0x02
    92ba:	ce 01       	movw	r24, r28
    92bc:	85 5a       	subi	r24, 0xA5	; 165
    92be:	9f 4f       	sbci	r25, 0xFF	; 255
    92c0:	23 e0       	ldi	r18, 0x03	; 3
    92c2:	30 e0       	ldi	r19, 0x00	; 0
    92c4:	fc 01       	movw	r30, r24
    92c6:	31 83       	std	Z+1, r19	; 0x01
    92c8:	20 83       	st	Z, r18
    92ca:	ce 01       	movw	r24, r28
    92cc:	83 5a       	subi	r24, 0xA3	; 163
    92ce:	9f 4f       	sbci	r25, 0xFF	; 255
    92d0:	2a 81       	ldd	r18, Y+2	; 0x02
    92d2:	fc 01       	movw	r30, r24
    92d4:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    92d6:	ce 01       	movw	r24, r28
    92d8:	83 5a       	subi	r24, 0xA3	; 163
    92da:	9f 4f       	sbci	r25, 0xFF	; 255
    92dc:	fc 01       	movw	r30, r24
    92de:	80 81       	ld	r24, Z
    92e0:	88 2f       	mov	r24, r24
    92e2:	90 e0       	ldi	r25, 0x00	; 0
    92e4:	9c 01       	movw	r18, r24
    92e6:	27 70       	andi	r18, 0x07	; 7
    92e8:	33 27       	eor	r19, r19
    92ea:	81 e0       	ldi	r24, 0x01	; 1
    92ec:	90 e0       	ldi	r25, 0x00	; 0
    92ee:	02 c0       	rjmp	.+4      	; 0x92f4 <board_init+0x286>
    92f0:	88 0f       	add	r24, r24
    92f2:	99 1f       	adc	r25, r25
    92f4:	2a 95       	dec	r18
    92f6:	e2 f7       	brpl	.-8      	; 0x92f0 <board_init+0x282>
    92f8:	48 2f       	mov	r20, r24
    92fa:	ce 01       	movw	r24, r28
    92fc:	82 5a       	subi	r24, 0xA2	; 162
    92fe:	9f 4f       	sbci	r25, 0xFF	; 255
    9300:	2a 81       	ldd	r18, Y+2	; 0x02
    9302:	fc 01       	movw	r30, r24
    9304:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9306:	ce 01       	movw	r24, r28
    9308:	82 5a       	subi	r24, 0xA2	; 162
    930a:	9f 4f       	sbci	r25, 0xFF	; 255
    930c:	fc 01       	movw	r30, r24
    930e:	80 81       	ld	r24, Z
    9310:	28 2f       	mov	r18, r24
    9312:	26 95       	lsr	r18
    9314:	26 95       	lsr	r18
    9316:	26 95       	lsr	r18
    9318:	ce 01       	movw	r24, r28
    931a:	81 5a       	subi	r24, 0xA1	; 161
    931c:	9f 4f       	sbci	r25, 0xFF	; 255
    931e:	fc 01       	movw	r30, r24
    9320:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9322:	ce 01       	movw	r24, r28
    9324:	81 5a       	subi	r24, 0xA1	; 161
    9326:	9f 4f       	sbci	r25, 0xFF	; 255
    9328:	fc 01       	movw	r30, r24
    932a:	80 81       	ld	r24, Z
    932c:	28 2f       	mov	r18, r24
    932e:	30 e0       	ldi	r19, 0x00	; 0
    9330:	c9 01       	movw	r24, r18
    9332:	88 0f       	add	r24, r24
    9334:	99 1f       	adc	r25, r25
    9336:	82 0f       	add	r24, r18
    9338:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    933a:	80 96       	adiw	r24, 0x20	; 32
    933c:	9c 01       	movw	r18, r24
    933e:	ce 01       	movw	r24, r28
    9340:	80 5a       	subi	r24, 0xA0	; 160
    9342:	9f 4f       	sbci	r25, 0xFF	; 255
    9344:	fc 01       	movw	r30, r24
    9346:	31 83       	std	Z+1, r19	; 0x01
    9348:	20 83       	st	Z, r18
    934a:	ce 01       	movw	r24, r28
    934c:	8e 59       	subi	r24, 0x9E	; 158
    934e:	9f 4f       	sbci	r25, 0xFF	; 255
    9350:	fc 01       	movw	r30, r24
    9352:	40 83       	st	Z, r20
    9354:	ce 01       	movw	r24, r28
    9356:	8d 59       	subi	r24, 0x9D	; 157
    9358:	9f 4f       	sbci	r25, 0xFF	; 255
    935a:	9e 01       	movw	r18, r28
    935c:	25 5a       	subi	r18, 0xA5	; 165
    935e:	3f 4f       	sbci	r19, 0xFF	; 255
    9360:	f9 01       	movw	r30, r18
    9362:	20 81       	ld	r18, Z
    9364:	31 81       	ldd	r19, Z+1	; 0x01
    9366:	fc 01       	movw	r30, r24
    9368:	31 83       	std	Z+1, r19	; 0x01
    936a:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    936c:	ce 01       	movw	r24, r28
    936e:	8d 59       	subi	r24, 0x9D	; 157
    9370:	9f 4f       	sbci	r25, 0xFF	; 255
    9372:	fc 01       	movw	r30, r24
    9374:	80 81       	ld	r24, Z
    9376:	91 81       	ldd	r25, Z+1	; 0x01
    9378:	81 70       	andi	r24, 0x01	; 1
    937a:	99 27       	eor	r25, r25
    937c:	89 2b       	or	r24, r25
    937e:	09 f4       	brne	.+2      	; 0x9382 <board_init+0x314>
    9380:	59 c0       	rjmp	.+178    	; 0x9434 <board_init+0x3c6>
		if (flags & IOPORT_INIT_HIGH) {
    9382:	ce 01       	movw	r24, r28
    9384:	8d 59       	subi	r24, 0x9D	; 157
    9386:	9f 4f       	sbci	r25, 0xFF	; 255
    9388:	fc 01       	movw	r30, r24
    938a:	80 81       	ld	r24, Z
    938c:	91 81       	ldd	r25, Z+1	; 0x01
    938e:	82 70       	andi	r24, 0x02	; 2
    9390:	99 27       	eor	r25, r25
    9392:	89 2b       	or	r24, r25
    9394:	d1 f0       	breq	.+52     	; 0x93ca <board_init+0x35c>
			*((uint8_t *)port + 2) |= pin_mask;
    9396:	ce 01       	movw	r24, r28
    9398:	80 5a       	subi	r24, 0xA0	; 160
    939a:	9f 4f       	sbci	r25, 0xFF	; 255
    939c:	fc 01       	movw	r30, r24
    939e:	80 81       	ld	r24, Z
    93a0:	91 81       	ldd	r25, Z+1	; 0x01
    93a2:	02 96       	adiw	r24, 0x02	; 2
    93a4:	9e 01       	movw	r18, r28
    93a6:	20 5a       	subi	r18, 0xA0	; 160
    93a8:	3f 4f       	sbci	r19, 0xFF	; 255
    93aa:	f9 01       	movw	r30, r18
    93ac:	20 81       	ld	r18, Z
    93ae:	31 81       	ldd	r19, Z+1	; 0x01
    93b0:	2e 5f       	subi	r18, 0xFE	; 254
    93b2:	3f 4f       	sbci	r19, 0xFF	; 255
    93b4:	f9 01       	movw	r30, r18
    93b6:	40 81       	ld	r20, Z
    93b8:	9e 01       	movw	r18, r28
    93ba:	2e 59       	subi	r18, 0x9E	; 158
    93bc:	3f 4f       	sbci	r19, 0xFF	; 255
    93be:	f9 01       	movw	r30, r18
    93c0:	20 81       	ld	r18, Z
    93c2:	24 2b       	or	r18, r20
    93c4:	fc 01       	movw	r30, r24
    93c6:	20 83       	st	Z, r18
    93c8:	1b c0       	rjmp	.+54     	; 0x9400 <board_init+0x392>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    93ca:	ce 01       	movw	r24, r28
    93cc:	80 5a       	subi	r24, 0xA0	; 160
    93ce:	9f 4f       	sbci	r25, 0xFF	; 255
    93d0:	fc 01       	movw	r30, r24
    93d2:	80 81       	ld	r24, Z
    93d4:	91 81       	ldd	r25, Z+1	; 0x01
    93d6:	02 96       	adiw	r24, 0x02	; 2
    93d8:	9e 01       	movw	r18, r28
    93da:	20 5a       	subi	r18, 0xA0	; 160
    93dc:	3f 4f       	sbci	r19, 0xFF	; 255
    93de:	f9 01       	movw	r30, r18
    93e0:	20 81       	ld	r18, Z
    93e2:	31 81       	ldd	r19, Z+1	; 0x01
    93e4:	2e 5f       	subi	r18, 0xFE	; 254
    93e6:	3f 4f       	sbci	r19, 0xFF	; 255
    93e8:	f9 01       	movw	r30, r18
    93ea:	20 81       	ld	r18, Z
    93ec:	42 2f       	mov	r20, r18
    93ee:	9e 01       	movw	r18, r28
    93f0:	2e 59       	subi	r18, 0x9E	; 158
    93f2:	3f 4f       	sbci	r19, 0xFF	; 255
    93f4:	f9 01       	movw	r30, r18
    93f6:	20 81       	ld	r18, Z
    93f8:	20 95       	com	r18
    93fa:	24 23       	and	r18, r20
    93fc:	fc 01       	movw	r30, r24
    93fe:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9400:	ce 01       	movw	r24, r28
    9402:	80 5a       	subi	r24, 0xA0	; 160
    9404:	9f 4f       	sbci	r25, 0xFF	; 255
    9406:	fc 01       	movw	r30, r24
    9408:	80 81       	ld	r24, Z
    940a:	91 81       	ldd	r25, Z+1	; 0x01
    940c:	01 96       	adiw	r24, 0x01	; 1
    940e:	9e 01       	movw	r18, r28
    9410:	20 5a       	subi	r18, 0xA0	; 160
    9412:	3f 4f       	sbci	r19, 0xFF	; 255
    9414:	f9 01       	movw	r30, r18
    9416:	20 81       	ld	r18, Z
    9418:	31 81       	ldd	r19, Z+1	; 0x01
    941a:	2f 5f       	subi	r18, 0xFF	; 255
    941c:	3f 4f       	sbci	r19, 0xFF	; 255
    941e:	f9 01       	movw	r30, r18
    9420:	40 81       	ld	r20, Z
    9422:	9e 01       	movw	r18, r28
    9424:	2e 59       	subi	r18, 0x9E	; 158
    9426:	3f 4f       	sbci	r19, 0xFF	; 255
    9428:	f9 01       	movw	r30, r18
    942a:	20 81       	ld	r18, Z
    942c:	24 2b       	or	r18, r20
    942e:	fc 01       	movw	r30, r24
    9430:	20 83       	st	Z, r18
    9432:	5a c0       	rjmp	.+180    	; 0x94e8 <board_init+0x47a>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9434:	ce 01       	movw	r24, r28
    9436:	80 5a       	subi	r24, 0xA0	; 160
    9438:	9f 4f       	sbci	r25, 0xFF	; 255
    943a:	fc 01       	movw	r30, r24
    943c:	80 81       	ld	r24, Z
    943e:	91 81       	ldd	r25, Z+1	; 0x01
    9440:	01 96       	adiw	r24, 0x01	; 1
    9442:	9e 01       	movw	r18, r28
    9444:	20 5a       	subi	r18, 0xA0	; 160
    9446:	3f 4f       	sbci	r19, 0xFF	; 255
    9448:	f9 01       	movw	r30, r18
    944a:	20 81       	ld	r18, Z
    944c:	31 81       	ldd	r19, Z+1	; 0x01
    944e:	2f 5f       	subi	r18, 0xFF	; 255
    9450:	3f 4f       	sbci	r19, 0xFF	; 255
    9452:	f9 01       	movw	r30, r18
    9454:	20 81       	ld	r18, Z
    9456:	42 2f       	mov	r20, r18
    9458:	9e 01       	movw	r18, r28
    945a:	2e 59       	subi	r18, 0x9E	; 158
    945c:	3f 4f       	sbci	r19, 0xFF	; 255
    945e:	f9 01       	movw	r30, r18
    9460:	20 81       	ld	r18, Z
    9462:	20 95       	com	r18
    9464:	24 23       	and	r18, r20
    9466:	fc 01       	movw	r30, r24
    9468:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    946a:	ce 01       	movw	r24, r28
    946c:	8d 59       	subi	r24, 0x9D	; 157
    946e:	9f 4f       	sbci	r25, 0xFF	; 255
    9470:	fc 01       	movw	r30, r24
    9472:	80 81       	ld	r24, Z
    9474:	91 81       	ldd	r25, Z+1	; 0x01
    9476:	84 70       	andi	r24, 0x04	; 4
    9478:	99 27       	eor	r25, r25
    947a:	89 2b       	or	r24, r25
    947c:	d1 f0       	breq	.+52     	; 0x94b2 <board_init+0x444>
			*((uint8_t *)port + 2) |= pin_mask;
    947e:	ce 01       	movw	r24, r28
    9480:	80 5a       	subi	r24, 0xA0	; 160
    9482:	9f 4f       	sbci	r25, 0xFF	; 255
    9484:	fc 01       	movw	r30, r24
    9486:	80 81       	ld	r24, Z
    9488:	91 81       	ldd	r25, Z+1	; 0x01
    948a:	02 96       	adiw	r24, 0x02	; 2
    948c:	9e 01       	movw	r18, r28
    948e:	20 5a       	subi	r18, 0xA0	; 160
    9490:	3f 4f       	sbci	r19, 0xFF	; 255
    9492:	f9 01       	movw	r30, r18
    9494:	20 81       	ld	r18, Z
    9496:	31 81       	ldd	r19, Z+1	; 0x01
    9498:	2e 5f       	subi	r18, 0xFE	; 254
    949a:	3f 4f       	sbci	r19, 0xFF	; 255
    949c:	f9 01       	movw	r30, r18
    949e:	40 81       	ld	r20, Z
    94a0:	9e 01       	movw	r18, r28
    94a2:	2e 59       	subi	r18, 0x9E	; 158
    94a4:	3f 4f       	sbci	r19, 0xFF	; 255
    94a6:	f9 01       	movw	r30, r18
    94a8:	20 81       	ld	r18, Z
    94aa:	24 2b       	or	r18, r20
    94ac:	fc 01       	movw	r30, r24
    94ae:	20 83       	st	Z, r18
    94b0:	1b c0       	rjmp	.+54     	; 0x94e8 <board_init+0x47a>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    94b2:	ce 01       	movw	r24, r28
    94b4:	80 5a       	subi	r24, 0xA0	; 160
    94b6:	9f 4f       	sbci	r25, 0xFF	; 255
    94b8:	fc 01       	movw	r30, r24
    94ba:	80 81       	ld	r24, Z
    94bc:	91 81       	ldd	r25, Z+1	; 0x01
    94be:	02 96       	adiw	r24, 0x02	; 2
    94c0:	9e 01       	movw	r18, r28
    94c2:	20 5a       	subi	r18, 0xA0	; 160
    94c4:	3f 4f       	sbci	r19, 0xFF	; 255
    94c6:	f9 01       	movw	r30, r18
    94c8:	20 81       	ld	r18, Z
    94ca:	31 81       	ldd	r19, Z+1	; 0x01
    94cc:	2e 5f       	subi	r18, 0xFE	; 254
    94ce:	3f 4f       	sbci	r19, 0xFF	; 255
    94d0:	f9 01       	movw	r30, r18
    94d2:	20 81       	ld	r18, Z
    94d4:	42 2f       	mov	r20, r18
    94d6:	9e 01       	movw	r18, r28
    94d8:	2e 59       	subi	r18, 0x9E	; 158
    94da:	3f 4f       	sbci	r19, 0xFF	; 255
    94dc:	f9 01       	movw	r30, r18
    94de:	20 81       	ld	r18, Z
    94e0:	20 95       	com	r18
    94e2:	24 23       	and	r18, r20
    94e4:	fc 01       	movw	r30, r24
    94e6:	20 83       	st	Z, r18
    94e8:	85 e2       	ldi	r24, 0x25	; 37
    94ea:	8b 83       	std	Y+3, r24	; 0x03
    94ec:	ce 01       	movw	r24, r28
    94ee:	8f 5a       	subi	r24, 0xAF	; 175
    94f0:	9f 4f       	sbci	r25, 0xFF	; 255
    94f2:	23 e0       	ldi	r18, 0x03	; 3
    94f4:	30 e0       	ldi	r19, 0x00	; 0
    94f6:	fc 01       	movw	r30, r24
    94f8:	31 83       	std	Z+1, r19	; 0x01
    94fa:	20 83       	st	Z, r18
    94fc:	ce 01       	movw	r24, r28
    94fe:	8d 5a       	subi	r24, 0xAD	; 173
    9500:	9f 4f       	sbci	r25, 0xFF	; 255
    9502:	2b 81       	ldd	r18, Y+3	; 0x03
    9504:	fc 01       	movw	r30, r24
    9506:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9508:	ce 01       	movw	r24, r28
    950a:	8d 5a       	subi	r24, 0xAD	; 173
    950c:	9f 4f       	sbci	r25, 0xFF	; 255
    950e:	fc 01       	movw	r30, r24
    9510:	80 81       	ld	r24, Z
    9512:	88 2f       	mov	r24, r24
    9514:	90 e0       	ldi	r25, 0x00	; 0
    9516:	9c 01       	movw	r18, r24
    9518:	27 70       	andi	r18, 0x07	; 7
    951a:	33 27       	eor	r19, r19
    951c:	81 e0       	ldi	r24, 0x01	; 1
    951e:	90 e0       	ldi	r25, 0x00	; 0
    9520:	02 c0       	rjmp	.+4      	; 0x9526 <board_init+0x4b8>
    9522:	88 0f       	add	r24, r24
    9524:	99 1f       	adc	r25, r25
    9526:	2a 95       	dec	r18
    9528:	e2 f7       	brpl	.-8      	; 0x9522 <board_init+0x4b4>
    952a:	48 2f       	mov	r20, r24
    952c:	ce 01       	movw	r24, r28
    952e:	8c 5a       	subi	r24, 0xAC	; 172
    9530:	9f 4f       	sbci	r25, 0xFF	; 255
    9532:	2b 81       	ldd	r18, Y+3	; 0x03
    9534:	fc 01       	movw	r30, r24
    9536:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9538:	ce 01       	movw	r24, r28
    953a:	8c 5a       	subi	r24, 0xAC	; 172
    953c:	9f 4f       	sbci	r25, 0xFF	; 255
    953e:	fc 01       	movw	r30, r24
    9540:	80 81       	ld	r24, Z
    9542:	28 2f       	mov	r18, r24
    9544:	26 95       	lsr	r18
    9546:	26 95       	lsr	r18
    9548:	26 95       	lsr	r18
    954a:	ce 01       	movw	r24, r28
    954c:	8b 5a       	subi	r24, 0xAB	; 171
    954e:	9f 4f       	sbci	r25, 0xFF	; 255
    9550:	fc 01       	movw	r30, r24
    9552:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9554:	ce 01       	movw	r24, r28
    9556:	8b 5a       	subi	r24, 0xAB	; 171
    9558:	9f 4f       	sbci	r25, 0xFF	; 255
    955a:	fc 01       	movw	r30, r24
    955c:	80 81       	ld	r24, Z
    955e:	28 2f       	mov	r18, r24
    9560:	30 e0       	ldi	r19, 0x00	; 0
    9562:	c9 01       	movw	r24, r18
    9564:	88 0f       	add	r24, r24
    9566:	99 1f       	adc	r25, r25
    9568:	82 0f       	add	r24, r18
    956a:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    956c:	80 96       	adiw	r24, 0x20	; 32
    956e:	9c 01       	movw	r18, r24
    9570:	ce 01       	movw	r24, r28
    9572:	8a 5a       	subi	r24, 0xAA	; 170
    9574:	9f 4f       	sbci	r25, 0xFF	; 255
    9576:	fc 01       	movw	r30, r24
    9578:	31 83       	std	Z+1, r19	; 0x01
    957a:	20 83       	st	Z, r18
    957c:	ce 01       	movw	r24, r28
    957e:	88 5a       	subi	r24, 0xA8	; 168
    9580:	9f 4f       	sbci	r25, 0xFF	; 255
    9582:	fc 01       	movw	r30, r24
    9584:	40 83       	st	Z, r20
    9586:	ce 01       	movw	r24, r28
    9588:	87 5a       	subi	r24, 0xA7	; 167
    958a:	9f 4f       	sbci	r25, 0xFF	; 255
    958c:	9e 01       	movw	r18, r28
    958e:	2f 5a       	subi	r18, 0xAF	; 175
    9590:	3f 4f       	sbci	r19, 0xFF	; 255
    9592:	f9 01       	movw	r30, r18
    9594:	20 81       	ld	r18, Z
    9596:	31 81       	ldd	r19, Z+1	; 0x01
    9598:	fc 01       	movw	r30, r24
    959a:	31 83       	std	Z+1, r19	; 0x01
    959c:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    959e:	ce 01       	movw	r24, r28
    95a0:	87 5a       	subi	r24, 0xA7	; 167
    95a2:	9f 4f       	sbci	r25, 0xFF	; 255
    95a4:	fc 01       	movw	r30, r24
    95a6:	80 81       	ld	r24, Z
    95a8:	91 81       	ldd	r25, Z+1	; 0x01
    95aa:	81 70       	andi	r24, 0x01	; 1
    95ac:	99 27       	eor	r25, r25
    95ae:	89 2b       	or	r24, r25
    95b0:	09 f4       	brne	.+2      	; 0x95b4 <board_init+0x546>
    95b2:	59 c0       	rjmp	.+178    	; 0x9666 <board_init+0x5f8>
		if (flags & IOPORT_INIT_HIGH) {
    95b4:	ce 01       	movw	r24, r28
    95b6:	87 5a       	subi	r24, 0xA7	; 167
    95b8:	9f 4f       	sbci	r25, 0xFF	; 255
    95ba:	fc 01       	movw	r30, r24
    95bc:	80 81       	ld	r24, Z
    95be:	91 81       	ldd	r25, Z+1	; 0x01
    95c0:	82 70       	andi	r24, 0x02	; 2
    95c2:	99 27       	eor	r25, r25
    95c4:	89 2b       	or	r24, r25
    95c6:	d1 f0       	breq	.+52     	; 0x95fc <board_init+0x58e>
			*((uint8_t *)port + 2) |= pin_mask;
    95c8:	ce 01       	movw	r24, r28
    95ca:	8a 5a       	subi	r24, 0xAA	; 170
    95cc:	9f 4f       	sbci	r25, 0xFF	; 255
    95ce:	fc 01       	movw	r30, r24
    95d0:	80 81       	ld	r24, Z
    95d2:	91 81       	ldd	r25, Z+1	; 0x01
    95d4:	02 96       	adiw	r24, 0x02	; 2
    95d6:	9e 01       	movw	r18, r28
    95d8:	2a 5a       	subi	r18, 0xAA	; 170
    95da:	3f 4f       	sbci	r19, 0xFF	; 255
    95dc:	f9 01       	movw	r30, r18
    95de:	20 81       	ld	r18, Z
    95e0:	31 81       	ldd	r19, Z+1	; 0x01
    95e2:	2e 5f       	subi	r18, 0xFE	; 254
    95e4:	3f 4f       	sbci	r19, 0xFF	; 255
    95e6:	f9 01       	movw	r30, r18
    95e8:	40 81       	ld	r20, Z
    95ea:	9e 01       	movw	r18, r28
    95ec:	28 5a       	subi	r18, 0xA8	; 168
    95ee:	3f 4f       	sbci	r19, 0xFF	; 255
    95f0:	f9 01       	movw	r30, r18
    95f2:	20 81       	ld	r18, Z
    95f4:	24 2b       	or	r18, r20
    95f6:	fc 01       	movw	r30, r24
    95f8:	20 83       	st	Z, r18
    95fa:	1b c0       	rjmp	.+54     	; 0x9632 <board_init+0x5c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    95fc:	ce 01       	movw	r24, r28
    95fe:	8a 5a       	subi	r24, 0xAA	; 170
    9600:	9f 4f       	sbci	r25, 0xFF	; 255
    9602:	fc 01       	movw	r30, r24
    9604:	80 81       	ld	r24, Z
    9606:	91 81       	ldd	r25, Z+1	; 0x01
    9608:	02 96       	adiw	r24, 0x02	; 2
    960a:	9e 01       	movw	r18, r28
    960c:	2a 5a       	subi	r18, 0xAA	; 170
    960e:	3f 4f       	sbci	r19, 0xFF	; 255
    9610:	f9 01       	movw	r30, r18
    9612:	20 81       	ld	r18, Z
    9614:	31 81       	ldd	r19, Z+1	; 0x01
    9616:	2e 5f       	subi	r18, 0xFE	; 254
    9618:	3f 4f       	sbci	r19, 0xFF	; 255
    961a:	f9 01       	movw	r30, r18
    961c:	20 81       	ld	r18, Z
    961e:	42 2f       	mov	r20, r18
    9620:	9e 01       	movw	r18, r28
    9622:	28 5a       	subi	r18, 0xA8	; 168
    9624:	3f 4f       	sbci	r19, 0xFF	; 255
    9626:	f9 01       	movw	r30, r18
    9628:	20 81       	ld	r18, Z
    962a:	20 95       	com	r18
    962c:	24 23       	and	r18, r20
    962e:	fc 01       	movw	r30, r24
    9630:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9632:	ce 01       	movw	r24, r28
    9634:	8a 5a       	subi	r24, 0xAA	; 170
    9636:	9f 4f       	sbci	r25, 0xFF	; 255
    9638:	fc 01       	movw	r30, r24
    963a:	80 81       	ld	r24, Z
    963c:	91 81       	ldd	r25, Z+1	; 0x01
    963e:	01 96       	adiw	r24, 0x01	; 1
    9640:	9e 01       	movw	r18, r28
    9642:	2a 5a       	subi	r18, 0xAA	; 170
    9644:	3f 4f       	sbci	r19, 0xFF	; 255
    9646:	f9 01       	movw	r30, r18
    9648:	20 81       	ld	r18, Z
    964a:	31 81       	ldd	r19, Z+1	; 0x01
    964c:	2f 5f       	subi	r18, 0xFF	; 255
    964e:	3f 4f       	sbci	r19, 0xFF	; 255
    9650:	f9 01       	movw	r30, r18
    9652:	40 81       	ld	r20, Z
    9654:	9e 01       	movw	r18, r28
    9656:	28 5a       	subi	r18, 0xA8	; 168
    9658:	3f 4f       	sbci	r19, 0xFF	; 255
    965a:	f9 01       	movw	r30, r18
    965c:	20 81       	ld	r18, Z
    965e:	24 2b       	or	r18, r20
    9660:	fc 01       	movw	r30, r24
    9662:	20 83       	st	Z, r18
    9664:	5a c0       	rjmp	.+180    	; 0x971a <board_init+0x6ac>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9666:	ce 01       	movw	r24, r28
    9668:	8a 5a       	subi	r24, 0xAA	; 170
    966a:	9f 4f       	sbci	r25, 0xFF	; 255
    966c:	fc 01       	movw	r30, r24
    966e:	80 81       	ld	r24, Z
    9670:	91 81       	ldd	r25, Z+1	; 0x01
    9672:	01 96       	adiw	r24, 0x01	; 1
    9674:	9e 01       	movw	r18, r28
    9676:	2a 5a       	subi	r18, 0xAA	; 170
    9678:	3f 4f       	sbci	r19, 0xFF	; 255
    967a:	f9 01       	movw	r30, r18
    967c:	20 81       	ld	r18, Z
    967e:	31 81       	ldd	r19, Z+1	; 0x01
    9680:	2f 5f       	subi	r18, 0xFF	; 255
    9682:	3f 4f       	sbci	r19, 0xFF	; 255
    9684:	f9 01       	movw	r30, r18
    9686:	20 81       	ld	r18, Z
    9688:	42 2f       	mov	r20, r18
    968a:	9e 01       	movw	r18, r28
    968c:	28 5a       	subi	r18, 0xA8	; 168
    968e:	3f 4f       	sbci	r19, 0xFF	; 255
    9690:	f9 01       	movw	r30, r18
    9692:	20 81       	ld	r18, Z
    9694:	20 95       	com	r18
    9696:	24 23       	and	r18, r20
    9698:	fc 01       	movw	r30, r24
    969a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    969c:	ce 01       	movw	r24, r28
    969e:	87 5a       	subi	r24, 0xA7	; 167
    96a0:	9f 4f       	sbci	r25, 0xFF	; 255
    96a2:	fc 01       	movw	r30, r24
    96a4:	80 81       	ld	r24, Z
    96a6:	91 81       	ldd	r25, Z+1	; 0x01
    96a8:	84 70       	andi	r24, 0x04	; 4
    96aa:	99 27       	eor	r25, r25
    96ac:	89 2b       	or	r24, r25
    96ae:	d1 f0       	breq	.+52     	; 0x96e4 <board_init+0x676>
			*((uint8_t *)port + 2) |= pin_mask;
    96b0:	ce 01       	movw	r24, r28
    96b2:	8a 5a       	subi	r24, 0xAA	; 170
    96b4:	9f 4f       	sbci	r25, 0xFF	; 255
    96b6:	fc 01       	movw	r30, r24
    96b8:	80 81       	ld	r24, Z
    96ba:	91 81       	ldd	r25, Z+1	; 0x01
    96bc:	02 96       	adiw	r24, 0x02	; 2
    96be:	9e 01       	movw	r18, r28
    96c0:	2a 5a       	subi	r18, 0xAA	; 170
    96c2:	3f 4f       	sbci	r19, 0xFF	; 255
    96c4:	f9 01       	movw	r30, r18
    96c6:	20 81       	ld	r18, Z
    96c8:	31 81       	ldd	r19, Z+1	; 0x01
    96ca:	2e 5f       	subi	r18, 0xFE	; 254
    96cc:	3f 4f       	sbci	r19, 0xFF	; 255
    96ce:	f9 01       	movw	r30, r18
    96d0:	40 81       	ld	r20, Z
    96d2:	9e 01       	movw	r18, r28
    96d4:	28 5a       	subi	r18, 0xA8	; 168
    96d6:	3f 4f       	sbci	r19, 0xFF	; 255
    96d8:	f9 01       	movw	r30, r18
    96da:	20 81       	ld	r18, Z
    96dc:	24 2b       	or	r18, r20
    96de:	fc 01       	movw	r30, r24
    96e0:	20 83       	st	Z, r18
    96e2:	1b c0       	rjmp	.+54     	; 0x971a <board_init+0x6ac>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    96e4:	ce 01       	movw	r24, r28
    96e6:	8a 5a       	subi	r24, 0xAA	; 170
    96e8:	9f 4f       	sbci	r25, 0xFF	; 255
    96ea:	fc 01       	movw	r30, r24
    96ec:	80 81       	ld	r24, Z
    96ee:	91 81       	ldd	r25, Z+1	; 0x01
    96f0:	02 96       	adiw	r24, 0x02	; 2
    96f2:	9e 01       	movw	r18, r28
    96f4:	2a 5a       	subi	r18, 0xAA	; 170
    96f6:	3f 4f       	sbci	r19, 0xFF	; 255
    96f8:	f9 01       	movw	r30, r18
    96fa:	20 81       	ld	r18, Z
    96fc:	31 81       	ldd	r19, Z+1	; 0x01
    96fe:	2e 5f       	subi	r18, 0xFE	; 254
    9700:	3f 4f       	sbci	r19, 0xFF	; 255
    9702:	f9 01       	movw	r30, r18
    9704:	20 81       	ld	r18, Z
    9706:	42 2f       	mov	r20, r18
    9708:	9e 01       	movw	r18, r28
    970a:	28 5a       	subi	r18, 0xA8	; 168
    970c:	3f 4f       	sbci	r19, 0xFF	; 255
    970e:	f9 01       	movw	r30, r18
    9710:	20 81       	ld	r18, Z
    9712:	20 95       	com	r18
    9714:	24 23       	and	r18, r20
    9716:	fc 01       	movw	r30, r24
    9718:	20 83       	st	Z, r18
    971a:	8e e0       	ldi	r24, 0x0E	; 14
    971c:	8c 83       	std	Y+4, r24	; 0x04
    971e:	ce 01       	movw	r24, r28
    9720:	89 5b       	subi	r24, 0xB9	; 185
    9722:	9f 4f       	sbci	r25, 0xFF	; 255
    9724:	24 e0       	ldi	r18, 0x04	; 4
    9726:	30 e0       	ldi	r19, 0x00	; 0
    9728:	fc 01       	movw	r30, r24
    972a:	31 83       	std	Z+1, r19	; 0x01
    972c:	20 83       	st	Z, r18
    972e:	ce 01       	movw	r24, r28
    9730:	87 5b       	subi	r24, 0xB7	; 183
    9732:	9f 4f       	sbci	r25, 0xFF	; 255
    9734:	2c 81       	ldd	r18, Y+4	; 0x04
    9736:	fc 01       	movw	r30, r24
    9738:	20 83       	st	Z, r18
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    973a:	ce 01       	movw	r24, r28
    973c:	87 5b       	subi	r24, 0xB7	; 183
    973e:	9f 4f       	sbci	r25, 0xFF	; 255
    9740:	fc 01       	movw	r30, r24
    9742:	80 81       	ld	r24, Z
    9744:	88 2f       	mov	r24, r24
    9746:	90 e0       	ldi	r25, 0x00	; 0
    9748:	9c 01       	movw	r18, r24
    974a:	27 70       	andi	r18, 0x07	; 7
    974c:	33 27       	eor	r19, r19
    974e:	81 e0       	ldi	r24, 0x01	; 1
    9750:	90 e0       	ldi	r25, 0x00	; 0
    9752:	02 c0       	rjmp	.+4      	; 0x9758 <board_init+0x6ea>
    9754:	88 0f       	add	r24, r24
    9756:	99 1f       	adc	r25, r25
    9758:	2a 95       	dec	r18
    975a:	e2 f7       	brpl	.-8      	; 0x9754 <board_init+0x6e6>
    975c:	48 2f       	mov	r20, r24
    975e:	ce 01       	movw	r24, r28
    9760:	86 5b       	subi	r24, 0xB6	; 182
    9762:	9f 4f       	sbci	r25, 0xFF	; 255
    9764:	2c 81       	ldd	r18, Y+4	; 0x04
    9766:	fc 01       	movw	r30, r24
    9768:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    976a:	ce 01       	movw	r24, r28
    976c:	86 5b       	subi	r24, 0xB6	; 182
    976e:	9f 4f       	sbci	r25, 0xFF	; 255
    9770:	fc 01       	movw	r30, r24
    9772:	80 81       	ld	r24, Z
    9774:	28 2f       	mov	r18, r24
    9776:	26 95       	lsr	r18
    9778:	26 95       	lsr	r18
    977a:	26 95       	lsr	r18
    977c:	ce 01       	movw	r24, r28
    977e:	85 5b       	subi	r24, 0xB5	; 181
    9780:	9f 4f       	sbci	r25, 0xFF	; 255
    9782:	fc 01       	movw	r30, r24
    9784:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9786:	ce 01       	movw	r24, r28
    9788:	85 5b       	subi	r24, 0xB5	; 181
    978a:	9f 4f       	sbci	r25, 0xFF	; 255
    978c:	fc 01       	movw	r30, r24
    978e:	80 81       	ld	r24, Z
    9790:	28 2f       	mov	r18, r24
    9792:	30 e0       	ldi	r19, 0x00	; 0
    9794:	c9 01       	movw	r24, r18
    9796:	88 0f       	add	r24, r24
    9798:	99 1f       	adc	r25, r25
    979a:	82 0f       	add	r24, r18
    979c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    979e:	80 96       	adiw	r24, 0x20	; 32
    97a0:	9c 01       	movw	r18, r24
    97a2:	ce 01       	movw	r24, r28
    97a4:	84 5b       	subi	r24, 0xB4	; 180
    97a6:	9f 4f       	sbci	r25, 0xFF	; 255
    97a8:	fc 01       	movw	r30, r24
    97aa:	31 83       	std	Z+1, r19	; 0x01
    97ac:	20 83       	st	Z, r18
    97ae:	ce 01       	movw	r24, r28
    97b0:	82 5b       	subi	r24, 0xB2	; 178
    97b2:	9f 4f       	sbci	r25, 0xFF	; 255
    97b4:	fc 01       	movw	r30, r24
    97b6:	40 83       	st	Z, r20
    97b8:	ce 01       	movw	r24, r28
    97ba:	81 5b       	subi	r24, 0xB1	; 177
    97bc:	9f 4f       	sbci	r25, 0xFF	; 255
    97be:	9e 01       	movw	r18, r28
    97c0:	29 5b       	subi	r18, 0xB9	; 185
    97c2:	3f 4f       	sbci	r19, 0xFF	; 255
    97c4:	f9 01       	movw	r30, r18
    97c6:	20 81       	ld	r18, Z
    97c8:	31 81       	ldd	r19, Z+1	; 0x01
    97ca:	fc 01       	movw	r30, r24
    97cc:	31 83       	std	Z+1, r19	; 0x01
    97ce:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    97d0:	ce 01       	movw	r24, r28
    97d2:	81 5b       	subi	r24, 0xB1	; 177
    97d4:	9f 4f       	sbci	r25, 0xFF	; 255
    97d6:	fc 01       	movw	r30, r24
    97d8:	80 81       	ld	r24, Z
    97da:	91 81       	ldd	r25, Z+1	; 0x01
    97dc:	81 70       	andi	r24, 0x01	; 1
    97de:	99 27       	eor	r25, r25
    97e0:	89 2b       	or	r24, r25
    97e2:	09 f4       	brne	.+2      	; 0x97e6 <board_init+0x778>
    97e4:	59 c0       	rjmp	.+178    	; 0x9898 <board_init+0x82a>
		if (flags & IOPORT_INIT_HIGH) {
    97e6:	ce 01       	movw	r24, r28
    97e8:	81 5b       	subi	r24, 0xB1	; 177
    97ea:	9f 4f       	sbci	r25, 0xFF	; 255
    97ec:	fc 01       	movw	r30, r24
    97ee:	80 81       	ld	r24, Z
    97f0:	91 81       	ldd	r25, Z+1	; 0x01
    97f2:	82 70       	andi	r24, 0x02	; 2
    97f4:	99 27       	eor	r25, r25
    97f6:	89 2b       	or	r24, r25
    97f8:	d1 f0       	breq	.+52     	; 0x982e <board_init+0x7c0>
			*((uint8_t *)port + 2) |= pin_mask;
    97fa:	ce 01       	movw	r24, r28
    97fc:	84 5b       	subi	r24, 0xB4	; 180
    97fe:	9f 4f       	sbci	r25, 0xFF	; 255
    9800:	fc 01       	movw	r30, r24
    9802:	80 81       	ld	r24, Z
    9804:	91 81       	ldd	r25, Z+1	; 0x01
    9806:	02 96       	adiw	r24, 0x02	; 2
    9808:	9e 01       	movw	r18, r28
    980a:	24 5b       	subi	r18, 0xB4	; 180
    980c:	3f 4f       	sbci	r19, 0xFF	; 255
    980e:	f9 01       	movw	r30, r18
    9810:	20 81       	ld	r18, Z
    9812:	31 81       	ldd	r19, Z+1	; 0x01
    9814:	2e 5f       	subi	r18, 0xFE	; 254
    9816:	3f 4f       	sbci	r19, 0xFF	; 255
    9818:	f9 01       	movw	r30, r18
    981a:	40 81       	ld	r20, Z
    981c:	9e 01       	movw	r18, r28
    981e:	22 5b       	subi	r18, 0xB2	; 178
    9820:	3f 4f       	sbci	r19, 0xFF	; 255
    9822:	f9 01       	movw	r30, r18
    9824:	20 81       	ld	r18, Z
    9826:	24 2b       	or	r18, r20
    9828:	fc 01       	movw	r30, r24
    982a:	20 83       	st	Z, r18
    982c:	1b c0       	rjmp	.+54     	; 0x9864 <board_init+0x7f6>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    982e:	ce 01       	movw	r24, r28
    9830:	84 5b       	subi	r24, 0xB4	; 180
    9832:	9f 4f       	sbci	r25, 0xFF	; 255
    9834:	fc 01       	movw	r30, r24
    9836:	80 81       	ld	r24, Z
    9838:	91 81       	ldd	r25, Z+1	; 0x01
    983a:	02 96       	adiw	r24, 0x02	; 2
    983c:	9e 01       	movw	r18, r28
    983e:	24 5b       	subi	r18, 0xB4	; 180
    9840:	3f 4f       	sbci	r19, 0xFF	; 255
    9842:	f9 01       	movw	r30, r18
    9844:	20 81       	ld	r18, Z
    9846:	31 81       	ldd	r19, Z+1	; 0x01
    9848:	2e 5f       	subi	r18, 0xFE	; 254
    984a:	3f 4f       	sbci	r19, 0xFF	; 255
    984c:	f9 01       	movw	r30, r18
    984e:	20 81       	ld	r18, Z
    9850:	42 2f       	mov	r20, r18
    9852:	9e 01       	movw	r18, r28
    9854:	22 5b       	subi	r18, 0xB2	; 178
    9856:	3f 4f       	sbci	r19, 0xFF	; 255
    9858:	f9 01       	movw	r30, r18
    985a:	20 81       	ld	r18, Z
    985c:	20 95       	com	r18
    985e:	24 23       	and	r18, r20
    9860:	fc 01       	movw	r30, r24
    9862:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9864:	ce 01       	movw	r24, r28
    9866:	84 5b       	subi	r24, 0xB4	; 180
    9868:	9f 4f       	sbci	r25, 0xFF	; 255
    986a:	fc 01       	movw	r30, r24
    986c:	80 81       	ld	r24, Z
    986e:	91 81       	ldd	r25, Z+1	; 0x01
    9870:	01 96       	adiw	r24, 0x01	; 1
    9872:	9e 01       	movw	r18, r28
    9874:	24 5b       	subi	r18, 0xB4	; 180
    9876:	3f 4f       	sbci	r19, 0xFF	; 255
    9878:	f9 01       	movw	r30, r18
    987a:	20 81       	ld	r18, Z
    987c:	31 81       	ldd	r19, Z+1	; 0x01
    987e:	2f 5f       	subi	r18, 0xFF	; 255
    9880:	3f 4f       	sbci	r19, 0xFF	; 255
    9882:	f9 01       	movw	r30, r18
    9884:	40 81       	ld	r20, Z
    9886:	9e 01       	movw	r18, r28
    9888:	22 5b       	subi	r18, 0xB2	; 178
    988a:	3f 4f       	sbci	r19, 0xFF	; 255
    988c:	f9 01       	movw	r30, r18
    988e:	20 81       	ld	r18, Z
    9890:	24 2b       	or	r18, r20
    9892:	fc 01       	movw	r30, r24
    9894:	20 83       	st	Z, r18
    9896:	5a c0       	rjmp	.+180    	; 0x994c <board_init+0x8de>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9898:	ce 01       	movw	r24, r28
    989a:	84 5b       	subi	r24, 0xB4	; 180
    989c:	9f 4f       	sbci	r25, 0xFF	; 255
    989e:	fc 01       	movw	r30, r24
    98a0:	80 81       	ld	r24, Z
    98a2:	91 81       	ldd	r25, Z+1	; 0x01
    98a4:	01 96       	adiw	r24, 0x01	; 1
    98a6:	9e 01       	movw	r18, r28
    98a8:	24 5b       	subi	r18, 0xB4	; 180
    98aa:	3f 4f       	sbci	r19, 0xFF	; 255
    98ac:	f9 01       	movw	r30, r18
    98ae:	20 81       	ld	r18, Z
    98b0:	31 81       	ldd	r19, Z+1	; 0x01
    98b2:	2f 5f       	subi	r18, 0xFF	; 255
    98b4:	3f 4f       	sbci	r19, 0xFF	; 255
    98b6:	f9 01       	movw	r30, r18
    98b8:	20 81       	ld	r18, Z
    98ba:	42 2f       	mov	r20, r18
    98bc:	9e 01       	movw	r18, r28
    98be:	22 5b       	subi	r18, 0xB2	; 178
    98c0:	3f 4f       	sbci	r19, 0xFF	; 255
    98c2:	f9 01       	movw	r30, r18
    98c4:	20 81       	ld	r18, Z
    98c6:	20 95       	com	r18
    98c8:	24 23       	and	r18, r20
    98ca:	fc 01       	movw	r30, r24
    98cc:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    98ce:	ce 01       	movw	r24, r28
    98d0:	81 5b       	subi	r24, 0xB1	; 177
    98d2:	9f 4f       	sbci	r25, 0xFF	; 255
    98d4:	fc 01       	movw	r30, r24
    98d6:	80 81       	ld	r24, Z
    98d8:	91 81       	ldd	r25, Z+1	; 0x01
    98da:	84 70       	andi	r24, 0x04	; 4
    98dc:	99 27       	eor	r25, r25
    98de:	89 2b       	or	r24, r25
    98e0:	d1 f0       	breq	.+52     	; 0x9916 <board_init+0x8a8>
			*((uint8_t *)port + 2) |= pin_mask;
    98e2:	ce 01       	movw	r24, r28
    98e4:	84 5b       	subi	r24, 0xB4	; 180
    98e6:	9f 4f       	sbci	r25, 0xFF	; 255
    98e8:	fc 01       	movw	r30, r24
    98ea:	80 81       	ld	r24, Z
    98ec:	91 81       	ldd	r25, Z+1	; 0x01
    98ee:	02 96       	adiw	r24, 0x02	; 2
    98f0:	9e 01       	movw	r18, r28
    98f2:	24 5b       	subi	r18, 0xB4	; 180
    98f4:	3f 4f       	sbci	r19, 0xFF	; 255
    98f6:	f9 01       	movw	r30, r18
    98f8:	20 81       	ld	r18, Z
    98fa:	31 81       	ldd	r19, Z+1	; 0x01
    98fc:	2e 5f       	subi	r18, 0xFE	; 254
    98fe:	3f 4f       	sbci	r19, 0xFF	; 255
    9900:	f9 01       	movw	r30, r18
    9902:	40 81       	ld	r20, Z
    9904:	9e 01       	movw	r18, r28
    9906:	22 5b       	subi	r18, 0xB2	; 178
    9908:	3f 4f       	sbci	r19, 0xFF	; 255
    990a:	f9 01       	movw	r30, r18
    990c:	20 81       	ld	r18, Z
    990e:	24 2b       	or	r18, r20
    9910:	fc 01       	movw	r30, r24
    9912:	20 83       	st	Z, r18
    9914:	1b c0       	rjmp	.+54     	; 0x994c <board_init+0x8de>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9916:	ce 01       	movw	r24, r28
    9918:	84 5b       	subi	r24, 0xB4	; 180
    991a:	9f 4f       	sbci	r25, 0xFF	; 255
    991c:	fc 01       	movw	r30, r24
    991e:	80 81       	ld	r24, Z
    9920:	91 81       	ldd	r25, Z+1	; 0x01
    9922:	02 96       	adiw	r24, 0x02	; 2
    9924:	9e 01       	movw	r18, r28
    9926:	24 5b       	subi	r18, 0xB4	; 180
    9928:	3f 4f       	sbci	r19, 0xFF	; 255
    992a:	f9 01       	movw	r30, r18
    992c:	20 81       	ld	r18, Z
    992e:	31 81       	ldd	r19, Z+1	; 0x01
    9930:	2e 5f       	subi	r18, 0xFE	; 254
    9932:	3f 4f       	sbci	r19, 0xFF	; 255
    9934:	f9 01       	movw	r30, r18
    9936:	20 81       	ld	r18, Z
    9938:	42 2f       	mov	r20, r18
    993a:	9e 01       	movw	r18, r28
    993c:	22 5b       	subi	r18, 0xB2	; 178
    993e:	3f 4f       	sbci	r19, 0xFF	; 255
    9940:	f9 01       	movw	r30, r18
    9942:	20 81       	ld	r18, Z
    9944:	20 95       	com	r18
    9946:	24 23       	and	r18, r20
    9948:	fc 01       	movw	r30, r24
    994a:	20 83       	st	Z, r18
    994c:	81 e2       	ldi	r24, 0x21	; 33
    994e:	8d 83       	std	Y+5, r24	; 0x05
    9950:	83 e0       	ldi	r24, 0x03	; 3
    9952:	90 e0       	ldi	r25, 0x00	; 0
    9954:	9e af       	std	Y+62, r25	; 0x3e
    9956:	8d af       	std	Y+61, r24	; 0x3d
    9958:	8d 81       	ldd	r24, Y+5	; 0x05
    995a:	8f af       	std	Y+63, r24	; 0x3f
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    995c:	8f ad       	ldd	r24, Y+63	; 0x3f
    995e:	88 2f       	mov	r24, r24
    9960:	90 e0       	ldi	r25, 0x00	; 0
    9962:	9c 01       	movw	r18, r24
    9964:	27 70       	andi	r18, 0x07	; 7
    9966:	33 27       	eor	r19, r19
    9968:	81 e0       	ldi	r24, 0x01	; 1
    996a:	90 e0       	ldi	r25, 0x00	; 0
    996c:	02 c0       	rjmp	.+4      	; 0x9972 <board_init+0x904>
    996e:	88 0f       	add	r24, r24
    9970:	99 1f       	adc	r25, r25
    9972:	2a 95       	dec	r18
    9974:	e2 f7       	brpl	.-8      	; 0x996e <board_init+0x900>
    9976:	48 2f       	mov	r20, r24
    9978:	2d 81       	ldd	r18, Y+5	; 0x05
    997a:	ce 01       	movw	r24, r28
    997c:	80 5c       	subi	r24, 0xC0	; 192
    997e:	9f 4f       	sbci	r25, 0xFF	; 255
    9980:	fc 01       	movw	r30, r24
    9982:	20 83       	st	Z, r18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9984:	ce 01       	movw	r24, r28
    9986:	80 5c       	subi	r24, 0xC0	; 192
    9988:	9f 4f       	sbci	r25, 0xFF	; 255
    998a:	fc 01       	movw	r30, r24
    998c:	80 81       	ld	r24, Z
    998e:	28 2f       	mov	r18, r24
    9990:	26 95       	lsr	r18
    9992:	26 95       	lsr	r18
    9994:	26 95       	lsr	r18
    9996:	ce 01       	movw	r24, r28
    9998:	8f 5b       	subi	r24, 0xBF	; 191
    999a:	9f 4f       	sbci	r25, 0xFF	; 255
    999c:	fc 01       	movw	r30, r24
    999e:	20 83       	st	Z, r18
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    99a0:	ce 01       	movw	r24, r28
    99a2:	8f 5b       	subi	r24, 0xBF	; 191
    99a4:	9f 4f       	sbci	r25, 0xFF	; 255
    99a6:	fc 01       	movw	r30, r24
    99a8:	80 81       	ld	r24, Z
    99aa:	28 2f       	mov	r18, r24
    99ac:	30 e0       	ldi	r19, 0x00	; 0
    99ae:	c9 01       	movw	r24, r18
    99b0:	88 0f       	add	r24, r24
    99b2:	99 1f       	adc	r25, r25
    99b4:	82 0f       	add	r24, r18
    99b6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    99b8:	80 96       	adiw	r24, 0x20	; 32
    99ba:	9c 01       	movw	r18, r24
    99bc:	ce 01       	movw	r24, r28
    99be:	8e 5b       	subi	r24, 0xBE	; 190
    99c0:	9f 4f       	sbci	r25, 0xFF	; 255
    99c2:	fc 01       	movw	r30, r24
    99c4:	31 83       	std	Z+1, r19	; 0x01
    99c6:	20 83       	st	Z, r18
    99c8:	ce 01       	movw	r24, r28
    99ca:	8c 5b       	subi	r24, 0xBC	; 188
    99cc:	9f 4f       	sbci	r25, 0xFF	; 255
    99ce:	fc 01       	movw	r30, r24
    99d0:	40 83       	st	Z, r20
    99d2:	ce 01       	movw	r24, r28
    99d4:	8b 5b       	subi	r24, 0xBB	; 187
    99d6:	9f 4f       	sbci	r25, 0xFF	; 255
    99d8:	2d ad       	ldd	r18, Y+61	; 0x3d
    99da:	3e ad       	ldd	r19, Y+62	; 0x3e
    99dc:	fc 01       	movw	r30, r24
    99de:	31 83       	std	Z+1, r19	; 0x01
    99e0:	20 83       	st	Z, r18
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    99e2:	ce 01       	movw	r24, r28
    99e4:	8b 5b       	subi	r24, 0xBB	; 187
    99e6:	9f 4f       	sbci	r25, 0xFF	; 255
    99e8:	fc 01       	movw	r30, r24
    99ea:	80 81       	ld	r24, Z
    99ec:	91 81       	ldd	r25, Z+1	; 0x01
    99ee:	81 70       	andi	r24, 0x01	; 1
    99f0:	99 27       	eor	r25, r25
    99f2:	89 2b       	or	r24, r25
    99f4:	09 f4       	brne	.+2      	; 0x99f8 <board_init+0x98a>
    99f6:	59 c0       	rjmp	.+178    	; 0x9aaa <board_init+0xa3c>
		if (flags & IOPORT_INIT_HIGH) {
    99f8:	ce 01       	movw	r24, r28
    99fa:	8b 5b       	subi	r24, 0xBB	; 187
    99fc:	9f 4f       	sbci	r25, 0xFF	; 255
    99fe:	fc 01       	movw	r30, r24
    9a00:	80 81       	ld	r24, Z
    9a02:	91 81       	ldd	r25, Z+1	; 0x01
    9a04:	82 70       	andi	r24, 0x02	; 2
    9a06:	99 27       	eor	r25, r25
    9a08:	89 2b       	or	r24, r25
    9a0a:	d1 f0       	breq	.+52     	; 0x9a40 <board_init+0x9d2>
			*((uint8_t *)port + 2) |= pin_mask;
    9a0c:	ce 01       	movw	r24, r28
    9a0e:	8e 5b       	subi	r24, 0xBE	; 190
    9a10:	9f 4f       	sbci	r25, 0xFF	; 255
    9a12:	fc 01       	movw	r30, r24
    9a14:	80 81       	ld	r24, Z
    9a16:	91 81       	ldd	r25, Z+1	; 0x01
    9a18:	02 96       	adiw	r24, 0x02	; 2
    9a1a:	9e 01       	movw	r18, r28
    9a1c:	2e 5b       	subi	r18, 0xBE	; 190
    9a1e:	3f 4f       	sbci	r19, 0xFF	; 255
    9a20:	f9 01       	movw	r30, r18
    9a22:	20 81       	ld	r18, Z
    9a24:	31 81       	ldd	r19, Z+1	; 0x01
    9a26:	2e 5f       	subi	r18, 0xFE	; 254
    9a28:	3f 4f       	sbci	r19, 0xFF	; 255
    9a2a:	f9 01       	movw	r30, r18
    9a2c:	40 81       	ld	r20, Z
    9a2e:	9e 01       	movw	r18, r28
    9a30:	2c 5b       	subi	r18, 0xBC	; 188
    9a32:	3f 4f       	sbci	r19, 0xFF	; 255
    9a34:	f9 01       	movw	r30, r18
    9a36:	20 81       	ld	r18, Z
    9a38:	24 2b       	or	r18, r20
    9a3a:	fc 01       	movw	r30, r24
    9a3c:	20 83       	st	Z, r18
    9a3e:	1b c0       	rjmp	.+54     	; 0x9a76 <board_init+0xa08>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9a40:	ce 01       	movw	r24, r28
    9a42:	8e 5b       	subi	r24, 0xBE	; 190
    9a44:	9f 4f       	sbci	r25, 0xFF	; 255
    9a46:	fc 01       	movw	r30, r24
    9a48:	80 81       	ld	r24, Z
    9a4a:	91 81       	ldd	r25, Z+1	; 0x01
    9a4c:	02 96       	adiw	r24, 0x02	; 2
    9a4e:	9e 01       	movw	r18, r28
    9a50:	2e 5b       	subi	r18, 0xBE	; 190
    9a52:	3f 4f       	sbci	r19, 0xFF	; 255
    9a54:	f9 01       	movw	r30, r18
    9a56:	20 81       	ld	r18, Z
    9a58:	31 81       	ldd	r19, Z+1	; 0x01
    9a5a:	2e 5f       	subi	r18, 0xFE	; 254
    9a5c:	3f 4f       	sbci	r19, 0xFF	; 255
    9a5e:	f9 01       	movw	r30, r18
    9a60:	20 81       	ld	r18, Z
    9a62:	42 2f       	mov	r20, r18
    9a64:	9e 01       	movw	r18, r28
    9a66:	2c 5b       	subi	r18, 0xBC	; 188
    9a68:	3f 4f       	sbci	r19, 0xFF	; 255
    9a6a:	f9 01       	movw	r30, r18
    9a6c:	20 81       	ld	r18, Z
    9a6e:	20 95       	com	r18
    9a70:	24 23       	and	r18, r20
    9a72:	fc 01       	movw	r30, r24
    9a74:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9a76:	ce 01       	movw	r24, r28
    9a78:	8e 5b       	subi	r24, 0xBE	; 190
    9a7a:	9f 4f       	sbci	r25, 0xFF	; 255
    9a7c:	fc 01       	movw	r30, r24
    9a7e:	80 81       	ld	r24, Z
    9a80:	91 81       	ldd	r25, Z+1	; 0x01
    9a82:	01 96       	adiw	r24, 0x01	; 1
    9a84:	9e 01       	movw	r18, r28
    9a86:	2e 5b       	subi	r18, 0xBE	; 190
    9a88:	3f 4f       	sbci	r19, 0xFF	; 255
    9a8a:	f9 01       	movw	r30, r18
    9a8c:	20 81       	ld	r18, Z
    9a8e:	31 81       	ldd	r19, Z+1	; 0x01
    9a90:	2f 5f       	subi	r18, 0xFF	; 255
    9a92:	3f 4f       	sbci	r19, 0xFF	; 255
    9a94:	f9 01       	movw	r30, r18
    9a96:	40 81       	ld	r20, Z
    9a98:	9e 01       	movw	r18, r28
    9a9a:	2c 5b       	subi	r18, 0xBC	; 188
    9a9c:	3f 4f       	sbci	r19, 0xFF	; 255
    9a9e:	f9 01       	movw	r30, r18
    9aa0:	20 81       	ld	r18, Z
    9aa2:	24 2b       	or	r18, r20
    9aa4:	fc 01       	movw	r30, r24
    9aa6:	20 83       	st	Z, r18
    9aa8:	5a c0       	rjmp	.+180    	; 0x9b5e <board_init+0xaf0>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9aaa:	ce 01       	movw	r24, r28
    9aac:	8e 5b       	subi	r24, 0xBE	; 190
    9aae:	9f 4f       	sbci	r25, 0xFF	; 255
    9ab0:	fc 01       	movw	r30, r24
    9ab2:	80 81       	ld	r24, Z
    9ab4:	91 81       	ldd	r25, Z+1	; 0x01
    9ab6:	01 96       	adiw	r24, 0x01	; 1
    9ab8:	9e 01       	movw	r18, r28
    9aba:	2e 5b       	subi	r18, 0xBE	; 190
    9abc:	3f 4f       	sbci	r19, 0xFF	; 255
    9abe:	f9 01       	movw	r30, r18
    9ac0:	20 81       	ld	r18, Z
    9ac2:	31 81       	ldd	r19, Z+1	; 0x01
    9ac4:	2f 5f       	subi	r18, 0xFF	; 255
    9ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    9ac8:	f9 01       	movw	r30, r18
    9aca:	20 81       	ld	r18, Z
    9acc:	42 2f       	mov	r20, r18
    9ace:	9e 01       	movw	r18, r28
    9ad0:	2c 5b       	subi	r18, 0xBC	; 188
    9ad2:	3f 4f       	sbci	r19, 0xFF	; 255
    9ad4:	f9 01       	movw	r30, r18
    9ad6:	20 81       	ld	r18, Z
    9ad8:	20 95       	com	r18
    9ada:	24 23       	and	r18, r20
    9adc:	fc 01       	movw	r30, r24
    9ade:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9ae0:	ce 01       	movw	r24, r28
    9ae2:	8b 5b       	subi	r24, 0xBB	; 187
    9ae4:	9f 4f       	sbci	r25, 0xFF	; 255
    9ae6:	fc 01       	movw	r30, r24
    9ae8:	80 81       	ld	r24, Z
    9aea:	91 81       	ldd	r25, Z+1	; 0x01
    9aec:	84 70       	andi	r24, 0x04	; 4
    9aee:	99 27       	eor	r25, r25
    9af0:	89 2b       	or	r24, r25
    9af2:	d1 f0       	breq	.+52     	; 0x9b28 <board_init+0xaba>
			*((uint8_t *)port + 2) |= pin_mask;
    9af4:	ce 01       	movw	r24, r28
    9af6:	8e 5b       	subi	r24, 0xBE	; 190
    9af8:	9f 4f       	sbci	r25, 0xFF	; 255
    9afa:	fc 01       	movw	r30, r24
    9afc:	80 81       	ld	r24, Z
    9afe:	91 81       	ldd	r25, Z+1	; 0x01
    9b00:	02 96       	adiw	r24, 0x02	; 2
    9b02:	9e 01       	movw	r18, r28
    9b04:	2e 5b       	subi	r18, 0xBE	; 190
    9b06:	3f 4f       	sbci	r19, 0xFF	; 255
    9b08:	f9 01       	movw	r30, r18
    9b0a:	20 81       	ld	r18, Z
    9b0c:	31 81       	ldd	r19, Z+1	; 0x01
    9b0e:	2e 5f       	subi	r18, 0xFE	; 254
    9b10:	3f 4f       	sbci	r19, 0xFF	; 255
    9b12:	f9 01       	movw	r30, r18
    9b14:	40 81       	ld	r20, Z
    9b16:	9e 01       	movw	r18, r28
    9b18:	2c 5b       	subi	r18, 0xBC	; 188
    9b1a:	3f 4f       	sbci	r19, 0xFF	; 255
    9b1c:	f9 01       	movw	r30, r18
    9b1e:	20 81       	ld	r18, Z
    9b20:	24 2b       	or	r18, r20
    9b22:	fc 01       	movw	r30, r24
    9b24:	20 83       	st	Z, r18
    9b26:	1b c0       	rjmp	.+54     	; 0x9b5e <board_init+0xaf0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9b28:	ce 01       	movw	r24, r28
    9b2a:	8e 5b       	subi	r24, 0xBE	; 190
    9b2c:	9f 4f       	sbci	r25, 0xFF	; 255
    9b2e:	fc 01       	movw	r30, r24
    9b30:	80 81       	ld	r24, Z
    9b32:	91 81       	ldd	r25, Z+1	; 0x01
    9b34:	02 96       	adiw	r24, 0x02	; 2
    9b36:	9e 01       	movw	r18, r28
    9b38:	2e 5b       	subi	r18, 0xBE	; 190
    9b3a:	3f 4f       	sbci	r19, 0xFF	; 255
    9b3c:	f9 01       	movw	r30, r18
    9b3e:	20 81       	ld	r18, Z
    9b40:	31 81       	ldd	r19, Z+1	; 0x01
    9b42:	2e 5f       	subi	r18, 0xFE	; 254
    9b44:	3f 4f       	sbci	r19, 0xFF	; 255
    9b46:	f9 01       	movw	r30, r18
    9b48:	20 81       	ld	r18, Z
    9b4a:	42 2f       	mov	r20, r18
    9b4c:	9e 01       	movw	r18, r28
    9b4e:	2c 5b       	subi	r18, 0xBC	; 188
    9b50:	3f 4f       	sbci	r19, 0xFF	; 255
    9b52:	f9 01       	movw	r30, r18
    9b54:	20 81       	ld	r18, Z
    9b56:	20 95       	com	r18
    9b58:	24 23       	and	r18, r20
    9b5a:	fc 01       	movw	r30, r24
    9b5c:	20 83       	st	Z, r18
    9b5e:	80 e2       	ldi	r24, 0x20	; 32
    9b60:	8e 83       	std	Y+6, r24	; 0x06
    9b62:	1c aa       	std	Y+52, r1	; 0x34
    9b64:	1b aa       	std	Y+51, r1	; 0x33
    9b66:	8e 81       	ldd	r24, Y+6	; 0x06
    9b68:	8d ab       	std	Y+53, r24	; 0x35
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9b6a:	8d a9       	ldd	r24, Y+53	; 0x35
    9b6c:	88 2f       	mov	r24, r24
    9b6e:	90 e0       	ldi	r25, 0x00	; 0
    9b70:	9c 01       	movw	r18, r24
    9b72:	27 70       	andi	r18, 0x07	; 7
    9b74:	33 27       	eor	r19, r19
    9b76:	81 e0       	ldi	r24, 0x01	; 1
    9b78:	90 e0       	ldi	r25, 0x00	; 0
    9b7a:	02 c0       	rjmp	.+4      	; 0x9b80 <board_init+0xb12>
    9b7c:	88 0f       	add	r24, r24
    9b7e:	99 1f       	adc	r25, r25
    9b80:	2a 95       	dec	r18
    9b82:	e2 f7       	brpl	.-8      	; 0x9b7c <board_init+0xb0e>
    9b84:	48 2f       	mov	r20, r24
    9b86:	8e 81       	ldd	r24, Y+6	; 0x06
    9b88:	8e ab       	std	Y+54, r24	; 0x36
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9b8a:	8e a9       	ldd	r24, Y+54	; 0x36
    9b8c:	86 95       	lsr	r24
    9b8e:	86 95       	lsr	r24
    9b90:	86 95       	lsr	r24
    9b92:	8f ab       	std	Y+55, r24	; 0x37
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9b94:	8f a9       	ldd	r24, Y+55	; 0x37
    9b96:	28 2f       	mov	r18, r24
    9b98:	30 e0       	ldi	r19, 0x00	; 0
    9b9a:	c9 01       	movw	r24, r18
    9b9c:	88 0f       	add	r24, r24
    9b9e:	99 1f       	adc	r25, r25
    9ba0:	82 0f       	add	r24, r18
    9ba2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9ba4:	80 96       	adiw	r24, 0x20	; 32
    9ba6:	99 af       	std	Y+57, r25	; 0x39
    9ba8:	88 af       	std	Y+56, r24	; 0x38
    9baa:	4a af       	std	Y+58, r20	; 0x3a
    9bac:	8b a9       	ldd	r24, Y+51	; 0x33
    9bae:	9c a9       	ldd	r25, Y+52	; 0x34
    9bb0:	9c af       	std	Y+60, r25	; 0x3c
    9bb2:	8b af       	std	Y+59, r24	; 0x3b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9bb4:	8b ad       	ldd	r24, Y+59	; 0x3b
    9bb6:	9c ad       	ldd	r25, Y+60	; 0x3c
    9bb8:	81 70       	andi	r24, 0x01	; 1
    9bba:	99 27       	eor	r25, r25
    9bbc:	89 2b       	or	r24, r25
    9bbe:	89 f1       	breq	.+98     	; 0x9c22 <board_init+0xbb4>
		if (flags & IOPORT_INIT_HIGH) {
    9bc0:	8b ad       	ldd	r24, Y+59	; 0x3b
    9bc2:	9c ad       	ldd	r25, Y+60	; 0x3c
    9bc4:	82 70       	andi	r24, 0x02	; 2
    9bc6:	99 27       	eor	r25, r25
    9bc8:	89 2b       	or	r24, r25
    9bca:	71 f0       	breq	.+28     	; 0x9be8 <board_init+0xb7a>
			*((uint8_t *)port + 2) |= pin_mask;
    9bcc:	88 ad       	ldd	r24, Y+56	; 0x38
    9bce:	99 ad       	ldd	r25, Y+57	; 0x39
    9bd0:	02 96       	adiw	r24, 0x02	; 2
    9bd2:	28 ad       	ldd	r18, Y+56	; 0x38
    9bd4:	39 ad       	ldd	r19, Y+57	; 0x39
    9bd6:	2e 5f       	subi	r18, 0xFE	; 254
    9bd8:	3f 4f       	sbci	r19, 0xFF	; 255
    9bda:	f9 01       	movw	r30, r18
    9bdc:	30 81       	ld	r19, Z
    9bde:	2a ad       	ldd	r18, Y+58	; 0x3a
    9be0:	23 2b       	or	r18, r19
    9be2:	fc 01       	movw	r30, r24
    9be4:	20 83       	st	Z, r18
    9be6:	0f c0       	rjmp	.+30     	; 0x9c06 <board_init+0xb98>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9be8:	88 ad       	ldd	r24, Y+56	; 0x38
    9bea:	99 ad       	ldd	r25, Y+57	; 0x39
    9bec:	02 96       	adiw	r24, 0x02	; 2
    9bee:	28 ad       	ldd	r18, Y+56	; 0x38
    9bf0:	39 ad       	ldd	r19, Y+57	; 0x39
    9bf2:	2e 5f       	subi	r18, 0xFE	; 254
    9bf4:	3f 4f       	sbci	r19, 0xFF	; 255
    9bf6:	f9 01       	movw	r30, r18
    9bf8:	20 81       	ld	r18, Z
    9bfa:	32 2f       	mov	r19, r18
    9bfc:	2a ad       	ldd	r18, Y+58	; 0x3a
    9bfe:	20 95       	com	r18
    9c00:	23 23       	and	r18, r19
    9c02:	fc 01       	movw	r30, r24
    9c04:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9c06:	88 ad       	ldd	r24, Y+56	; 0x38
    9c08:	99 ad       	ldd	r25, Y+57	; 0x39
    9c0a:	01 96       	adiw	r24, 0x01	; 1
    9c0c:	28 ad       	ldd	r18, Y+56	; 0x38
    9c0e:	39 ad       	ldd	r19, Y+57	; 0x39
    9c10:	2f 5f       	subi	r18, 0xFF	; 255
    9c12:	3f 4f       	sbci	r19, 0xFF	; 255
    9c14:	f9 01       	movw	r30, r18
    9c16:	30 81       	ld	r19, Z
    9c18:	2a ad       	ldd	r18, Y+58	; 0x3a
    9c1a:	23 2b       	or	r18, r19
    9c1c:	fc 01       	movw	r30, r24
    9c1e:	20 83       	st	Z, r18
    9c20:	32 c0       	rjmp	.+100    	; 0x9c86 <board_init+0xc18>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9c22:	88 ad       	ldd	r24, Y+56	; 0x38
    9c24:	99 ad       	ldd	r25, Y+57	; 0x39
    9c26:	01 96       	adiw	r24, 0x01	; 1
    9c28:	28 ad       	ldd	r18, Y+56	; 0x38
    9c2a:	39 ad       	ldd	r19, Y+57	; 0x39
    9c2c:	2f 5f       	subi	r18, 0xFF	; 255
    9c2e:	3f 4f       	sbci	r19, 0xFF	; 255
    9c30:	f9 01       	movw	r30, r18
    9c32:	20 81       	ld	r18, Z
    9c34:	32 2f       	mov	r19, r18
    9c36:	2a ad       	ldd	r18, Y+58	; 0x3a
    9c38:	20 95       	com	r18
    9c3a:	23 23       	and	r18, r19
    9c3c:	fc 01       	movw	r30, r24
    9c3e:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9c40:	8b ad       	ldd	r24, Y+59	; 0x3b
    9c42:	9c ad       	ldd	r25, Y+60	; 0x3c
    9c44:	84 70       	andi	r24, 0x04	; 4
    9c46:	99 27       	eor	r25, r25
    9c48:	89 2b       	or	r24, r25
    9c4a:	71 f0       	breq	.+28     	; 0x9c68 <board_init+0xbfa>
			*((uint8_t *)port + 2) |= pin_mask;
    9c4c:	88 ad       	ldd	r24, Y+56	; 0x38
    9c4e:	99 ad       	ldd	r25, Y+57	; 0x39
    9c50:	02 96       	adiw	r24, 0x02	; 2
    9c52:	28 ad       	ldd	r18, Y+56	; 0x38
    9c54:	39 ad       	ldd	r19, Y+57	; 0x39
    9c56:	2e 5f       	subi	r18, 0xFE	; 254
    9c58:	3f 4f       	sbci	r19, 0xFF	; 255
    9c5a:	f9 01       	movw	r30, r18
    9c5c:	30 81       	ld	r19, Z
    9c5e:	2a ad       	ldd	r18, Y+58	; 0x3a
    9c60:	23 2b       	or	r18, r19
    9c62:	fc 01       	movw	r30, r24
    9c64:	20 83       	st	Z, r18
    9c66:	0f c0       	rjmp	.+30     	; 0x9c86 <board_init+0xc18>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9c68:	88 ad       	ldd	r24, Y+56	; 0x38
    9c6a:	99 ad       	ldd	r25, Y+57	; 0x39
    9c6c:	02 96       	adiw	r24, 0x02	; 2
    9c6e:	28 ad       	ldd	r18, Y+56	; 0x38
    9c70:	39 ad       	ldd	r19, Y+57	; 0x39
    9c72:	2e 5f       	subi	r18, 0xFE	; 254
    9c74:	3f 4f       	sbci	r19, 0xFF	; 255
    9c76:	f9 01       	movw	r30, r18
    9c78:	20 81       	ld	r18, Z
    9c7a:	32 2f       	mov	r19, r18
    9c7c:	2a ad       	ldd	r18, Y+58	; 0x3a
    9c7e:	20 95       	com	r18
    9c80:	23 23       	and	r18, r19
    9c82:	fc 01       	movw	r30, r24
    9c84:	20 83       	st	Z, r18
    9c86:	8b e1       	ldi	r24, 0x1B	; 27
    9c88:	8f 83       	std	Y+7, r24	; 0x07
    9c8a:	83 e0       	ldi	r24, 0x03	; 3
    9c8c:	90 e0       	ldi	r25, 0x00	; 0
    9c8e:	9a a7       	std	Y+42, r25	; 0x2a
    9c90:	89 a7       	std	Y+41, r24	; 0x29
    9c92:	8f 81       	ldd	r24, Y+7	; 0x07
    9c94:	8b a7       	std	Y+43, r24	; 0x2b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9c96:	8b a5       	ldd	r24, Y+43	; 0x2b
    9c98:	88 2f       	mov	r24, r24
    9c9a:	90 e0       	ldi	r25, 0x00	; 0
    9c9c:	9c 01       	movw	r18, r24
    9c9e:	27 70       	andi	r18, 0x07	; 7
    9ca0:	33 27       	eor	r19, r19
    9ca2:	81 e0       	ldi	r24, 0x01	; 1
    9ca4:	90 e0       	ldi	r25, 0x00	; 0
    9ca6:	02 c0       	rjmp	.+4      	; 0x9cac <board_init+0xc3e>
    9ca8:	88 0f       	add	r24, r24
    9caa:	99 1f       	adc	r25, r25
    9cac:	2a 95       	dec	r18
    9cae:	e2 f7       	brpl	.-8      	; 0x9ca8 <board_init+0xc3a>
    9cb0:	48 2f       	mov	r20, r24
    9cb2:	8f 81       	ldd	r24, Y+7	; 0x07
    9cb4:	8c a7       	std	Y+44, r24	; 0x2c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9cb6:	8c a5       	ldd	r24, Y+44	; 0x2c
    9cb8:	86 95       	lsr	r24
    9cba:	86 95       	lsr	r24
    9cbc:	86 95       	lsr	r24
    9cbe:	8d a7       	std	Y+45, r24	; 0x2d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9cc0:	8d a5       	ldd	r24, Y+45	; 0x2d
    9cc2:	28 2f       	mov	r18, r24
    9cc4:	30 e0       	ldi	r19, 0x00	; 0
    9cc6:	c9 01       	movw	r24, r18
    9cc8:	88 0f       	add	r24, r24
    9cca:	99 1f       	adc	r25, r25
    9ccc:	82 0f       	add	r24, r18
    9cce:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9cd0:	80 96       	adiw	r24, 0x20	; 32
    9cd2:	9f a7       	std	Y+47, r25	; 0x2f
    9cd4:	8e a7       	std	Y+46, r24	; 0x2e
    9cd6:	48 ab       	std	Y+48, r20	; 0x30
    9cd8:	89 a5       	ldd	r24, Y+41	; 0x29
    9cda:	9a a5       	ldd	r25, Y+42	; 0x2a
    9cdc:	9a ab       	std	Y+50, r25	; 0x32
    9cde:	89 ab       	std	Y+49, r24	; 0x31
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9ce0:	89 a9       	ldd	r24, Y+49	; 0x31
    9ce2:	9a a9       	ldd	r25, Y+50	; 0x32
    9ce4:	81 70       	andi	r24, 0x01	; 1
    9ce6:	99 27       	eor	r25, r25
    9ce8:	89 2b       	or	r24, r25
    9cea:	89 f1       	breq	.+98     	; 0x9d4e <board_init+0xce0>
		if (flags & IOPORT_INIT_HIGH) {
    9cec:	89 a9       	ldd	r24, Y+49	; 0x31
    9cee:	9a a9       	ldd	r25, Y+50	; 0x32
    9cf0:	82 70       	andi	r24, 0x02	; 2
    9cf2:	99 27       	eor	r25, r25
    9cf4:	89 2b       	or	r24, r25
    9cf6:	71 f0       	breq	.+28     	; 0x9d14 <board_init+0xca6>
			*((uint8_t *)port + 2) |= pin_mask;
    9cf8:	8e a5       	ldd	r24, Y+46	; 0x2e
    9cfa:	9f a5       	ldd	r25, Y+47	; 0x2f
    9cfc:	02 96       	adiw	r24, 0x02	; 2
    9cfe:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d00:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d02:	2e 5f       	subi	r18, 0xFE	; 254
    9d04:	3f 4f       	sbci	r19, 0xFF	; 255
    9d06:	f9 01       	movw	r30, r18
    9d08:	30 81       	ld	r19, Z
    9d0a:	28 a9       	ldd	r18, Y+48	; 0x30
    9d0c:	23 2b       	or	r18, r19
    9d0e:	fc 01       	movw	r30, r24
    9d10:	20 83       	st	Z, r18
    9d12:	0f c0       	rjmp	.+30     	; 0x9d32 <board_init+0xcc4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9d14:	8e a5       	ldd	r24, Y+46	; 0x2e
    9d16:	9f a5       	ldd	r25, Y+47	; 0x2f
    9d18:	02 96       	adiw	r24, 0x02	; 2
    9d1a:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d1c:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d1e:	2e 5f       	subi	r18, 0xFE	; 254
    9d20:	3f 4f       	sbci	r19, 0xFF	; 255
    9d22:	f9 01       	movw	r30, r18
    9d24:	20 81       	ld	r18, Z
    9d26:	32 2f       	mov	r19, r18
    9d28:	28 a9       	ldd	r18, Y+48	; 0x30
    9d2a:	20 95       	com	r18
    9d2c:	23 23       	and	r18, r19
    9d2e:	fc 01       	movw	r30, r24
    9d30:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9d32:	8e a5       	ldd	r24, Y+46	; 0x2e
    9d34:	9f a5       	ldd	r25, Y+47	; 0x2f
    9d36:	01 96       	adiw	r24, 0x01	; 1
    9d38:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d3a:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d3c:	2f 5f       	subi	r18, 0xFF	; 255
    9d3e:	3f 4f       	sbci	r19, 0xFF	; 255
    9d40:	f9 01       	movw	r30, r18
    9d42:	30 81       	ld	r19, Z
    9d44:	28 a9       	ldd	r18, Y+48	; 0x30
    9d46:	23 2b       	or	r18, r19
    9d48:	fc 01       	movw	r30, r24
    9d4a:	20 83       	st	Z, r18
    9d4c:	32 c0       	rjmp	.+100    	; 0x9db2 <board_init+0xd44>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9d4e:	8e a5       	ldd	r24, Y+46	; 0x2e
    9d50:	9f a5       	ldd	r25, Y+47	; 0x2f
    9d52:	01 96       	adiw	r24, 0x01	; 1
    9d54:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d56:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d58:	2f 5f       	subi	r18, 0xFF	; 255
    9d5a:	3f 4f       	sbci	r19, 0xFF	; 255
    9d5c:	f9 01       	movw	r30, r18
    9d5e:	20 81       	ld	r18, Z
    9d60:	32 2f       	mov	r19, r18
    9d62:	28 a9       	ldd	r18, Y+48	; 0x30
    9d64:	20 95       	com	r18
    9d66:	23 23       	and	r18, r19
    9d68:	fc 01       	movw	r30, r24
    9d6a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9d6c:	89 a9       	ldd	r24, Y+49	; 0x31
    9d6e:	9a a9       	ldd	r25, Y+50	; 0x32
    9d70:	84 70       	andi	r24, 0x04	; 4
    9d72:	99 27       	eor	r25, r25
    9d74:	89 2b       	or	r24, r25
    9d76:	71 f0       	breq	.+28     	; 0x9d94 <board_init+0xd26>
			*((uint8_t *)port + 2) |= pin_mask;
    9d78:	8e a5       	ldd	r24, Y+46	; 0x2e
    9d7a:	9f a5       	ldd	r25, Y+47	; 0x2f
    9d7c:	02 96       	adiw	r24, 0x02	; 2
    9d7e:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d80:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d82:	2e 5f       	subi	r18, 0xFE	; 254
    9d84:	3f 4f       	sbci	r19, 0xFF	; 255
    9d86:	f9 01       	movw	r30, r18
    9d88:	30 81       	ld	r19, Z
    9d8a:	28 a9       	ldd	r18, Y+48	; 0x30
    9d8c:	23 2b       	or	r18, r19
    9d8e:	fc 01       	movw	r30, r24
    9d90:	20 83       	st	Z, r18
    9d92:	0f c0       	rjmp	.+30     	; 0x9db2 <board_init+0xd44>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9d94:	8e a5       	ldd	r24, Y+46	; 0x2e
    9d96:	9f a5       	ldd	r25, Y+47	; 0x2f
    9d98:	02 96       	adiw	r24, 0x02	; 2
    9d9a:	2e a5       	ldd	r18, Y+46	; 0x2e
    9d9c:	3f a5       	ldd	r19, Y+47	; 0x2f
    9d9e:	2e 5f       	subi	r18, 0xFE	; 254
    9da0:	3f 4f       	sbci	r19, 0xFF	; 255
    9da2:	f9 01       	movw	r30, r18
    9da4:	20 81       	ld	r18, Z
    9da6:	32 2f       	mov	r19, r18
    9da8:	28 a9       	ldd	r18, Y+48	; 0x30
    9daa:	20 95       	com	r18
    9dac:	23 23       	and	r18, r19
    9dae:	fc 01       	movw	r30, r24
    9db0:	20 83       	st	Z, r18
    9db2:	8a e1       	ldi	r24, 0x1A	; 26
    9db4:	88 87       	std	Y+8, r24	; 0x08
    9db6:	18 a2       	std	Y+32, r1	; 0x20
    9db8:	1f 8e       	std	Y+31, r1	; 0x1f
    9dba:	88 85       	ldd	r24, Y+8	; 0x08
    9dbc:	89 a3       	std	Y+33, r24	; 0x21
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9dbe:	89 a1       	ldd	r24, Y+33	; 0x21
    9dc0:	88 2f       	mov	r24, r24
    9dc2:	90 e0       	ldi	r25, 0x00	; 0
    9dc4:	9c 01       	movw	r18, r24
    9dc6:	27 70       	andi	r18, 0x07	; 7
    9dc8:	33 27       	eor	r19, r19
    9dca:	81 e0       	ldi	r24, 0x01	; 1
    9dcc:	90 e0       	ldi	r25, 0x00	; 0
    9dce:	02 c0       	rjmp	.+4      	; 0x9dd4 <board_init+0xd66>
    9dd0:	88 0f       	add	r24, r24
    9dd2:	99 1f       	adc	r25, r25
    9dd4:	2a 95       	dec	r18
    9dd6:	e2 f7       	brpl	.-8      	; 0x9dd0 <board_init+0xd62>
    9dd8:	48 2f       	mov	r20, r24
    9dda:	88 85       	ldd	r24, Y+8	; 0x08
    9ddc:	8a a3       	std	Y+34, r24	; 0x22
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9dde:	8a a1       	ldd	r24, Y+34	; 0x22
    9de0:	86 95       	lsr	r24
    9de2:	86 95       	lsr	r24
    9de4:	86 95       	lsr	r24
    9de6:	8b a3       	std	Y+35, r24	; 0x23
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9de8:	8b a1       	ldd	r24, Y+35	; 0x23
    9dea:	28 2f       	mov	r18, r24
    9dec:	30 e0       	ldi	r19, 0x00	; 0
    9dee:	c9 01       	movw	r24, r18
    9df0:	88 0f       	add	r24, r24
    9df2:	99 1f       	adc	r25, r25
    9df4:	82 0f       	add	r24, r18
    9df6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9df8:	80 96       	adiw	r24, 0x20	; 32
    9dfa:	9d a3       	std	Y+37, r25	; 0x25
    9dfc:	8c a3       	std	Y+36, r24	; 0x24
    9dfe:	4e a3       	std	Y+38, r20	; 0x26
    9e00:	8f 8d       	ldd	r24, Y+31	; 0x1f
    9e02:	98 a1       	ldd	r25, Y+32	; 0x20
    9e04:	98 a7       	std	Y+40, r25	; 0x28
    9e06:	8f a3       	std	Y+39, r24	; 0x27
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9e08:	8f a1       	ldd	r24, Y+39	; 0x27
    9e0a:	98 a5       	ldd	r25, Y+40	; 0x28
    9e0c:	81 70       	andi	r24, 0x01	; 1
    9e0e:	99 27       	eor	r25, r25
    9e10:	89 2b       	or	r24, r25
    9e12:	89 f1       	breq	.+98     	; 0x9e76 <board_init+0xe08>
		if (flags & IOPORT_INIT_HIGH) {
    9e14:	8f a1       	ldd	r24, Y+39	; 0x27
    9e16:	98 a5       	ldd	r25, Y+40	; 0x28
    9e18:	82 70       	andi	r24, 0x02	; 2
    9e1a:	99 27       	eor	r25, r25
    9e1c:	89 2b       	or	r24, r25
    9e1e:	71 f0       	breq	.+28     	; 0x9e3c <board_init+0xdce>
			*((uint8_t *)port + 2) |= pin_mask;
    9e20:	8c a1       	ldd	r24, Y+36	; 0x24
    9e22:	9d a1       	ldd	r25, Y+37	; 0x25
    9e24:	02 96       	adiw	r24, 0x02	; 2
    9e26:	2c a1       	ldd	r18, Y+36	; 0x24
    9e28:	3d a1       	ldd	r19, Y+37	; 0x25
    9e2a:	2e 5f       	subi	r18, 0xFE	; 254
    9e2c:	3f 4f       	sbci	r19, 0xFF	; 255
    9e2e:	f9 01       	movw	r30, r18
    9e30:	30 81       	ld	r19, Z
    9e32:	2e a1       	ldd	r18, Y+38	; 0x26
    9e34:	23 2b       	or	r18, r19
    9e36:	fc 01       	movw	r30, r24
    9e38:	20 83       	st	Z, r18
    9e3a:	0f c0       	rjmp	.+30     	; 0x9e5a <board_init+0xdec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9e3c:	8c a1       	ldd	r24, Y+36	; 0x24
    9e3e:	9d a1       	ldd	r25, Y+37	; 0x25
    9e40:	02 96       	adiw	r24, 0x02	; 2
    9e42:	2c a1       	ldd	r18, Y+36	; 0x24
    9e44:	3d a1       	ldd	r19, Y+37	; 0x25
    9e46:	2e 5f       	subi	r18, 0xFE	; 254
    9e48:	3f 4f       	sbci	r19, 0xFF	; 255
    9e4a:	f9 01       	movw	r30, r18
    9e4c:	20 81       	ld	r18, Z
    9e4e:	32 2f       	mov	r19, r18
    9e50:	2e a1       	ldd	r18, Y+38	; 0x26
    9e52:	20 95       	com	r18
    9e54:	23 23       	and	r18, r19
    9e56:	fc 01       	movw	r30, r24
    9e58:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9e5a:	8c a1       	ldd	r24, Y+36	; 0x24
    9e5c:	9d a1       	ldd	r25, Y+37	; 0x25
    9e5e:	01 96       	adiw	r24, 0x01	; 1
    9e60:	2c a1       	ldd	r18, Y+36	; 0x24
    9e62:	3d a1       	ldd	r19, Y+37	; 0x25
    9e64:	2f 5f       	subi	r18, 0xFF	; 255
    9e66:	3f 4f       	sbci	r19, 0xFF	; 255
    9e68:	f9 01       	movw	r30, r18
    9e6a:	30 81       	ld	r19, Z
    9e6c:	2e a1       	ldd	r18, Y+38	; 0x26
    9e6e:	23 2b       	or	r18, r19
    9e70:	fc 01       	movw	r30, r24
    9e72:	20 83       	st	Z, r18
    9e74:	32 c0       	rjmp	.+100    	; 0x9eda <board_init+0xe6c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9e76:	8c a1       	ldd	r24, Y+36	; 0x24
    9e78:	9d a1       	ldd	r25, Y+37	; 0x25
    9e7a:	01 96       	adiw	r24, 0x01	; 1
    9e7c:	2c a1       	ldd	r18, Y+36	; 0x24
    9e7e:	3d a1       	ldd	r19, Y+37	; 0x25
    9e80:	2f 5f       	subi	r18, 0xFF	; 255
    9e82:	3f 4f       	sbci	r19, 0xFF	; 255
    9e84:	f9 01       	movw	r30, r18
    9e86:	20 81       	ld	r18, Z
    9e88:	32 2f       	mov	r19, r18
    9e8a:	2e a1       	ldd	r18, Y+38	; 0x26
    9e8c:	20 95       	com	r18
    9e8e:	23 23       	and	r18, r19
    9e90:	fc 01       	movw	r30, r24
    9e92:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9e94:	8f a1       	ldd	r24, Y+39	; 0x27
    9e96:	98 a5       	ldd	r25, Y+40	; 0x28
    9e98:	84 70       	andi	r24, 0x04	; 4
    9e9a:	99 27       	eor	r25, r25
    9e9c:	89 2b       	or	r24, r25
    9e9e:	71 f0       	breq	.+28     	; 0x9ebc <board_init+0xe4e>
			*((uint8_t *)port + 2) |= pin_mask;
    9ea0:	8c a1       	ldd	r24, Y+36	; 0x24
    9ea2:	9d a1       	ldd	r25, Y+37	; 0x25
    9ea4:	02 96       	adiw	r24, 0x02	; 2
    9ea6:	2c a1       	ldd	r18, Y+36	; 0x24
    9ea8:	3d a1       	ldd	r19, Y+37	; 0x25
    9eaa:	2e 5f       	subi	r18, 0xFE	; 254
    9eac:	3f 4f       	sbci	r19, 0xFF	; 255
    9eae:	f9 01       	movw	r30, r18
    9eb0:	30 81       	ld	r19, Z
    9eb2:	2e a1       	ldd	r18, Y+38	; 0x26
    9eb4:	23 2b       	or	r18, r19
    9eb6:	fc 01       	movw	r30, r24
    9eb8:	20 83       	st	Z, r18
    9eba:	0f c0       	rjmp	.+30     	; 0x9eda <board_init+0xe6c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9ebc:	8c a1       	ldd	r24, Y+36	; 0x24
    9ebe:	9d a1       	ldd	r25, Y+37	; 0x25
    9ec0:	02 96       	adiw	r24, 0x02	; 2
    9ec2:	2c a1       	ldd	r18, Y+36	; 0x24
    9ec4:	3d a1       	ldd	r19, Y+37	; 0x25
    9ec6:	2e 5f       	subi	r18, 0xFE	; 254
    9ec8:	3f 4f       	sbci	r19, 0xFF	; 255
    9eca:	f9 01       	movw	r30, r18
    9ecc:	20 81       	ld	r18, Z
    9ece:	32 2f       	mov	r19, r18
    9ed0:	2e a1       	ldd	r18, Y+38	; 0x26
    9ed2:	20 95       	com	r18
    9ed4:	23 23       	and	r18, r19
    9ed6:	fc 01       	movw	r30, r24
    9ed8:	20 83       	st	Z, r18
    9eda:	85 e3       	ldi	r24, 0x35	; 53
    9edc:	89 87       	std	Y+9, r24	; 0x09
    9ede:	83 e0       	ldi	r24, 0x03	; 3
    9ee0:	90 e0       	ldi	r25, 0x00	; 0
    9ee2:	9e 8b       	std	Y+22, r25	; 0x16
    9ee4:	8d 8b       	std	Y+21, r24	; 0x15
    9ee6:	89 85       	ldd	r24, Y+9	; 0x09
    9ee8:	8f 8b       	std	Y+23, r24	; 0x17
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    9eea:	8f 89       	ldd	r24, Y+23	; 0x17
    9eec:	88 2f       	mov	r24, r24
    9eee:	90 e0       	ldi	r25, 0x00	; 0
    9ef0:	9c 01       	movw	r18, r24
    9ef2:	27 70       	andi	r18, 0x07	; 7
    9ef4:	33 27       	eor	r19, r19
    9ef6:	81 e0       	ldi	r24, 0x01	; 1
    9ef8:	90 e0       	ldi	r25, 0x00	; 0
    9efa:	02 c0       	rjmp	.+4      	; 0x9f00 <board_init+0xe92>
    9efc:	88 0f       	add	r24, r24
    9efe:	99 1f       	adc	r25, r25
    9f00:	2a 95       	dec	r18
    9f02:	e2 f7       	brpl	.-8      	; 0x9efc <board_init+0xe8e>
    9f04:	48 2f       	mov	r20, r24
    9f06:	89 85       	ldd	r24, Y+9	; 0x09
    9f08:	88 8f       	std	Y+24, r24	; 0x18
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    9f0a:	88 8d       	ldd	r24, Y+24	; 0x18
    9f0c:	86 95       	lsr	r24
    9f0e:	86 95       	lsr	r24
    9f10:	86 95       	lsr	r24
    9f12:	89 8f       	std	Y+25, r24	; 0x19
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    9f14:	89 8d       	ldd	r24, Y+25	; 0x19
    9f16:	28 2f       	mov	r18, r24
    9f18:	30 e0       	ldi	r19, 0x00	; 0
    9f1a:	c9 01       	movw	r24, r18
    9f1c:	88 0f       	add	r24, r24
    9f1e:	99 1f       	adc	r25, r25
    9f20:	82 0f       	add	r24, r18
    9f22:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    9f24:	80 96       	adiw	r24, 0x20	; 32
    9f26:	9b 8f       	std	Y+27, r25	; 0x1b
    9f28:	8a 8f       	std	Y+26, r24	; 0x1a
    9f2a:	4c 8f       	std	Y+28, r20	; 0x1c
    9f2c:	8d 89       	ldd	r24, Y+21	; 0x15
    9f2e:	9e 89       	ldd	r25, Y+22	; 0x16
    9f30:	9e 8f       	std	Y+30, r25	; 0x1e
    9f32:	8d 8f       	std	Y+29, r24	; 0x1d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    9f34:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9f36:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9f38:	81 70       	andi	r24, 0x01	; 1
    9f3a:	99 27       	eor	r25, r25
    9f3c:	89 2b       	or	r24, r25
    9f3e:	89 f1       	breq	.+98     	; 0x9fa2 <board_init+0xf34>
		if (flags & IOPORT_INIT_HIGH) {
    9f40:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9f42:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9f44:	82 70       	andi	r24, 0x02	; 2
    9f46:	99 27       	eor	r25, r25
    9f48:	89 2b       	or	r24, r25
    9f4a:	71 f0       	breq	.+28     	; 0x9f68 <board_init+0xefa>
			*((uint8_t *)port + 2) |= pin_mask;
    9f4c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9f4e:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9f50:	02 96       	adiw	r24, 0x02	; 2
    9f52:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9f54:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9f56:	2e 5f       	subi	r18, 0xFE	; 254
    9f58:	3f 4f       	sbci	r19, 0xFF	; 255
    9f5a:	f9 01       	movw	r30, r18
    9f5c:	30 81       	ld	r19, Z
    9f5e:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9f60:	23 2b       	or	r18, r19
    9f62:	fc 01       	movw	r30, r24
    9f64:	20 83       	st	Z, r18
    9f66:	0f c0       	rjmp	.+30     	; 0x9f86 <board_init+0xf18>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9f68:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9f6a:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9f6c:	02 96       	adiw	r24, 0x02	; 2
    9f6e:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9f70:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9f72:	2e 5f       	subi	r18, 0xFE	; 254
    9f74:	3f 4f       	sbci	r19, 0xFF	; 255
    9f76:	f9 01       	movw	r30, r18
    9f78:	20 81       	ld	r18, Z
    9f7a:	32 2f       	mov	r19, r18
    9f7c:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9f7e:	20 95       	com	r18
    9f80:	23 23       	and	r18, r19
    9f82:	fc 01       	movw	r30, r24
    9f84:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    9f86:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9f88:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9f8a:	01 96       	adiw	r24, 0x01	; 1
    9f8c:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9f8e:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9f90:	2f 5f       	subi	r18, 0xFF	; 255
    9f92:	3f 4f       	sbci	r19, 0xFF	; 255
    9f94:	f9 01       	movw	r30, r18
    9f96:	30 81       	ld	r19, Z
    9f98:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9f9a:	23 2b       	or	r18, r19
    9f9c:	fc 01       	movw	r30, r24
    9f9e:	20 83       	st	Z, r18
    9fa0:	32 c0       	rjmp	.+100    	; 0xa006 <board_init+0xf98>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    9fa2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9fa4:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9fa6:	01 96       	adiw	r24, 0x01	; 1
    9fa8:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9faa:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9fac:	2f 5f       	subi	r18, 0xFF	; 255
    9fae:	3f 4f       	sbci	r19, 0xFF	; 255
    9fb0:	f9 01       	movw	r30, r18
    9fb2:	20 81       	ld	r18, Z
    9fb4:	32 2f       	mov	r19, r18
    9fb6:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9fb8:	20 95       	com	r18
    9fba:	23 23       	and	r18, r19
    9fbc:	fc 01       	movw	r30, r24
    9fbe:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    9fc0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9fc2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9fc4:	84 70       	andi	r24, 0x04	; 4
    9fc6:	99 27       	eor	r25, r25
    9fc8:	89 2b       	or	r24, r25
    9fca:	71 f0       	breq	.+28     	; 0x9fe8 <board_init+0xf7a>
			*((uint8_t *)port + 2) |= pin_mask;
    9fcc:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9fce:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9fd0:	02 96       	adiw	r24, 0x02	; 2
    9fd2:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9fd4:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9fd6:	2e 5f       	subi	r18, 0xFE	; 254
    9fd8:	3f 4f       	sbci	r19, 0xFF	; 255
    9fda:	f9 01       	movw	r30, r18
    9fdc:	30 81       	ld	r19, Z
    9fde:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9fe0:	23 2b       	or	r18, r19
    9fe2:	fc 01       	movw	r30, r24
    9fe4:	20 83       	st	Z, r18
    9fe6:	0f c0       	rjmp	.+30     	; 0xa006 <board_init+0xf98>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    9fe8:	8a 8d       	ldd	r24, Y+26	; 0x1a
    9fea:	9b 8d       	ldd	r25, Y+27	; 0x1b
    9fec:	02 96       	adiw	r24, 0x02	; 2
    9fee:	2a 8d       	ldd	r18, Y+26	; 0x1a
    9ff0:	3b 8d       	ldd	r19, Y+27	; 0x1b
    9ff2:	2e 5f       	subi	r18, 0xFE	; 254
    9ff4:	3f 4f       	sbci	r19, 0xFF	; 255
    9ff6:	f9 01       	movw	r30, r18
    9ff8:	20 81       	ld	r18, Z
    9ffa:	32 2f       	mov	r19, r18
    9ffc:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9ffe:	20 95       	com	r18
    a000:	23 23       	and	r18, r19
    a002:	fc 01       	movw	r30, r24
    a004:	20 83       	st	Z, r18
    a006:	8d e1       	ldi	r24, 0x1D	; 29
    a008:	8a 87       	std	Y+10, r24	; 0x0a
    a00a:	83 e0       	ldi	r24, 0x03	; 3
    a00c:	90 e0       	ldi	r25, 0x00	; 0
    a00e:	9c 87       	std	Y+12, r25	; 0x0c
    a010:	8b 87       	std	Y+11, r24	; 0x0b
    a012:	8a 85       	ldd	r24, Y+10	; 0x0a
    a014:	8d 87       	std	Y+13, r24	; 0x0d
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    a016:	8d 85       	ldd	r24, Y+13	; 0x0d
    a018:	88 2f       	mov	r24, r24
    a01a:	90 e0       	ldi	r25, 0x00	; 0
    a01c:	9c 01       	movw	r18, r24
    a01e:	27 70       	andi	r18, 0x07	; 7
    a020:	33 27       	eor	r19, r19
    a022:	81 e0       	ldi	r24, 0x01	; 1
    a024:	90 e0       	ldi	r25, 0x00	; 0
    a026:	02 c0       	rjmp	.+4      	; 0xa02c <board_init+0xfbe>
    a028:	88 0f       	add	r24, r24
    a02a:	99 1f       	adc	r25, r25
    a02c:	2a 95       	dec	r18
    a02e:	e2 f7       	brpl	.-8      	; 0xa028 <board_init+0xfba>
    a030:	48 2f       	mov	r20, r24
    a032:	8a 85       	ldd	r24, Y+10	; 0x0a
    a034:	8e 87       	std	Y+14, r24	; 0x0e
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    a036:	8e 85       	ldd	r24, Y+14	; 0x0e
    a038:	86 95       	lsr	r24
    a03a:	86 95       	lsr	r24
    a03c:	86 95       	lsr	r24
    a03e:	8f 87       	std	Y+15, r24	; 0x0f
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    a040:	8f 85       	ldd	r24, Y+15	; 0x0f
    a042:	28 2f       	mov	r18, r24
    a044:	30 e0       	ldi	r19, 0x00	; 0
    a046:	c9 01       	movw	r24, r18
    a048:	88 0f       	add	r24, r24
    a04a:	99 1f       	adc	r25, r25
    a04c:	82 0f       	add	r24, r18
    a04e:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    a050:	80 96       	adiw	r24, 0x20	; 32
    a052:	99 8b       	std	Y+17, r25	; 0x11
    a054:	88 8b       	std	Y+16, r24	; 0x10
    a056:	4a 8b       	std	Y+18, r20	; 0x12
    a058:	8b 85       	ldd	r24, Y+11	; 0x0b
    a05a:	9c 85       	ldd	r25, Y+12	; 0x0c
    a05c:	9c 8b       	std	Y+20, r25	; 0x14
    a05e:	8b 8b       	std	Y+19, r24	; 0x13
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    a060:	8b 89       	ldd	r24, Y+19	; 0x13
    a062:	9c 89       	ldd	r25, Y+20	; 0x14
    a064:	81 70       	andi	r24, 0x01	; 1
    a066:	99 27       	eor	r25, r25
    a068:	89 2b       	or	r24, r25
    a06a:	89 f1       	breq	.+98     	; 0xa0ce <board_init+0x1060>
		if (flags & IOPORT_INIT_HIGH) {
    a06c:	8b 89       	ldd	r24, Y+19	; 0x13
    a06e:	9c 89       	ldd	r25, Y+20	; 0x14
    a070:	82 70       	andi	r24, 0x02	; 2
    a072:	99 27       	eor	r25, r25
    a074:	89 2b       	or	r24, r25
    a076:	71 f0       	breq	.+28     	; 0xa094 <board_init+0x1026>
			*((uint8_t *)port + 2) |= pin_mask;
    a078:	88 89       	ldd	r24, Y+16	; 0x10
    a07a:	99 89       	ldd	r25, Y+17	; 0x11
    a07c:	02 96       	adiw	r24, 0x02	; 2
    a07e:	28 89       	ldd	r18, Y+16	; 0x10
    a080:	39 89       	ldd	r19, Y+17	; 0x11
    a082:	2e 5f       	subi	r18, 0xFE	; 254
    a084:	3f 4f       	sbci	r19, 0xFF	; 255
    a086:	f9 01       	movw	r30, r18
    a088:	30 81       	ld	r19, Z
    a08a:	2a 89       	ldd	r18, Y+18	; 0x12
    a08c:	23 2b       	or	r18, r19
    a08e:	fc 01       	movw	r30, r24
    a090:	20 83       	st	Z, r18
    a092:	0f c0       	rjmp	.+30     	; 0xa0b2 <board_init+0x1044>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    a094:	88 89       	ldd	r24, Y+16	; 0x10
    a096:	99 89       	ldd	r25, Y+17	; 0x11
    a098:	02 96       	adiw	r24, 0x02	; 2
    a09a:	28 89       	ldd	r18, Y+16	; 0x10
    a09c:	39 89       	ldd	r19, Y+17	; 0x11
    a09e:	2e 5f       	subi	r18, 0xFE	; 254
    a0a0:	3f 4f       	sbci	r19, 0xFF	; 255
    a0a2:	f9 01       	movw	r30, r18
    a0a4:	20 81       	ld	r18, Z
    a0a6:	32 2f       	mov	r19, r18
    a0a8:	2a 89       	ldd	r18, Y+18	; 0x12
    a0aa:	20 95       	com	r18
    a0ac:	23 23       	and	r18, r19
    a0ae:	fc 01       	movw	r30, r24
    a0b0:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    a0b2:	88 89       	ldd	r24, Y+16	; 0x10
    a0b4:	99 89       	ldd	r25, Y+17	; 0x11
    a0b6:	01 96       	adiw	r24, 0x01	; 1
    a0b8:	28 89       	ldd	r18, Y+16	; 0x10
    a0ba:	39 89       	ldd	r19, Y+17	; 0x11
    a0bc:	2f 5f       	subi	r18, 0xFF	; 255
    a0be:	3f 4f       	sbci	r19, 0xFF	; 255
    a0c0:	f9 01       	movw	r30, r18
    a0c2:	30 81       	ld	r19, Z
    a0c4:	2a 89       	ldd	r18, Y+18	; 0x12
    a0c6:	23 2b       	or	r18, r19
    a0c8:	fc 01       	movw	r30, r24
    a0ca:	20 83       	st	Z, r18
#endif
#ifdef EXT_RF_FRONT_END_CTRL
	ioport_configure_pin(RF_FRONT_END_EN, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(RF_FRONT_END_LNA_EN, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
#endif
}
    a0cc:	32 c0       	rjmp	.+100    	; 0xa132 <board_init+0x10c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    a0ce:	88 89       	ldd	r24, Y+16	; 0x10
    a0d0:	99 89       	ldd	r25, Y+17	; 0x11
    a0d2:	01 96       	adiw	r24, 0x01	; 1
    a0d4:	28 89       	ldd	r18, Y+16	; 0x10
    a0d6:	39 89       	ldd	r19, Y+17	; 0x11
    a0d8:	2f 5f       	subi	r18, 0xFF	; 255
    a0da:	3f 4f       	sbci	r19, 0xFF	; 255
    a0dc:	f9 01       	movw	r30, r18
    a0de:	20 81       	ld	r18, Z
    a0e0:	32 2f       	mov	r19, r18
    a0e2:	2a 89       	ldd	r18, Y+18	; 0x12
    a0e4:	20 95       	com	r18
    a0e6:	23 23       	and	r18, r19
    a0e8:	fc 01       	movw	r30, r24
    a0ea:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    a0ec:	8b 89       	ldd	r24, Y+19	; 0x13
    a0ee:	9c 89       	ldd	r25, Y+20	; 0x14
    a0f0:	84 70       	andi	r24, 0x04	; 4
    a0f2:	99 27       	eor	r25, r25
    a0f4:	89 2b       	or	r24, r25
    a0f6:	71 f0       	breq	.+28     	; 0xa114 <board_init+0x10a6>
			*((uint8_t *)port + 2) |= pin_mask;
    a0f8:	88 89       	ldd	r24, Y+16	; 0x10
    a0fa:	99 89       	ldd	r25, Y+17	; 0x11
    a0fc:	02 96       	adiw	r24, 0x02	; 2
    a0fe:	28 89       	ldd	r18, Y+16	; 0x10
    a100:	39 89       	ldd	r19, Y+17	; 0x11
    a102:	2e 5f       	subi	r18, 0xFE	; 254
    a104:	3f 4f       	sbci	r19, 0xFF	; 255
    a106:	f9 01       	movw	r30, r18
    a108:	30 81       	ld	r19, Z
    a10a:	2a 89       	ldd	r18, Y+18	; 0x12
    a10c:	23 2b       	or	r18, r19
    a10e:	fc 01       	movw	r30, r24
    a110:	20 83       	st	Z, r18
    a112:	0f c0       	rjmp	.+30     	; 0xa132 <board_init+0x10c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    a114:	88 89       	ldd	r24, Y+16	; 0x10
    a116:	99 89       	ldd	r25, Y+17	; 0x11
    a118:	02 96       	adiw	r24, 0x02	; 2
    a11a:	28 89       	ldd	r18, Y+16	; 0x10
    a11c:	39 89       	ldd	r19, Y+17	; 0x11
    a11e:	2e 5f       	subi	r18, 0xFE	; 254
    a120:	3f 4f       	sbci	r19, 0xFF	; 255
    a122:	f9 01       	movw	r30, r18
    a124:	20 81       	ld	r18, Z
    a126:	32 2f       	mov	r19, r18
    a128:	2a 89       	ldd	r18, Y+18	; 0x12
    a12a:	20 95       	com	r18
    a12c:	23 23       	and	r18, r19
    a12e:	fc 01       	movw	r30, r24
    a130:	20 83       	st	Z, r18
    a132:	00 00       	nop
    a134:	c2 59       	subi	r28, 0x92	; 146
    a136:	df 4f       	sbci	r29, 0xFF	; 255
    a138:	0f b6       	in	r0, 0x3f	; 63
    a13a:	f8 94       	cli
    a13c:	de bf       	out	0x3e, r29	; 62
    a13e:	0f be       	out	0x3f, r0	; 63
    a140:	cd bf       	out	0x3d, r28	; 61
    a142:	df 91       	pop	r29
    a144:	cf 91       	pop	r28
    a146:	08 95       	ret

0000a148 <common_tc_read_count>:
    a148:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <tmr_read_count>
    a14c:	20 91 de 02 	lds	r18, 0x02DE	; 0x8002de <timer_mul_var>
    a150:	22 23       	and	r18, r18
    a152:	c9 f0       	breq	.+50     	; 0xa186 <common_tc_read_count+0x3e>
    a154:	e0 91 76 3a 	lds	r30, 0x3A76	; 0x803a76 <timer_multiplier>
    a158:	40 e0       	ldi	r20, 0x00	; 0
    a15a:	f0 91 de 02 	lds	r31, 0x02DE	; 0x8002de <timer_mul_var>
    a15e:	6e 2f       	mov	r22, r30
    a160:	74 2f       	mov	r23, r20
    a162:	0e 94 5d 57 	call	0xaeba	; 0xaeba <__udivmodhi4>
    a166:	9b 01       	movw	r18, r22
    a168:	8f ef       	ldi	r24, 0xFF	; 255
    a16a:	9f ef       	ldi	r25, 0xFF	; 255
    a16c:	6e 2f       	mov	r22, r30
    a16e:	74 2f       	mov	r23, r20
    a170:	0e 94 5d 57 	call	0xaeba	; 0xaeba <__udivmodhi4>
    a174:	f6 9f       	mul	r31, r22
    a176:	c0 01       	movw	r24, r0
    a178:	f7 9f       	mul	r31, r23
    a17a:	90 0d       	add	r25, r0
    a17c:	11 24       	eor	r1, r1
    a17e:	b9 01       	movw	r22, r18
    a180:	68 0f       	add	r22, r24
    a182:	79 1f       	adc	r23, r25
    a184:	05 c0       	rjmp	.+10     	; 0xa190 <common_tc_read_count+0x48>
    a186:	60 91 76 3a 	lds	r22, 0x3A76	; 0x803a76 <timer_multiplier>
    a18a:	70 e0       	ldi	r23, 0x00	; 0
    a18c:	0e 94 5d 57 	call	0xaeba	; 0xaeba <__udivmodhi4>
    a190:	86 2f       	mov	r24, r22
    a192:	97 2f       	mov	r25, r23
    a194:	08 95       	ret

0000a196 <common_tc_compare_stop>:
    a196:	0e 94 4a 2f 	call	0x5e94	; 0x5e94 <tmr_disable_cc_interrupt>
    a19a:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <save_cpu_interrupt>
    a19e:	10 92 da 02 	sts	0x02DA, r1	; 0x8002da <__data_end>
    a1a2:	10 92 db 02 	sts	0x02DB, r1	; 0x8002db <__data_end+0x1>
    a1a6:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <__data_end+0x2>
    a1aa:	10 92 dd 02 	sts	0x02DD, r1	; 0x8002dd <__data_end+0x3>
    a1ae:	10 92 e0 02 	sts	0x02E0, r1	; 0x8002e0 <compare_value+0x1>
    a1b2:	10 92 df 02 	sts	0x02DF, r1	; 0x8002df <compare_value>
    a1b6:	0e 94 a4 2f 	call	0x5f48	; 0x5f48 <restore_cpu_interrupt>
    a1ba:	08 95       	ret

0000a1bc <common_tc_overflow_stop>:
    a1bc:	0e 94 6a 2f 	call	0x5ed4	; 0x5ed4 <tmr_disable_ovf_interrupt>
    a1c0:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <timer_mul_var>
    a1c4:	08 95       	ret

0000a1c6 <common_tc_stop>:
    a1c6:	0e 94 cb 50 	call	0xa196	; 0xa196 <common_tc_compare_stop>
    a1ca:	0e 94 de 50 	call	0xa1bc	; 0xa1bc <common_tc_overflow_stop>
    a1ce:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <tmr_stop>
    a1d2:	08 95       	ret

0000a1d4 <common_tc_delay>:
    a1d4:	0f 93       	push	r16
    a1d6:	1f 93       	push	r17
    a1d8:	8c 01       	movw	r16, r24
    a1da:	0e 94 3f 2f 	call	0x5e7e	; 0x5e7e <tmr_read_count>
    a1de:	ac 01       	movw	r20, r24
    a1e0:	a0 91 76 3a 	lds	r26, 0x3A76	; 0x803a76 <timer_multiplier>
    a1e4:	98 01       	movw	r18, r16
    a1e6:	b0 e0       	ldi	r27, 0x00	; 0
    a1e8:	0e 94 9c 57 	call	0xaf38	; 0xaf38 <__umulhisi3>
    a1ec:	8b 01       	movw	r16, r22
    a1ee:	9c 01       	movw	r18, r24
    a1f0:	04 0f       	add	r16, r20
    a1f2:	15 1f       	adc	r17, r21
    a1f4:	21 1d       	adc	r18, r1
    a1f6:	31 1d       	adc	r19, r1
    a1f8:	00 93 da 02 	sts	0x02DA, r16	; 0x8002da <__data_end>
    a1fc:	10 93 db 02 	sts	0x02DB, r17	; 0x8002db <__data_end+0x1>
    a200:	20 93 dc 02 	sts	0x02DC, r18	; 0x8002dc <__data_end+0x2>
    a204:	30 93 dd 02 	sts	0x02DD, r19	; 0x8002dd <__data_end+0x3>
    a208:	00 91 da 02 	lds	r16, 0x02DA	; 0x8002da <__data_end>
    a20c:	10 91 db 02 	lds	r17, 0x02DB	; 0x8002db <__data_end+0x1>
    a210:	20 91 dc 02 	lds	r18, 0x02DC	; 0x8002dc <__data_end+0x2>
    a214:	30 91 dd 02 	lds	r19, 0x02DD	; 0x8002dd <__data_end+0x3>
    a218:	89 01       	movw	r16, r18
    a21a:	22 27       	eor	r18, r18
    a21c:	33 27       	eor	r19, r19
    a21e:	00 93 da 02 	sts	0x02DA, r16	; 0x8002da <__data_end>
    a222:	10 93 db 02 	sts	0x02DB, r17	; 0x8002db <__data_end+0x1>
    a226:	20 93 dc 02 	sts	0x02DC, r18	; 0x8002dc <__data_end+0x2>
    a22a:	30 93 dd 02 	sts	0x02DD, r19	; 0x8002dd <__data_end+0x3>
    a22e:	00 91 da 02 	lds	r16, 0x02DA	; 0x8002da <__data_end>
    a232:	10 91 db 02 	lds	r17, 0x02DB	; 0x8002db <__data_end+0x1>
    a236:	20 91 dc 02 	lds	r18, 0x02DC	; 0x8002dc <__data_end+0x2>
    a23a:	30 91 dd 02 	lds	r19, 0x02DD	; 0x8002dd <__data_end+0x3>
    a23e:	01 2b       	or	r16, r17
    a240:	02 2b       	or	r16, r18
    a242:	03 2b       	or	r16, r19
    a244:	99 f0       	breq	.+38     	; 0xa26c <common_tc_delay+0x98>
    a246:	00 91 da 02 	lds	r16, 0x02DA	; 0x8002da <__data_end>
    a24a:	10 91 db 02 	lds	r17, 0x02DB	; 0x8002db <__data_end+0x1>
    a24e:	20 91 dc 02 	lds	r18, 0x02DC	; 0x8002dc <__data_end+0x2>
    a252:	30 91 dd 02 	lds	r19, 0x02DD	; 0x8002dd <__data_end+0x3>
    a256:	6f 5f       	subi	r22, 0xFF	; 255
    a258:	7f 4f       	sbci	r23, 0xFF	; 255
    a25a:	46 0f       	add	r20, r22
    a25c:	57 1f       	adc	r21, r23
    a25e:	50 93 e0 02 	sts	0x02E0, r21	; 0x8002e0 <compare_value+0x1>
    a262:	40 93 df 02 	sts	0x02DF, r20	; 0x8002df <compare_value>
    a266:	0e 94 4a 2f 	call	0x5e94	; 0x5e94 <tmr_disable_cc_interrupt>
    a26a:	08 c0       	rjmp	.+16     	; 0xa27c <common_tc_delay+0xa8>
    a26c:	64 0f       	add	r22, r20
    a26e:	75 1f       	adc	r23, r21
    a270:	70 93 e0 02 	sts	0x02E0, r23	; 0x8002e0 <compare_value+0x1>
    a274:	60 93 df 02 	sts	0x02DF, r22	; 0x8002df <compare_value>
    a278:	0e 94 5a 2f 	call	0x5eb4	; 0x5eb4 <tmr_enable_cc_interrupt>
    a27c:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <compare_value>
    a280:	90 91 e0 02 	lds	r25, 0x02E0	; 0x8002e0 <compare_value+0x1>
    a284:	84 36       	cpi	r24, 0x64	; 100
    a286:	91 05       	cpc	r25, r1
    a288:	30 f4       	brcc	.+12     	; 0xa296 <common_tc_delay+0xc2>
    a28a:	8c 59       	subi	r24, 0x9C	; 156
    a28c:	9f 4f       	sbci	r25, 0xFF	; 255
    a28e:	90 93 e0 02 	sts	0x02E0, r25	; 0x8002e0 <compare_value+0x1>
    a292:	80 93 df 02 	sts	0x02DF, r24	; 0x8002df <compare_value>
    a296:	80 91 df 02 	lds	r24, 0x02DF	; 0x8002df <compare_value>
    a29a:	90 91 e0 02 	lds	r25, 0x02E0	; 0x8002e0 <compare_value+0x1>
    a29e:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <tmr_write_cmpreg>
    a2a2:	1f 91       	pop	r17
    a2a4:	0f 91       	pop	r16
    a2a6:	08 95       	ret

0000a2a8 <common_tc_init>:
    a2a8:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <timer_mul_var>
    a2ac:	0e 94 b2 2f 	call	0x5f64	; 0x5f64 <tmr_init>
    a2b0:	80 93 76 3a 	sts	0x3A76, r24	; 0x803a76 <timer_multiplier>
    a2b4:	08 95       	ret

0000a2b6 <tmr_ovf_callback>:
    a2b6:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <__data_end>
    a2ba:	90 91 db 02 	lds	r25, 0x02DB	; 0x8002db <__data_end+0x1>
    a2be:	a0 91 dc 02 	lds	r26, 0x02DC	; 0x8002dc <__data_end+0x2>
    a2c2:	b0 91 dd 02 	lds	r27, 0x02DD	; 0x8002dd <__data_end+0x3>
    a2c6:	89 2b       	or	r24, r25
    a2c8:	8a 2b       	or	r24, r26
    a2ca:	8b 2b       	or	r24, r27
    a2cc:	c9 f0       	breq	.+50     	; 0xa300 <tmr_ovf_callback+0x4a>
    a2ce:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <__data_end>
    a2d2:	90 91 db 02 	lds	r25, 0x02DB	; 0x8002db <__data_end+0x1>
    a2d6:	a0 91 dc 02 	lds	r26, 0x02DC	; 0x8002dc <__data_end+0x2>
    a2da:	b0 91 dd 02 	lds	r27, 0x02DD	; 0x8002dd <__data_end+0x3>
    a2de:	01 97       	sbiw	r24, 0x01	; 1
    a2e0:	a1 09       	sbc	r26, r1
    a2e2:	b1 09       	sbc	r27, r1
    a2e4:	80 93 da 02 	sts	0x02DA, r24	; 0x8002da <__data_end>
    a2e8:	90 93 db 02 	sts	0x02DB, r25	; 0x8002db <__data_end+0x1>
    a2ec:	a0 93 dc 02 	sts	0x02DC, r26	; 0x8002dc <__data_end+0x2>
    a2f0:	b0 93 dd 02 	sts	0x02DD, r27	; 0x8002dd <__data_end+0x3>
    a2f4:	89 2b       	or	r24, r25
    a2f6:	8a 2b       	or	r24, r26
    a2f8:	8b 2b       	or	r24, r27
    a2fa:	11 f4       	brne	.+4      	; 0xa300 <tmr_ovf_callback+0x4a>
    a2fc:	0e 94 5a 2f 	call	0x5eb4	; 0x5eb4 <tmr_enable_cc_interrupt>
    a300:	80 91 de 02 	lds	r24, 0x02DE	; 0x8002de <timer_mul_var>
    a304:	8f 5f       	subi	r24, 0xFF	; 255
    a306:	80 93 de 02 	sts	0x02DE, r24	; 0x8002de <timer_mul_var>
    a30a:	90 91 76 3a 	lds	r25, 0x3A76	; 0x803a76 <timer_multiplier>
    a30e:	89 17       	cp	r24, r25
    a310:	48 f0       	brcs	.+18     	; 0xa324 <tmr_ovf_callback+0x6e>
    a312:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <timer_mul_var>
    a316:	e0 91 e1 02 	lds	r30, 0x02E1	; 0x8002e1 <common_tc_ovf_callback>
    a31a:	f0 91 e2 02 	lds	r31, 0x02E2	; 0x8002e2 <common_tc_ovf_callback+0x1>
    a31e:	30 97       	sbiw	r30, 0x00	; 0
    a320:	09 f0       	breq	.+2      	; 0xa324 <tmr_ovf_callback+0x6e>
    a322:	09 95       	icall
    a324:	08 95       	ret

0000a326 <tmr_cca_callback>:
    a326:	0e 94 4a 2f 	call	0x5e94	; 0x5e94 <tmr_disable_cc_interrupt>
    a32a:	e0 91 e3 02 	lds	r30, 0x02E3	; 0x8002e3 <common_tc_cca_callback>
    a32e:	f0 91 e4 02 	lds	r31, 0x02E4	; 0x8002e4 <common_tc_cca_callback+0x1>
    a332:	30 97       	sbiw	r30, 0x00	; 0
    a334:	09 f0       	breq	.+2      	; 0xa338 <tmr_cca_callback+0x12>
    a336:	09 95       	icall
    a338:	08 95       	ret

0000a33a <set_common_tc_overflow_callback>:
    a33a:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <common_tc_ovf_callback+0x1>
    a33e:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <common_tc_ovf_callback>
    a342:	08 95       	ret

0000a344 <set_common_tc_expiry_callback>:
    a344:	90 93 e4 02 	sts	0x02E4, r25	; 0x8002e4 <common_tc_cca_callback+0x1>
    a348:	80 93 e3 02 	sts	0x02E3, r24	; 0x8002e3 <common_tc_cca_callback>
    a34c:	08 95       	ret

0000a34e <vfprintf>:
    a34e:	2f 92       	push	r2
    a350:	3f 92       	push	r3
    a352:	4f 92       	push	r4
    a354:	5f 92       	push	r5
    a356:	6f 92       	push	r6
    a358:	7f 92       	push	r7
    a35a:	8f 92       	push	r8
    a35c:	9f 92       	push	r9
    a35e:	af 92       	push	r10
    a360:	bf 92       	push	r11
    a362:	cf 92       	push	r12
    a364:	df 92       	push	r13
    a366:	ef 92       	push	r14
    a368:	ff 92       	push	r15
    a36a:	0f 93       	push	r16
    a36c:	1f 93       	push	r17
    a36e:	cf 93       	push	r28
    a370:	df 93       	push	r29
    a372:	cd b7       	in	r28, 0x3d	; 61
    a374:	de b7       	in	r29, 0x3e	; 62
    a376:	60 97       	sbiw	r28, 0x10	; 16
    a378:	0f b6       	in	r0, 0x3f	; 63
    a37a:	f8 94       	cli
    a37c:	de bf       	out	0x3e, r29	; 62
    a37e:	0f be       	out	0x3f, r0	; 63
    a380:	cd bf       	out	0x3d, r28	; 61
    a382:	7c 01       	movw	r14, r24
    a384:	1b 01       	movw	r2, r22
    a386:	6a 01       	movw	r12, r20
    a388:	fc 01       	movw	r30, r24
    a38a:	17 82       	std	Z+7, r1	; 0x07
    a38c:	16 82       	std	Z+6, r1	; 0x06
    a38e:	83 81       	ldd	r24, Z+3	; 0x03
    a390:	81 ff       	sbrs	r24, 1
    a392:	44 c3       	rjmp	.+1672   	; 0xaa1c <vfprintf+0x6ce>
    a394:	9e 01       	movw	r18, r28
    a396:	2f 5f       	subi	r18, 0xFF	; 255
    a398:	3f 4f       	sbci	r19, 0xFF	; 255
    a39a:	39 01       	movw	r6, r18
    a39c:	f7 01       	movw	r30, r14
    a39e:	93 81       	ldd	r25, Z+3	; 0x03
    a3a0:	f1 01       	movw	r30, r2
    a3a2:	93 fd       	sbrc	r25, 3
    a3a4:	85 91       	lpm	r24, Z+
    a3a6:	93 ff       	sbrs	r25, 3
    a3a8:	81 91       	ld	r24, Z+
    a3aa:	1f 01       	movw	r2, r30
    a3ac:	88 23       	and	r24, r24
    a3ae:	09 f4       	brne	.+2      	; 0xa3b2 <vfprintf+0x64>
    a3b0:	31 c3       	rjmp	.+1634   	; 0xaa14 <vfprintf+0x6c6>
    a3b2:	85 32       	cpi	r24, 0x25	; 37
    a3b4:	39 f4       	brne	.+14     	; 0xa3c4 <vfprintf+0x76>
    a3b6:	93 fd       	sbrc	r25, 3
    a3b8:	85 91       	lpm	r24, Z+
    a3ba:	93 ff       	sbrs	r25, 3
    a3bc:	81 91       	ld	r24, Z+
    a3be:	1f 01       	movw	r2, r30
    a3c0:	85 32       	cpi	r24, 0x25	; 37
    a3c2:	39 f4       	brne	.+14     	; 0xa3d2 <vfprintf+0x84>
    a3c4:	b7 01       	movw	r22, r14
    a3c6:	90 e0       	ldi	r25, 0x00	; 0
    a3c8:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a3cc:	56 01       	movw	r10, r12
    a3ce:	65 01       	movw	r12, r10
    a3d0:	e5 cf       	rjmp	.-54     	; 0xa39c <vfprintf+0x4e>
    a3d2:	10 e0       	ldi	r17, 0x00	; 0
    a3d4:	51 2c       	mov	r5, r1
    a3d6:	91 2c       	mov	r9, r1
    a3d8:	ff e1       	ldi	r31, 0x1F	; 31
    a3da:	f9 15       	cp	r31, r9
    a3dc:	d8 f0       	brcs	.+54     	; 0xa414 <vfprintf+0xc6>
    a3de:	8b 32       	cpi	r24, 0x2B	; 43
    a3e0:	79 f0       	breq	.+30     	; 0xa400 <vfprintf+0xb2>
    a3e2:	38 f4       	brcc	.+14     	; 0xa3f2 <vfprintf+0xa4>
    a3e4:	80 32       	cpi	r24, 0x20	; 32
    a3e6:	79 f0       	breq	.+30     	; 0xa406 <vfprintf+0xb8>
    a3e8:	83 32       	cpi	r24, 0x23	; 35
    a3ea:	a1 f4       	brne	.+40     	; 0xa414 <vfprintf+0xc6>
    a3ec:	f9 2d       	mov	r31, r9
    a3ee:	f0 61       	ori	r31, 0x10	; 16
    a3f0:	2e c0       	rjmp	.+92     	; 0xa44e <vfprintf+0x100>
    a3f2:	8d 32       	cpi	r24, 0x2D	; 45
    a3f4:	61 f0       	breq	.+24     	; 0xa40e <vfprintf+0xc0>
    a3f6:	80 33       	cpi	r24, 0x30	; 48
    a3f8:	69 f4       	brne	.+26     	; 0xa414 <vfprintf+0xc6>
    a3fa:	29 2d       	mov	r18, r9
    a3fc:	21 60       	ori	r18, 0x01	; 1
    a3fe:	2d c0       	rjmp	.+90     	; 0xa45a <vfprintf+0x10c>
    a400:	39 2d       	mov	r19, r9
    a402:	32 60       	ori	r19, 0x02	; 2
    a404:	93 2e       	mov	r9, r19
    a406:	89 2d       	mov	r24, r9
    a408:	84 60       	ori	r24, 0x04	; 4
    a40a:	98 2e       	mov	r9, r24
    a40c:	2a c0       	rjmp	.+84     	; 0xa462 <vfprintf+0x114>
    a40e:	e9 2d       	mov	r30, r9
    a410:	e8 60       	ori	r30, 0x08	; 8
    a412:	15 c0       	rjmp	.+42     	; 0xa43e <vfprintf+0xf0>
    a414:	97 fc       	sbrc	r9, 7
    a416:	2d c0       	rjmp	.+90     	; 0xa472 <vfprintf+0x124>
    a418:	20 ed       	ldi	r18, 0xD0	; 208
    a41a:	28 0f       	add	r18, r24
    a41c:	2a 30       	cpi	r18, 0x0A	; 10
    a41e:	88 f4       	brcc	.+34     	; 0xa442 <vfprintf+0xf4>
    a420:	96 fe       	sbrs	r9, 6
    a422:	06 c0       	rjmp	.+12     	; 0xa430 <vfprintf+0xe2>
    a424:	3a e0       	ldi	r19, 0x0A	; 10
    a426:	13 9f       	mul	r17, r19
    a428:	20 0d       	add	r18, r0
    a42a:	11 24       	eor	r1, r1
    a42c:	12 2f       	mov	r17, r18
    a42e:	19 c0       	rjmp	.+50     	; 0xa462 <vfprintf+0x114>
    a430:	8a e0       	ldi	r24, 0x0A	; 10
    a432:	58 9e       	mul	r5, r24
    a434:	20 0d       	add	r18, r0
    a436:	11 24       	eor	r1, r1
    a438:	52 2e       	mov	r5, r18
    a43a:	e9 2d       	mov	r30, r9
    a43c:	e0 62       	ori	r30, 0x20	; 32
    a43e:	9e 2e       	mov	r9, r30
    a440:	10 c0       	rjmp	.+32     	; 0xa462 <vfprintf+0x114>
    a442:	8e 32       	cpi	r24, 0x2E	; 46
    a444:	31 f4       	brne	.+12     	; 0xa452 <vfprintf+0x104>
    a446:	96 fc       	sbrc	r9, 6
    a448:	e5 c2       	rjmp	.+1482   	; 0xaa14 <vfprintf+0x6c6>
    a44a:	f9 2d       	mov	r31, r9
    a44c:	f0 64       	ori	r31, 0x40	; 64
    a44e:	9f 2e       	mov	r9, r31
    a450:	08 c0       	rjmp	.+16     	; 0xa462 <vfprintf+0x114>
    a452:	8c 36       	cpi	r24, 0x6C	; 108
    a454:	21 f4       	brne	.+8      	; 0xa45e <vfprintf+0x110>
    a456:	29 2d       	mov	r18, r9
    a458:	20 68       	ori	r18, 0x80	; 128
    a45a:	92 2e       	mov	r9, r18
    a45c:	02 c0       	rjmp	.+4      	; 0xa462 <vfprintf+0x114>
    a45e:	88 36       	cpi	r24, 0x68	; 104
    a460:	41 f4       	brne	.+16     	; 0xa472 <vfprintf+0x124>
    a462:	f1 01       	movw	r30, r2
    a464:	93 fd       	sbrc	r25, 3
    a466:	85 91       	lpm	r24, Z+
    a468:	93 ff       	sbrs	r25, 3
    a46a:	81 91       	ld	r24, Z+
    a46c:	1f 01       	movw	r2, r30
    a46e:	81 11       	cpse	r24, r1
    a470:	b3 cf       	rjmp	.-154    	; 0xa3d8 <vfprintf+0x8a>
    a472:	9b eb       	ldi	r25, 0xBB	; 187
    a474:	98 0f       	add	r25, r24
    a476:	93 30       	cpi	r25, 0x03	; 3
    a478:	20 f4       	brcc	.+8      	; 0xa482 <vfprintf+0x134>
    a47a:	99 2d       	mov	r25, r9
    a47c:	90 61       	ori	r25, 0x10	; 16
    a47e:	80 5e       	subi	r24, 0xE0	; 224
    a480:	07 c0       	rjmp	.+14     	; 0xa490 <vfprintf+0x142>
    a482:	9b e9       	ldi	r25, 0x9B	; 155
    a484:	98 0f       	add	r25, r24
    a486:	93 30       	cpi	r25, 0x03	; 3
    a488:	08 f0       	brcs	.+2      	; 0xa48c <vfprintf+0x13e>
    a48a:	66 c1       	rjmp	.+716    	; 0xa758 <vfprintf+0x40a>
    a48c:	99 2d       	mov	r25, r9
    a48e:	9f 7e       	andi	r25, 0xEF	; 239
    a490:	96 ff       	sbrs	r25, 6
    a492:	16 e0       	ldi	r17, 0x06	; 6
    a494:	9f 73       	andi	r25, 0x3F	; 63
    a496:	99 2e       	mov	r9, r25
    a498:	85 36       	cpi	r24, 0x65	; 101
    a49a:	19 f4       	brne	.+6      	; 0xa4a2 <vfprintf+0x154>
    a49c:	90 64       	ori	r25, 0x40	; 64
    a49e:	99 2e       	mov	r9, r25
    a4a0:	08 c0       	rjmp	.+16     	; 0xa4b2 <vfprintf+0x164>
    a4a2:	86 36       	cpi	r24, 0x66	; 102
    a4a4:	21 f4       	brne	.+8      	; 0xa4ae <vfprintf+0x160>
    a4a6:	39 2f       	mov	r19, r25
    a4a8:	30 68       	ori	r19, 0x80	; 128
    a4aa:	93 2e       	mov	r9, r19
    a4ac:	02 c0       	rjmp	.+4      	; 0xa4b2 <vfprintf+0x164>
    a4ae:	11 11       	cpse	r17, r1
    a4b0:	11 50       	subi	r17, 0x01	; 1
    a4b2:	97 fe       	sbrs	r9, 7
    a4b4:	07 c0       	rjmp	.+14     	; 0xa4c4 <vfprintf+0x176>
    a4b6:	1c 33       	cpi	r17, 0x3C	; 60
    a4b8:	50 f4       	brcc	.+20     	; 0xa4ce <vfprintf+0x180>
    a4ba:	44 24       	eor	r4, r4
    a4bc:	43 94       	inc	r4
    a4be:	41 0e       	add	r4, r17
    a4c0:	27 e0       	ldi	r18, 0x07	; 7
    a4c2:	0b c0       	rjmp	.+22     	; 0xa4da <vfprintf+0x18c>
    a4c4:	18 30       	cpi	r17, 0x08	; 8
    a4c6:	38 f0       	brcs	.+14     	; 0xa4d6 <vfprintf+0x188>
    a4c8:	27 e0       	ldi	r18, 0x07	; 7
    a4ca:	17 e0       	ldi	r17, 0x07	; 7
    a4cc:	05 c0       	rjmp	.+10     	; 0xa4d8 <vfprintf+0x18a>
    a4ce:	27 e0       	ldi	r18, 0x07	; 7
    a4d0:	9c e3       	ldi	r25, 0x3C	; 60
    a4d2:	49 2e       	mov	r4, r25
    a4d4:	02 c0       	rjmp	.+4      	; 0xa4da <vfprintf+0x18c>
    a4d6:	21 2f       	mov	r18, r17
    a4d8:	41 2c       	mov	r4, r1
    a4da:	56 01       	movw	r10, r12
    a4dc:	84 e0       	ldi	r24, 0x04	; 4
    a4de:	a8 0e       	add	r10, r24
    a4e0:	b1 1c       	adc	r11, r1
    a4e2:	f6 01       	movw	r30, r12
    a4e4:	60 81       	ld	r22, Z
    a4e6:	71 81       	ldd	r23, Z+1	; 0x01
    a4e8:	82 81       	ldd	r24, Z+2	; 0x02
    a4ea:	93 81       	ldd	r25, Z+3	; 0x03
    a4ec:	04 2d       	mov	r16, r4
    a4ee:	a3 01       	movw	r20, r6
    a4f0:	0e 94 26 59 	call	0xb24c	; 0xb24c <__ftoa_engine>
    a4f4:	6c 01       	movw	r12, r24
    a4f6:	f9 81       	ldd	r31, Y+1	; 0x01
    a4f8:	fc 87       	std	Y+12, r31	; 0x0c
    a4fa:	f0 ff       	sbrs	r31, 0
    a4fc:	02 c0       	rjmp	.+4      	; 0xa502 <vfprintf+0x1b4>
    a4fe:	f3 ff       	sbrs	r31, 3
    a500:	06 c0       	rjmp	.+12     	; 0xa50e <vfprintf+0x1c0>
    a502:	91 fc       	sbrc	r9, 1
    a504:	06 c0       	rjmp	.+12     	; 0xa512 <vfprintf+0x1c4>
    a506:	92 fe       	sbrs	r9, 2
    a508:	06 c0       	rjmp	.+12     	; 0xa516 <vfprintf+0x1c8>
    a50a:	00 e2       	ldi	r16, 0x20	; 32
    a50c:	05 c0       	rjmp	.+10     	; 0xa518 <vfprintf+0x1ca>
    a50e:	0d e2       	ldi	r16, 0x2D	; 45
    a510:	03 c0       	rjmp	.+6      	; 0xa518 <vfprintf+0x1ca>
    a512:	0b e2       	ldi	r16, 0x2B	; 43
    a514:	01 c0       	rjmp	.+2      	; 0xa518 <vfprintf+0x1ca>
    a516:	00 e0       	ldi	r16, 0x00	; 0
    a518:	8c 85       	ldd	r24, Y+12	; 0x0c
    a51a:	8c 70       	andi	r24, 0x0C	; 12
    a51c:	19 f0       	breq	.+6      	; 0xa524 <vfprintf+0x1d6>
    a51e:	01 11       	cpse	r16, r1
    a520:	5a c2       	rjmp	.+1204   	; 0xa9d6 <vfprintf+0x688>
    a522:	9b c2       	rjmp	.+1334   	; 0xaa5a <vfprintf+0x70c>
    a524:	97 fe       	sbrs	r9, 7
    a526:	10 c0       	rjmp	.+32     	; 0xa548 <vfprintf+0x1fa>
    a528:	4c 0c       	add	r4, r12
    a52a:	fc 85       	ldd	r31, Y+12	; 0x0c
    a52c:	f4 ff       	sbrs	r31, 4
    a52e:	04 c0       	rjmp	.+8      	; 0xa538 <vfprintf+0x1ea>
    a530:	8a 81       	ldd	r24, Y+2	; 0x02
    a532:	81 33       	cpi	r24, 0x31	; 49
    a534:	09 f4       	brne	.+2      	; 0xa538 <vfprintf+0x1ea>
    a536:	4a 94       	dec	r4
    a538:	14 14       	cp	r1, r4
    a53a:	74 f5       	brge	.+92     	; 0xa598 <vfprintf+0x24a>
    a53c:	28 e0       	ldi	r18, 0x08	; 8
    a53e:	24 15       	cp	r18, r4
    a540:	78 f5       	brcc	.+94     	; 0xa5a0 <vfprintf+0x252>
    a542:	88 e0       	ldi	r24, 0x08	; 8
    a544:	48 2e       	mov	r4, r24
    a546:	2c c0       	rjmp	.+88     	; 0xa5a0 <vfprintf+0x252>
    a548:	96 fc       	sbrc	r9, 6
    a54a:	2a c0       	rjmp	.+84     	; 0xa5a0 <vfprintf+0x252>
    a54c:	81 2f       	mov	r24, r17
    a54e:	90 e0       	ldi	r25, 0x00	; 0
    a550:	8c 15       	cp	r24, r12
    a552:	9d 05       	cpc	r25, r13
    a554:	9c f0       	brlt	.+38     	; 0xa57c <vfprintf+0x22e>
    a556:	3c ef       	ldi	r19, 0xFC	; 252
    a558:	c3 16       	cp	r12, r19
    a55a:	3f ef       	ldi	r19, 0xFF	; 255
    a55c:	d3 06       	cpc	r13, r19
    a55e:	74 f0       	brlt	.+28     	; 0xa57c <vfprintf+0x22e>
    a560:	89 2d       	mov	r24, r9
    a562:	80 68       	ori	r24, 0x80	; 128
    a564:	98 2e       	mov	r9, r24
    a566:	0a c0       	rjmp	.+20     	; 0xa57c <vfprintf+0x22e>
    a568:	e2 e0       	ldi	r30, 0x02	; 2
    a56a:	f0 e0       	ldi	r31, 0x00	; 0
    a56c:	ec 0f       	add	r30, r28
    a56e:	fd 1f       	adc	r31, r29
    a570:	e1 0f       	add	r30, r17
    a572:	f1 1d       	adc	r31, r1
    a574:	80 81       	ld	r24, Z
    a576:	80 33       	cpi	r24, 0x30	; 48
    a578:	19 f4       	brne	.+6      	; 0xa580 <vfprintf+0x232>
    a57a:	11 50       	subi	r17, 0x01	; 1
    a57c:	11 11       	cpse	r17, r1
    a57e:	f4 cf       	rjmp	.-24     	; 0xa568 <vfprintf+0x21a>
    a580:	97 fe       	sbrs	r9, 7
    a582:	0e c0       	rjmp	.+28     	; 0xa5a0 <vfprintf+0x252>
    a584:	44 24       	eor	r4, r4
    a586:	43 94       	inc	r4
    a588:	41 0e       	add	r4, r17
    a58a:	81 2f       	mov	r24, r17
    a58c:	90 e0       	ldi	r25, 0x00	; 0
    a58e:	c8 16       	cp	r12, r24
    a590:	d9 06       	cpc	r13, r25
    a592:	2c f4       	brge	.+10     	; 0xa59e <vfprintf+0x250>
    a594:	1c 19       	sub	r17, r12
    a596:	04 c0       	rjmp	.+8      	; 0xa5a0 <vfprintf+0x252>
    a598:	44 24       	eor	r4, r4
    a59a:	43 94       	inc	r4
    a59c:	01 c0       	rjmp	.+2      	; 0xa5a0 <vfprintf+0x252>
    a59e:	10 e0       	ldi	r17, 0x00	; 0
    a5a0:	97 fe       	sbrs	r9, 7
    a5a2:	06 c0       	rjmp	.+12     	; 0xa5b0 <vfprintf+0x262>
    a5a4:	1c 14       	cp	r1, r12
    a5a6:	1d 04       	cpc	r1, r13
    a5a8:	34 f4       	brge	.+12     	; 0xa5b6 <vfprintf+0x268>
    a5aa:	c6 01       	movw	r24, r12
    a5ac:	01 96       	adiw	r24, 0x01	; 1
    a5ae:	05 c0       	rjmp	.+10     	; 0xa5ba <vfprintf+0x26c>
    a5b0:	85 e0       	ldi	r24, 0x05	; 5
    a5b2:	90 e0       	ldi	r25, 0x00	; 0
    a5b4:	02 c0       	rjmp	.+4      	; 0xa5ba <vfprintf+0x26c>
    a5b6:	81 e0       	ldi	r24, 0x01	; 1
    a5b8:	90 e0       	ldi	r25, 0x00	; 0
    a5ba:	01 11       	cpse	r16, r1
    a5bc:	01 96       	adiw	r24, 0x01	; 1
    a5be:	11 23       	and	r17, r17
    a5c0:	31 f0       	breq	.+12     	; 0xa5ce <vfprintf+0x280>
    a5c2:	21 2f       	mov	r18, r17
    a5c4:	30 e0       	ldi	r19, 0x00	; 0
    a5c6:	2f 5f       	subi	r18, 0xFF	; 255
    a5c8:	3f 4f       	sbci	r19, 0xFF	; 255
    a5ca:	82 0f       	add	r24, r18
    a5cc:	93 1f       	adc	r25, r19
    a5ce:	25 2d       	mov	r18, r5
    a5d0:	30 e0       	ldi	r19, 0x00	; 0
    a5d2:	82 17       	cp	r24, r18
    a5d4:	93 07       	cpc	r25, r19
    a5d6:	14 f4       	brge	.+4      	; 0xa5dc <vfprintf+0x28e>
    a5d8:	58 1a       	sub	r5, r24
    a5da:	01 c0       	rjmp	.+2      	; 0xa5de <vfprintf+0x290>
    a5dc:	51 2c       	mov	r5, r1
    a5de:	89 2d       	mov	r24, r9
    a5e0:	89 70       	andi	r24, 0x09	; 9
    a5e2:	49 f4       	brne	.+18     	; 0xa5f6 <vfprintf+0x2a8>
    a5e4:	55 20       	and	r5, r5
    a5e6:	39 f0       	breq	.+14     	; 0xa5f6 <vfprintf+0x2a8>
    a5e8:	b7 01       	movw	r22, r14
    a5ea:	80 e2       	ldi	r24, 0x20	; 32
    a5ec:	90 e0       	ldi	r25, 0x00	; 0
    a5ee:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a5f2:	5a 94       	dec	r5
    a5f4:	f7 cf       	rjmp	.-18     	; 0xa5e4 <vfprintf+0x296>
    a5f6:	00 23       	and	r16, r16
    a5f8:	29 f0       	breq	.+10     	; 0xa604 <vfprintf+0x2b6>
    a5fa:	b7 01       	movw	r22, r14
    a5fc:	80 2f       	mov	r24, r16
    a5fe:	90 e0       	ldi	r25, 0x00	; 0
    a600:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a604:	93 fc       	sbrc	r9, 3
    a606:	09 c0       	rjmp	.+18     	; 0xa61a <vfprintf+0x2cc>
    a608:	55 20       	and	r5, r5
    a60a:	39 f0       	breq	.+14     	; 0xa61a <vfprintf+0x2cc>
    a60c:	b7 01       	movw	r22, r14
    a60e:	80 e3       	ldi	r24, 0x30	; 48
    a610:	90 e0       	ldi	r25, 0x00	; 0
    a612:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a616:	5a 94       	dec	r5
    a618:	f7 cf       	rjmp	.-18     	; 0xa608 <vfprintf+0x2ba>
    a61a:	97 fe       	sbrs	r9, 7
    a61c:	4c c0       	rjmp	.+152    	; 0xa6b6 <vfprintf+0x368>
    a61e:	46 01       	movw	r8, r12
    a620:	d7 fe       	sbrs	r13, 7
    a622:	02 c0       	rjmp	.+4      	; 0xa628 <vfprintf+0x2da>
    a624:	81 2c       	mov	r8, r1
    a626:	91 2c       	mov	r9, r1
    a628:	c6 01       	movw	r24, r12
    a62a:	88 19       	sub	r24, r8
    a62c:	99 09       	sbc	r25, r9
    a62e:	f3 01       	movw	r30, r6
    a630:	e8 0f       	add	r30, r24
    a632:	f9 1f       	adc	r31, r25
    a634:	fe 87       	std	Y+14, r31	; 0x0e
    a636:	ed 87       	std	Y+13, r30	; 0x0d
    a638:	96 01       	movw	r18, r12
    a63a:	24 19       	sub	r18, r4
    a63c:	31 09       	sbc	r19, r1
    a63e:	38 8b       	std	Y+16, r19	; 0x10
    a640:	2f 87       	std	Y+15, r18	; 0x0f
    a642:	01 2f       	mov	r16, r17
    a644:	10 e0       	ldi	r17, 0x00	; 0
    a646:	11 95       	neg	r17
    a648:	01 95       	neg	r16
    a64a:	11 09       	sbc	r17, r1
    a64c:	3f ef       	ldi	r19, 0xFF	; 255
    a64e:	83 16       	cp	r8, r19
    a650:	93 06       	cpc	r9, r19
    a652:	29 f4       	brne	.+10     	; 0xa65e <vfprintf+0x310>
    a654:	b7 01       	movw	r22, r14
    a656:	8e e2       	ldi	r24, 0x2E	; 46
    a658:	90 e0       	ldi	r25, 0x00	; 0
    a65a:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a65e:	c8 14       	cp	r12, r8
    a660:	d9 04       	cpc	r13, r9
    a662:	4c f0       	brlt	.+18     	; 0xa676 <vfprintf+0x328>
    a664:	8f 85       	ldd	r24, Y+15	; 0x0f
    a666:	98 89       	ldd	r25, Y+16	; 0x10
    a668:	88 15       	cp	r24, r8
    a66a:	99 05       	cpc	r25, r9
    a66c:	24 f4       	brge	.+8      	; 0xa676 <vfprintf+0x328>
    a66e:	ed 85       	ldd	r30, Y+13	; 0x0d
    a670:	fe 85       	ldd	r31, Y+14	; 0x0e
    a672:	81 81       	ldd	r24, Z+1	; 0x01
    a674:	01 c0       	rjmp	.+2      	; 0xa678 <vfprintf+0x32a>
    a676:	80 e3       	ldi	r24, 0x30	; 48
    a678:	f1 e0       	ldi	r31, 0x01	; 1
    a67a:	8f 1a       	sub	r8, r31
    a67c:	91 08       	sbc	r9, r1
    a67e:	2d 85       	ldd	r18, Y+13	; 0x0d
    a680:	3e 85       	ldd	r19, Y+14	; 0x0e
    a682:	2f 5f       	subi	r18, 0xFF	; 255
    a684:	3f 4f       	sbci	r19, 0xFF	; 255
    a686:	3e 87       	std	Y+14, r19	; 0x0e
    a688:	2d 87       	std	Y+13, r18	; 0x0d
    a68a:	80 16       	cp	r8, r16
    a68c:	91 06       	cpc	r9, r17
    a68e:	2c f0       	brlt	.+10     	; 0xa69a <vfprintf+0x34c>
    a690:	b7 01       	movw	r22, r14
    a692:	90 e0       	ldi	r25, 0x00	; 0
    a694:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a698:	d9 cf       	rjmp	.-78     	; 0xa64c <vfprintf+0x2fe>
    a69a:	c8 14       	cp	r12, r8
    a69c:	d9 04       	cpc	r13, r9
    a69e:	41 f4       	brne	.+16     	; 0xa6b0 <vfprintf+0x362>
    a6a0:	9a 81       	ldd	r25, Y+2	; 0x02
    a6a2:	96 33       	cpi	r25, 0x36	; 54
    a6a4:	20 f4       	brcc	.+8      	; 0xa6ae <vfprintf+0x360>
    a6a6:	95 33       	cpi	r25, 0x35	; 53
    a6a8:	19 f4       	brne	.+6      	; 0xa6b0 <vfprintf+0x362>
    a6aa:	3c 85       	ldd	r19, Y+12	; 0x0c
    a6ac:	34 ff       	sbrs	r19, 4
    a6ae:	81 e3       	ldi	r24, 0x31	; 49
    a6b0:	b7 01       	movw	r22, r14
    a6b2:	90 e0       	ldi	r25, 0x00	; 0
    a6b4:	4e c0       	rjmp	.+156    	; 0xa752 <vfprintf+0x404>
    a6b6:	8a 81       	ldd	r24, Y+2	; 0x02
    a6b8:	81 33       	cpi	r24, 0x31	; 49
    a6ba:	19 f0       	breq	.+6      	; 0xa6c2 <vfprintf+0x374>
    a6bc:	9c 85       	ldd	r25, Y+12	; 0x0c
    a6be:	9f 7e       	andi	r25, 0xEF	; 239
    a6c0:	9c 87       	std	Y+12, r25	; 0x0c
    a6c2:	b7 01       	movw	r22, r14
    a6c4:	90 e0       	ldi	r25, 0x00	; 0
    a6c6:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a6ca:	11 11       	cpse	r17, r1
    a6cc:	05 c0       	rjmp	.+10     	; 0xa6d8 <vfprintf+0x38a>
    a6ce:	94 fc       	sbrc	r9, 4
    a6d0:	18 c0       	rjmp	.+48     	; 0xa702 <vfprintf+0x3b4>
    a6d2:	85 e6       	ldi	r24, 0x65	; 101
    a6d4:	90 e0       	ldi	r25, 0x00	; 0
    a6d6:	17 c0       	rjmp	.+46     	; 0xa706 <vfprintf+0x3b8>
    a6d8:	b7 01       	movw	r22, r14
    a6da:	8e e2       	ldi	r24, 0x2E	; 46
    a6dc:	90 e0       	ldi	r25, 0x00	; 0
    a6de:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a6e2:	1e 5f       	subi	r17, 0xFE	; 254
    a6e4:	82 e0       	ldi	r24, 0x02	; 2
    a6e6:	01 e0       	ldi	r16, 0x01	; 1
    a6e8:	08 0f       	add	r16, r24
    a6ea:	f3 01       	movw	r30, r6
    a6ec:	e8 0f       	add	r30, r24
    a6ee:	f1 1d       	adc	r31, r1
    a6f0:	80 81       	ld	r24, Z
    a6f2:	b7 01       	movw	r22, r14
    a6f4:	90 e0       	ldi	r25, 0x00	; 0
    a6f6:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a6fa:	80 2f       	mov	r24, r16
    a6fc:	01 13       	cpse	r16, r17
    a6fe:	f3 cf       	rjmp	.-26     	; 0xa6e6 <vfprintf+0x398>
    a700:	e6 cf       	rjmp	.-52     	; 0xa6ce <vfprintf+0x380>
    a702:	85 e4       	ldi	r24, 0x45	; 69
    a704:	90 e0       	ldi	r25, 0x00	; 0
    a706:	b7 01       	movw	r22, r14
    a708:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a70c:	d7 fc       	sbrc	r13, 7
    a70e:	06 c0       	rjmp	.+12     	; 0xa71c <vfprintf+0x3ce>
    a710:	c1 14       	cp	r12, r1
    a712:	d1 04       	cpc	r13, r1
    a714:	41 f4       	brne	.+16     	; 0xa726 <vfprintf+0x3d8>
    a716:	ec 85       	ldd	r30, Y+12	; 0x0c
    a718:	e4 ff       	sbrs	r30, 4
    a71a:	05 c0       	rjmp	.+10     	; 0xa726 <vfprintf+0x3d8>
    a71c:	d1 94       	neg	r13
    a71e:	c1 94       	neg	r12
    a720:	d1 08       	sbc	r13, r1
    a722:	8d e2       	ldi	r24, 0x2D	; 45
    a724:	01 c0       	rjmp	.+2      	; 0xa728 <vfprintf+0x3da>
    a726:	8b e2       	ldi	r24, 0x2B	; 43
    a728:	b7 01       	movw	r22, r14
    a72a:	90 e0       	ldi	r25, 0x00	; 0
    a72c:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a730:	80 e3       	ldi	r24, 0x30	; 48
    a732:	2a e0       	ldi	r18, 0x0A	; 10
    a734:	c2 16       	cp	r12, r18
    a736:	d1 04       	cpc	r13, r1
    a738:	2c f0       	brlt	.+10     	; 0xa744 <vfprintf+0x3f6>
    a73a:	8f 5f       	subi	r24, 0xFF	; 255
    a73c:	fa e0       	ldi	r31, 0x0A	; 10
    a73e:	cf 1a       	sub	r12, r31
    a740:	d1 08       	sbc	r13, r1
    a742:	f7 cf       	rjmp	.-18     	; 0xa732 <vfprintf+0x3e4>
    a744:	b7 01       	movw	r22, r14
    a746:	90 e0       	ldi	r25, 0x00	; 0
    a748:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a74c:	b7 01       	movw	r22, r14
    a74e:	c6 01       	movw	r24, r12
    a750:	c0 96       	adiw	r24, 0x30	; 48
    a752:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a756:	54 c1       	rjmp	.+680    	; 0xaa00 <vfprintf+0x6b2>
    a758:	83 36       	cpi	r24, 0x63	; 99
    a75a:	31 f0       	breq	.+12     	; 0xa768 <vfprintf+0x41a>
    a75c:	83 37       	cpi	r24, 0x73	; 115
    a75e:	79 f0       	breq	.+30     	; 0xa77e <vfprintf+0x430>
    a760:	83 35       	cpi	r24, 0x53	; 83
    a762:	09 f0       	breq	.+2      	; 0xa766 <vfprintf+0x418>
    a764:	56 c0       	rjmp	.+172    	; 0xa812 <vfprintf+0x4c4>
    a766:	20 c0       	rjmp	.+64     	; 0xa7a8 <vfprintf+0x45a>
    a768:	56 01       	movw	r10, r12
    a76a:	32 e0       	ldi	r19, 0x02	; 2
    a76c:	a3 0e       	add	r10, r19
    a76e:	b1 1c       	adc	r11, r1
    a770:	f6 01       	movw	r30, r12
    a772:	80 81       	ld	r24, Z
    a774:	89 83       	std	Y+1, r24	; 0x01
    a776:	01 e0       	ldi	r16, 0x01	; 1
    a778:	10 e0       	ldi	r17, 0x00	; 0
    a77a:	63 01       	movw	r12, r6
    a77c:	12 c0       	rjmp	.+36     	; 0xa7a2 <vfprintf+0x454>
    a77e:	56 01       	movw	r10, r12
    a780:	f2 e0       	ldi	r31, 0x02	; 2
    a782:	af 0e       	add	r10, r31
    a784:	b1 1c       	adc	r11, r1
    a786:	f6 01       	movw	r30, r12
    a788:	c0 80       	ld	r12, Z
    a78a:	d1 80       	ldd	r13, Z+1	; 0x01
    a78c:	96 fe       	sbrs	r9, 6
    a78e:	03 c0       	rjmp	.+6      	; 0xa796 <vfprintf+0x448>
    a790:	61 2f       	mov	r22, r17
    a792:	70 e0       	ldi	r23, 0x00	; 0
    a794:	02 c0       	rjmp	.+4      	; 0xa79a <vfprintf+0x44c>
    a796:	6f ef       	ldi	r22, 0xFF	; 255
    a798:	7f ef       	ldi	r23, 0xFF	; 255
    a79a:	c6 01       	movw	r24, r12
    a79c:	0e 94 19 5a 	call	0xb432	; 0xb432 <strnlen>
    a7a0:	8c 01       	movw	r16, r24
    a7a2:	f9 2d       	mov	r31, r9
    a7a4:	ff 77       	andi	r31, 0x7F	; 127
    a7a6:	14 c0       	rjmp	.+40     	; 0xa7d0 <vfprintf+0x482>
    a7a8:	56 01       	movw	r10, r12
    a7aa:	22 e0       	ldi	r18, 0x02	; 2
    a7ac:	a2 0e       	add	r10, r18
    a7ae:	b1 1c       	adc	r11, r1
    a7b0:	f6 01       	movw	r30, r12
    a7b2:	c0 80       	ld	r12, Z
    a7b4:	d1 80       	ldd	r13, Z+1	; 0x01
    a7b6:	96 fe       	sbrs	r9, 6
    a7b8:	03 c0       	rjmp	.+6      	; 0xa7c0 <vfprintf+0x472>
    a7ba:	61 2f       	mov	r22, r17
    a7bc:	70 e0       	ldi	r23, 0x00	; 0
    a7be:	02 c0       	rjmp	.+4      	; 0xa7c4 <vfprintf+0x476>
    a7c0:	6f ef       	ldi	r22, 0xFF	; 255
    a7c2:	7f ef       	ldi	r23, 0xFF	; 255
    a7c4:	c6 01       	movw	r24, r12
    a7c6:	0e 94 fe 59 	call	0xb3fc	; 0xb3fc <strnlen_P>
    a7ca:	8c 01       	movw	r16, r24
    a7cc:	f9 2d       	mov	r31, r9
    a7ce:	f0 68       	ori	r31, 0x80	; 128
    a7d0:	9f 2e       	mov	r9, r31
    a7d2:	f3 fd       	sbrc	r31, 3
    a7d4:	1a c0       	rjmp	.+52     	; 0xa80a <vfprintf+0x4bc>
    a7d6:	85 2d       	mov	r24, r5
    a7d8:	90 e0       	ldi	r25, 0x00	; 0
    a7da:	08 17       	cp	r16, r24
    a7dc:	19 07       	cpc	r17, r25
    a7de:	a8 f4       	brcc	.+42     	; 0xa80a <vfprintf+0x4bc>
    a7e0:	b7 01       	movw	r22, r14
    a7e2:	80 e2       	ldi	r24, 0x20	; 32
    a7e4:	90 e0       	ldi	r25, 0x00	; 0
    a7e6:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a7ea:	5a 94       	dec	r5
    a7ec:	f4 cf       	rjmp	.-24     	; 0xa7d6 <vfprintf+0x488>
    a7ee:	f6 01       	movw	r30, r12
    a7f0:	97 fc       	sbrc	r9, 7
    a7f2:	85 91       	lpm	r24, Z+
    a7f4:	97 fe       	sbrs	r9, 7
    a7f6:	81 91       	ld	r24, Z+
    a7f8:	6f 01       	movw	r12, r30
    a7fa:	b7 01       	movw	r22, r14
    a7fc:	90 e0       	ldi	r25, 0x00	; 0
    a7fe:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a802:	51 10       	cpse	r5, r1
    a804:	5a 94       	dec	r5
    a806:	01 50       	subi	r16, 0x01	; 1
    a808:	11 09       	sbc	r17, r1
    a80a:	01 15       	cp	r16, r1
    a80c:	11 05       	cpc	r17, r1
    a80e:	79 f7       	brne	.-34     	; 0xa7ee <vfprintf+0x4a0>
    a810:	f7 c0       	rjmp	.+494    	; 0xaa00 <vfprintf+0x6b2>
    a812:	84 36       	cpi	r24, 0x64	; 100
    a814:	11 f0       	breq	.+4      	; 0xa81a <vfprintf+0x4cc>
    a816:	89 36       	cpi	r24, 0x69	; 105
    a818:	61 f5       	brne	.+88     	; 0xa872 <vfprintf+0x524>
    a81a:	56 01       	movw	r10, r12
    a81c:	97 fe       	sbrs	r9, 7
    a81e:	09 c0       	rjmp	.+18     	; 0xa832 <vfprintf+0x4e4>
    a820:	24 e0       	ldi	r18, 0x04	; 4
    a822:	a2 0e       	add	r10, r18
    a824:	b1 1c       	adc	r11, r1
    a826:	f6 01       	movw	r30, r12
    a828:	60 81       	ld	r22, Z
    a82a:	71 81       	ldd	r23, Z+1	; 0x01
    a82c:	82 81       	ldd	r24, Z+2	; 0x02
    a82e:	93 81       	ldd	r25, Z+3	; 0x03
    a830:	0a c0       	rjmp	.+20     	; 0xa846 <vfprintf+0x4f8>
    a832:	f2 e0       	ldi	r31, 0x02	; 2
    a834:	af 0e       	add	r10, r31
    a836:	b1 1c       	adc	r11, r1
    a838:	f6 01       	movw	r30, r12
    a83a:	60 81       	ld	r22, Z
    a83c:	71 81       	ldd	r23, Z+1	; 0x01
    a83e:	07 2e       	mov	r0, r23
    a840:	00 0c       	add	r0, r0
    a842:	88 0b       	sbc	r24, r24
    a844:	99 0b       	sbc	r25, r25
    a846:	f9 2d       	mov	r31, r9
    a848:	ff 76       	andi	r31, 0x6F	; 111
    a84a:	9f 2e       	mov	r9, r31
    a84c:	97 ff       	sbrs	r25, 7
    a84e:	09 c0       	rjmp	.+18     	; 0xa862 <vfprintf+0x514>
    a850:	90 95       	com	r25
    a852:	80 95       	com	r24
    a854:	70 95       	com	r23
    a856:	61 95       	neg	r22
    a858:	7f 4f       	sbci	r23, 0xFF	; 255
    a85a:	8f 4f       	sbci	r24, 0xFF	; 255
    a85c:	9f 4f       	sbci	r25, 0xFF	; 255
    a85e:	f0 68       	ori	r31, 0x80	; 128
    a860:	9f 2e       	mov	r9, r31
    a862:	2a e0       	ldi	r18, 0x0A	; 10
    a864:	30 e0       	ldi	r19, 0x00	; 0
    a866:	a3 01       	movw	r20, r6
    a868:	0e 94 bf 5a 	call	0xb57e	; 0xb57e <__ultoa_invert>
    a86c:	c8 2e       	mov	r12, r24
    a86e:	c6 18       	sub	r12, r6
    a870:	3f c0       	rjmp	.+126    	; 0xa8f0 <vfprintf+0x5a2>
    a872:	09 2d       	mov	r16, r9
    a874:	85 37       	cpi	r24, 0x75	; 117
    a876:	21 f4       	brne	.+8      	; 0xa880 <vfprintf+0x532>
    a878:	0f 7e       	andi	r16, 0xEF	; 239
    a87a:	2a e0       	ldi	r18, 0x0A	; 10
    a87c:	30 e0       	ldi	r19, 0x00	; 0
    a87e:	1d c0       	rjmp	.+58     	; 0xa8ba <vfprintf+0x56c>
    a880:	09 7f       	andi	r16, 0xF9	; 249
    a882:	8f 36       	cpi	r24, 0x6F	; 111
    a884:	91 f0       	breq	.+36     	; 0xa8aa <vfprintf+0x55c>
    a886:	18 f4       	brcc	.+6      	; 0xa88e <vfprintf+0x540>
    a888:	88 35       	cpi	r24, 0x58	; 88
    a88a:	59 f0       	breq	.+22     	; 0xa8a2 <vfprintf+0x554>
    a88c:	c3 c0       	rjmp	.+390    	; 0xaa14 <vfprintf+0x6c6>
    a88e:	80 37       	cpi	r24, 0x70	; 112
    a890:	19 f0       	breq	.+6      	; 0xa898 <vfprintf+0x54a>
    a892:	88 37       	cpi	r24, 0x78	; 120
    a894:	11 f0       	breq	.+4      	; 0xa89a <vfprintf+0x54c>
    a896:	be c0       	rjmp	.+380    	; 0xaa14 <vfprintf+0x6c6>
    a898:	00 61       	ori	r16, 0x10	; 16
    a89a:	04 ff       	sbrs	r16, 4
    a89c:	09 c0       	rjmp	.+18     	; 0xa8b0 <vfprintf+0x562>
    a89e:	04 60       	ori	r16, 0x04	; 4
    a8a0:	07 c0       	rjmp	.+14     	; 0xa8b0 <vfprintf+0x562>
    a8a2:	94 fe       	sbrs	r9, 4
    a8a4:	08 c0       	rjmp	.+16     	; 0xa8b6 <vfprintf+0x568>
    a8a6:	06 60       	ori	r16, 0x06	; 6
    a8a8:	06 c0       	rjmp	.+12     	; 0xa8b6 <vfprintf+0x568>
    a8aa:	28 e0       	ldi	r18, 0x08	; 8
    a8ac:	30 e0       	ldi	r19, 0x00	; 0
    a8ae:	05 c0       	rjmp	.+10     	; 0xa8ba <vfprintf+0x56c>
    a8b0:	20 e1       	ldi	r18, 0x10	; 16
    a8b2:	30 e0       	ldi	r19, 0x00	; 0
    a8b4:	02 c0       	rjmp	.+4      	; 0xa8ba <vfprintf+0x56c>
    a8b6:	20 e1       	ldi	r18, 0x10	; 16
    a8b8:	32 e0       	ldi	r19, 0x02	; 2
    a8ba:	56 01       	movw	r10, r12
    a8bc:	07 ff       	sbrs	r16, 7
    a8be:	09 c0       	rjmp	.+18     	; 0xa8d2 <vfprintf+0x584>
    a8c0:	84 e0       	ldi	r24, 0x04	; 4
    a8c2:	a8 0e       	add	r10, r24
    a8c4:	b1 1c       	adc	r11, r1
    a8c6:	f6 01       	movw	r30, r12
    a8c8:	60 81       	ld	r22, Z
    a8ca:	71 81       	ldd	r23, Z+1	; 0x01
    a8cc:	82 81       	ldd	r24, Z+2	; 0x02
    a8ce:	93 81       	ldd	r25, Z+3	; 0x03
    a8d0:	08 c0       	rjmp	.+16     	; 0xa8e2 <vfprintf+0x594>
    a8d2:	f2 e0       	ldi	r31, 0x02	; 2
    a8d4:	af 0e       	add	r10, r31
    a8d6:	b1 1c       	adc	r11, r1
    a8d8:	f6 01       	movw	r30, r12
    a8da:	60 81       	ld	r22, Z
    a8dc:	71 81       	ldd	r23, Z+1	; 0x01
    a8de:	80 e0       	ldi	r24, 0x00	; 0
    a8e0:	90 e0       	ldi	r25, 0x00	; 0
    a8e2:	a3 01       	movw	r20, r6
    a8e4:	0e 94 bf 5a 	call	0xb57e	; 0xb57e <__ultoa_invert>
    a8e8:	c8 2e       	mov	r12, r24
    a8ea:	c6 18       	sub	r12, r6
    a8ec:	0f 77       	andi	r16, 0x7F	; 127
    a8ee:	90 2e       	mov	r9, r16
    a8f0:	96 fe       	sbrs	r9, 6
    a8f2:	0b c0       	rjmp	.+22     	; 0xa90a <vfprintf+0x5bc>
    a8f4:	09 2d       	mov	r16, r9
    a8f6:	0e 7f       	andi	r16, 0xFE	; 254
    a8f8:	c1 16       	cp	r12, r17
    a8fa:	50 f4       	brcc	.+20     	; 0xa910 <vfprintf+0x5c2>
    a8fc:	94 fe       	sbrs	r9, 4
    a8fe:	0a c0       	rjmp	.+20     	; 0xa914 <vfprintf+0x5c6>
    a900:	92 fc       	sbrc	r9, 2
    a902:	08 c0       	rjmp	.+16     	; 0xa914 <vfprintf+0x5c6>
    a904:	09 2d       	mov	r16, r9
    a906:	0e 7e       	andi	r16, 0xEE	; 238
    a908:	05 c0       	rjmp	.+10     	; 0xa914 <vfprintf+0x5c6>
    a90a:	dc 2c       	mov	r13, r12
    a90c:	09 2d       	mov	r16, r9
    a90e:	03 c0       	rjmp	.+6      	; 0xa916 <vfprintf+0x5c8>
    a910:	dc 2c       	mov	r13, r12
    a912:	01 c0       	rjmp	.+2      	; 0xa916 <vfprintf+0x5c8>
    a914:	d1 2e       	mov	r13, r17
    a916:	04 ff       	sbrs	r16, 4
    a918:	0d c0       	rjmp	.+26     	; 0xa934 <vfprintf+0x5e6>
    a91a:	fe 01       	movw	r30, r28
    a91c:	ec 0d       	add	r30, r12
    a91e:	f1 1d       	adc	r31, r1
    a920:	80 81       	ld	r24, Z
    a922:	80 33       	cpi	r24, 0x30	; 48
    a924:	11 f4       	brne	.+4      	; 0xa92a <vfprintf+0x5dc>
    a926:	09 7e       	andi	r16, 0xE9	; 233
    a928:	09 c0       	rjmp	.+18     	; 0xa93c <vfprintf+0x5ee>
    a92a:	02 ff       	sbrs	r16, 2
    a92c:	06 c0       	rjmp	.+12     	; 0xa93a <vfprintf+0x5ec>
    a92e:	d3 94       	inc	r13
    a930:	d3 94       	inc	r13
    a932:	04 c0       	rjmp	.+8      	; 0xa93c <vfprintf+0x5ee>
    a934:	80 2f       	mov	r24, r16
    a936:	86 78       	andi	r24, 0x86	; 134
    a938:	09 f0       	breq	.+2      	; 0xa93c <vfprintf+0x5ee>
    a93a:	d3 94       	inc	r13
    a93c:	03 fd       	sbrc	r16, 3
    a93e:	11 c0       	rjmp	.+34     	; 0xa962 <vfprintf+0x614>
    a940:	00 ff       	sbrs	r16, 0
    a942:	06 c0       	rjmp	.+12     	; 0xa950 <vfprintf+0x602>
    a944:	1c 2d       	mov	r17, r12
    a946:	d5 14       	cp	r13, r5
    a948:	80 f4       	brcc	.+32     	; 0xa96a <vfprintf+0x61c>
    a94a:	15 0d       	add	r17, r5
    a94c:	1d 19       	sub	r17, r13
    a94e:	0d c0       	rjmp	.+26     	; 0xa96a <vfprintf+0x61c>
    a950:	d5 14       	cp	r13, r5
    a952:	58 f4       	brcc	.+22     	; 0xa96a <vfprintf+0x61c>
    a954:	b7 01       	movw	r22, r14
    a956:	80 e2       	ldi	r24, 0x20	; 32
    a958:	90 e0       	ldi	r25, 0x00	; 0
    a95a:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a95e:	d3 94       	inc	r13
    a960:	f7 cf       	rjmp	.-18     	; 0xa950 <vfprintf+0x602>
    a962:	d5 14       	cp	r13, r5
    a964:	10 f4       	brcc	.+4      	; 0xa96a <vfprintf+0x61c>
    a966:	5d 18       	sub	r5, r13
    a968:	01 c0       	rjmp	.+2      	; 0xa96c <vfprintf+0x61e>
    a96a:	51 2c       	mov	r5, r1
    a96c:	04 ff       	sbrs	r16, 4
    a96e:	10 c0       	rjmp	.+32     	; 0xa990 <vfprintf+0x642>
    a970:	b7 01       	movw	r22, r14
    a972:	80 e3       	ldi	r24, 0x30	; 48
    a974:	90 e0       	ldi	r25, 0x00	; 0
    a976:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a97a:	02 ff       	sbrs	r16, 2
    a97c:	17 c0       	rjmp	.+46     	; 0xa9ac <vfprintf+0x65e>
    a97e:	01 fd       	sbrc	r16, 1
    a980:	03 c0       	rjmp	.+6      	; 0xa988 <vfprintf+0x63a>
    a982:	88 e7       	ldi	r24, 0x78	; 120
    a984:	90 e0       	ldi	r25, 0x00	; 0
    a986:	02 c0       	rjmp	.+4      	; 0xa98c <vfprintf+0x63e>
    a988:	88 e5       	ldi	r24, 0x58	; 88
    a98a:	90 e0       	ldi	r25, 0x00	; 0
    a98c:	b7 01       	movw	r22, r14
    a98e:	0c c0       	rjmp	.+24     	; 0xa9a8 <vfprintf+0x65a>
    a990:	80 2f       	mov	r24, r16
    a992:	86 78       	andi	r24, 0x86	; 134
    a994:	59 f0       	breq	.+22     	; 0xa9ac <vfprintf+0x65e>
    a996:	01 ff       	sbrs	r16, 1
    a998:	02 c0       	rjmp	.+4      	; 0xa99e <vfprintf+0x650>
    a99a:	8b e2       	ldi	r24, 0x2B	; 43
    a99c:	01 c0       	rjmp	.+2      	; 0xa9a0 <vfprintf+0x652>
    a99e:	80 e2       	ldi	r24, 0x20	; 32
    a9a0:	07 fd       	sbrc	r16, 7
    a9a2:	8d e2       	ldi	r24, 0x2D	; 45
    a9a4:	b7 01       	movw	r22, r14
    a9a6:	90 e0       	ldi	r25, 0x00	; 0
    a9a8:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a9ac:	c1 16       	cp	r12, r17
    a9ae:	38 f4       	brcc	.+14     	; 0xa9be <vfprintf+0x670>
    a9b0:	b7 01       	movw	r22, r14
    a9b2:	80 e3       	ldi	r24, 0x30	; 48
    a9b4:	90 e0       	ldi	r25, 0x00	; 0
    a9b6:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a9ba:	11 50       	subi	r17, 0x01	; 1
    a9bc:	f7 cf       	rjmp	.-18     	; 0xa9ac <vfprintf+0x65e>
    a9be:	ca 94       	dec	r12
    a9c0:	f3 01       	movw	r30, r6
    a9c2:	ec 0d       	add	r30, r12
    a9c4:	f1 1d       	adc	r31, r1
    a9c6:	80 81       	ld	r24, Z
    a9c8:	b7 01       	movw	r22, r14
    a9ca:	90 e0       	ldi	r25, 0x00	; 0
    a9cc:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    a9d0:	c1 10       	cpse	r12, r1
    a9d2:	f5 cf       	rjmp	.-22     	; 0xa9be <vfprintf+0x670>
    a9d4:	15 c0       	rjmp	.+42     	; 0xaa00 <vfprintf+0x6b2>
    a9d6:	f4 e0       	ldi	r31, 0x04	; 4
    a9d8:	f5 15       	cp	r31, r5
    a9da:	60 f5       	brcc	.+88     	; 0xaa34 <vfprintf+0x6e6>
    a9dc:	84 e0       	ldi	r24, 0x04	; 4
    a9de:	58 1a       	sub	r5, r24
    a9e0:	93 fe       	sbrs	r9, 3
    a9e2:	1f c0       	rjmp	.+62     	; 0xaa22 <vfprintf+0x6d4>
    a9e4:	01 11       	cpse	r16, r1
    a9e6:	27 c0       	rjmp	.+78     	; 0xaa36 <vfprintf+0x6e8>
    a9e8:	2c 85       	ldd	r18, Y+12	; 0x0c
    a9ea:	23 ff       	sbrs	r18, 3
    a9ec:	2a c0       	rjmp	.+84     	; 0xaa42 <vfprintf+0x6f4>
    a9ee:	00 e5       	ldi	r16, 0x50	; 80
    a9f0:	11 e0       	ldi	r17, 0x01	; 1
    a9f2:	39 2d       	mov	r19, r9
    a9f4:	30 71       	andi	r19, 0x10	; 16
    a9f6:	93 2e       	mov	r9, r19
    a9f8:	f8 01       	movw	r30, r16
    a9fa:	84 91       	lpm	r24, Z
    a9fc:	81 11       	cpse	r24, r1
    a9fe:	24 c0       	rjmp	.+72     	; 0xaa48 <vfprintf+0x6fa>
    aa00:	55 20       	and	r5, r5
    aa02:	09 f4       	brne	.+2      	; 0xaa06 <vfprintf+0x6b8>
    aa04:	e4 cc       	rjmp	.-1592   	; 0xa3ce <vfprintf+0x80>
    aa06:	b7 01       	movw	r22, r14
    aa08:	80 e2       	ldi	r24, 0x20	; 32
    aa0a:	90 e0       	ldi	r25, 0x00	; 0
    aa0c:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    aa10:	5a 94       	dec	r5
    aa12:	f6 cf       	rjmp	.-20     	; 0xaa00 <vfprintf+0x6b2>
    aa14:	f7 01       	movw	r30, r14
    aa16:	86 81       	ldd	r24, Z+6	; 0x06
    aa18:	97 81       	ldd	r25, Z+7	; 0x07
    aa1a:	26 c0       	rjmp	.+76     	; 0xaa68 <vfprintf+0x71a>
    aa1c:	8f ef       	ldi	r24, 0xFF	; 255
    aa1e:	9f ef       	ldi	r25, 0xFF	; 255
    aa20:	23 c0       	rjmp	.+70     	; 0xaa68 <vfprintf+0x71a>
    aa22:	b7 01       	movw	r22, r14
    aa24:	80 e2       	ldi	r24, 0x20	; 32
    aa26:	90 e0       	ldi	r25, 0x00	; 0
    aa28:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    aa2c:	5a 94       	dec	r5
    aa2e:	51 10       	cpse	r5, r1
    aa30:	f8 cf       	rjmp	.-16     	; 0xaa22 <vfprintf+0x6d4>
    aa32:	d8 cf       	rjmp	.-80     	; 0xa9e4 <vfprintf+0x696>
    aa34:	51 2c       	mov	r5, r1
    aa36:	b7 01       	movw	r22, r14
    aa38:	80 2f       	mov	r24, r16
    aa3a:	90 e0       	ldi	r25, 0x00	; 0
    aa3c:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    aa40:	d3 cf       	rjmp	.-90     	; 0xa9e8 <vfprintf+0x69a>
    aa42:	04 e5       	ldi	r16, 0x54	; 84
    aa44:	11 e0       	ldi	r17, 0x01	; 1
    aa46:	d5 cf       	rjmp	.-86     	; 0xa9f2 <vfprintf+0x6a4>
    aa48:	91 10       	cpse	r9, r1
    aa4a:	80 52       	subi	r24, 0x20	; 32
    aa4c:	b7 01       	movw	r22, r14
    aa4e:	90 e0       	ldi	r25, 0x00	; 0
    aa50:	0e 94 6f 5a 	call	0xb4de	; 0xb4de <fputc>
    aa54:	0f 5f       	subi	r16, 0xFF	; 255
    aa56:	1f 4f       	sbci	r17, 0xFF	; 255
    aa58:	cf cf       	rjmp	.-98     	; 0xa9f8 <vfprintf+0x6aa>
    aa5a:	23 e0       	ldi	r18, 0x03	; 3
    aa5c:	25 15       	cp	r18, r5
    aa5e:	10 f4       	brcc	.+4      	; 0xaa64 <vfprintf+0x716>
    aa60:	83 e0       	ldi	r24, 0x03	; 3
    aa62:	bd cf       	rjmp	.-134    	; 0xa9de <vfprintf+0x690>
    aa64:	51 2c       	mov	r5, r1
    aa66:	c0 cf       	rjmp	.-128    	; 0xa9e8 <vfprintf+0x69a>
    aa68:	60 96       	adiw	r28, 0x10	; 16
    aa6a:	0f b6       	in	r0, 0x3f	; 63
    aa6c:	f8 94       	cli
    aa6e:	de bf       	out	0x3e, r29	; 62
    aa70:	0f be       	out	0x3f, r0	; 63
    aa72:	cd bf       	out	0x3d, r28	; 61
    aa74:	df 91       	pop	r29
    aa76:	cf 91       	pop	r28
    aa78:	1f 91       	pop	r17
    aa7a:	0f 91       	pop	r16
    aa7c:	ff 90       	pop	r15
    aa7e:	ef 90       	pop	r14
    aa80:	df 90       	pop	r13
    aa82:	cf 90       	pop	r12
    aa84:	bf 90       	pop	r11
    aa86:	af 90       	pop	r10
    aa88:	9f 90       	pop	r9
    aa8a:	8f 90       	pop	r8
    aa8c:	7f 90       	pop	r7
    aa8e:	6f 90       	pop	r6
    aa90:	5f 90       	pop	r5
    aa92:	4f 90       	pop	r4
    aa94:	3f 90       	pop	r3
    aa96:	2f 90       	pop	r2
    aa98:	08 95       	ret

0000aa9a <__subsf3>:
    aa9a:	50 58       	subi	r21, 0x80	; 128

0000aa9c <__addsf3>:
    aa9c:	bb 27       	eor	r27, r27
    aa9e:	aa 27       	eor	r26, r26
    aaa0:	0e 94 65 55 	call	0xaaca	; 0xaaca <__addsf3x>
    aaa4:	0c 94 b6 56 	jmp	0xad6c	; 0xad6c <__fp_round>
    aaa8:	0e 94 a8 56 	call	0xad50	; 0xad50 <__fp_pscA>
    aaac:	38 f0       	brcs	.+14     	; 0xaabc <__addsf3+0x20>
    aaae:	0e 94 af 56 	call	0xad5e	; 0xad5e <__fp_pscB>
    aab2:	20 f0       	brcs	.+8      	; 0xaabc <__addsf3+0x20>
    aab4:	39 f4       	brne	.+14     	; 0xaac4 <__addsf3+0x28>
    aab6:	9f 3f       	cpi	r25, 0xFF	; 255
    aab8:	19 f4       	brne	.+6      	; 0xaac0 <__addsf3+0x24>
    aaba:	26 f4       	brtc	.+8      	; 0xaac4 <__addsf3+0x28>
    aabc:	0c 94 a5 56 	jmp	0xad4a	; 0xad4a <__fp_nan>
    aac0:	0e f4       	brtc	.+2      	; 0xaac4 <__addsf3+0x28>
    aac2:	e0 95       	com	r30
    aac4:	e7 fb       	bst	r30, 7
    aac6:	0c 94 9f 56 	jmp	0xad3e	; 0xad3e <__fp_inf>

0000aaca <__addsf3x>:
    aaca:	e9 2f       	mov	r30, r25
    aacc:	0e 94 c7 56 	call	0xad8e	; 0xad8e <__fp_split3>
    aad0:	58 f3       	brcs	.-42     	; 0xaaa8 <__addsf3+0xc>
    aad2:	ba 17       	cp	r27, r26
    aad4:	62 07       	cpc	r22, r18
    aad6:	73 07       	cpc	r23, r19
    aad8:	84 07       	cpc	r24, r20
    aada:	95 07       	cpc	r25, r21
    aadc:	20 f0       	brcs	.+8      	; 0xaae6 <__addsf3x+0x1c>
    aade:	79 f4       	brne	.+30     	; 0xaafe <__addsf3x+0x34>
    aae0:	a6 f5       	brtc	.+104    	; 0xab4a <__addsf3x+0x80>
    aae2:	0c 94 e9 56 	jmp	0xadd2	; 0xadd2 <__fp_zero>
    aae6:	0e f4       	brtc	.+2      	; 0xaaea <__addsf3x+0x20>
    aae8:	e0 95       	com	r30
    aaea:	0b 2e       	mov	r0, r27
    aaec:	ba 2f       	mov	r27, r26
    aaee:	a0 2d       	mov	r26, r0
    aaf0:	0b 01       	movw	r0, r22
    aaf2:	b9 01       	movw	r22, r18
    aaf4:	90 01       	movw	r18, r0
    aaf6:	0c 01       	movw	r0, r24
    aaf8:	ca 01       	movw	r24, r20
    aafa:	a0 01       	movw	r20, r0
    aafc:	11 24       	eor	r1, r1
    aafe:	ff 27       	eor	r31, r31
    ab00:	59 1b       	sub	r21, r25
    ab02:	99 f0       	breq	.+38     	; 0xab2a <__addsf3x+0x60>
    ab04:	59 3f       	cpi	r21, 0xF9	; 249
    ab06:	50 f4       	brcc	.+20     	; 0xab1c <__addsf3x+0x52>
    ab08:	50 3e       	cpi	r21, 0xE0	; 224
    ab0a:	68 f1       	brcs	.+90     	; 0xab66 <__addsf3x+0x9c>
    ab0c:	1a 16       	cp	r1, r26
    ab0e:	f0 40       	sbci	r31, 0x00	; 0
    ab10:	a2 2f       	mov	r26, r18
    ab12:	23 2f       	mov	r18, r19
    ab14:	34 2f       	mov	r19, r20
    ab16:	44 27       	eor	r20, r20
    ab18:	58 5f       	subi	r21, 0xF8	; 248
    ab1a:	f3 cf       	rjmp	.-26     	; 0xab02 <__addsf3x+0x38>
    ab1c:	46 95       	lsr	r20
    ab1e:	37 95       	ror	r19
    ab20:	27 95       	ror	r18
    ab22:	a7 95       	ror	r26
    ab24:	f0 40       	sbci	r31, 0x00	; 0
    ab26:	53 95       	inc	r21
    ab28:	c9 f7       	brne	.-14     	; 0xab1c <__addsf3x+0x52>
    ab2a:	7e f4       	brtc	.+30     	; 0xab4a <__addsf3x+0x80>
    ab2c:	1f 16       	cp	r1, r31
    ab2e:	ba 0b       	sbc	r27, r26
    ab30:	62 0b       	sbc	r22, r18
    ab32:	73 0b       	sbc	r23, r19
    ab34:	84 0b       	sbc	r24, r20
    ab36:	ba f0       	brmi	.+46     	; 0xab66 <__addsf3x+0x9c>
    ab38:	91 50       	subi	r25, 0x01	; 1
    ab3a:	a1 f0       	breq	.+40     	; 0xab64 <__addsf3x+0x9a>
    ab3c:	ff 0f       	add	r31, r31
    ab3e:	bb 1f       	adc	r27, r27
    ab40:	66 1f       	adc	r22, r22
    ab42:	77 1f       	adc	r23, r23
    ab44:	88 1f       	adc	r24, r24
    ab46:	c2 f7       	brpl	.-16     	; 0xab38 <__addsf3x+0x6e>
    ab48:	0e c0       	rjmp	.+28     	; 0xab66 <__addsf3x+0x9c>
    ab4a:	ba 0f       	add	r27, r26
    ab4c:	62 1f       	adc	r22, r18
    ab4e:	73 1f       	adc	r23, r19
    ab50:	84 1f       	adc	r24, r20
    ab52:	48 f4       	brcc	.+18     	; 0xab66 <__addsf3x+0x9c>
    ab54:	87 95       	ror	r24
    ab56:	77 95       	ror	r23
    ab58:	67 95       	ror	r22
    ab5a:	b7 95       	ror	r27
    ab5c:	f7 95       	ror	r31
    ab5e:	9e 3f       	cpi	r25, 0xFE	; 254
    ab60:	08 f0       	brcs	.+2      	; 0xab64 <__addsf3x+0x9a>
    ab62:	b0 cf       	rjmp	.-160    	; 0xaac4 <__addsf3+0x28>
    ab64:	93 95       	inc	r25
    ab66:	88 0f       	add	r24, r24
    ab68:	08 f0       	brcs	.+2      	; 0xab6c <__addsf3x+0xa2>
    ab6a:	99 27       	eor	r25, r25
    ab6c:	ee 0f       	add	r30, r30
    ab6e:	97 95       	ror	r25
    ab70:	87 95       	ror	r24
    ab72:	08 95       	ret

0000ab74 <__divsf3>:
    ab74:	0e 94 ce 55 	call	0xab9c	; 0xab9c <__divsf3x>
    ab78:	0c 94 b6 56 	jmp	0xad6c	; 0xad6c <__fp_round>
    ab7c:	0e 94 af 56 	call	0xad5e	; 0xad5e <__fp_pscB>
    ab80:	58 f0       	brcs	.+22     	; 0xab98 <__divsf3+0x24>
    ab82:	0e 94 a8 56 	call	0xad50	; 0xad50 <__fp_pscA>
    ab86:	40 f0       	brcs	.+16     	; 0xab98 <__divsf3+0x24>
    ab88:	29 f4       	brne	.+10     	; 0xab94 <__divsf3+0x20>
    ab8a:	5f 3f       	cpi	r21, 0xFF	; 255
    ab8c:	29 f0       	breq	.+10     	; 0xab98 <__divsf3+0x24>
    ab8e:	0c 94 9f 56 	jmp	0xad3e	; 0xad3e <__fp_inf>
    ab92:	51 11       	cpse	r21, r1
    ab94:	0c 94 ea 56 	jmp	0xadd4	; 0xadd4 <__fp_szero>
    ab98:	0c 94 a5 56 	jmp	0xad4a	; 0xad4a <__fp_nan>

0000ab9c <__divsf3x>:
    ab9c:	0e 94 c7 56 	call	0xad8e	; 0xad8e <__fp_split3>
    aba0:	68 f3       	brcs	.-38     	; 0xab7c <__divsf3+0x8>

0000aba2 <__divsf3_pse>:
    aba2:	99 23       	and	r25, r25
    aba4:	b1 f3       	breq	.-20     	; 0xab92 <__divsf3+0x1e>
    aba6:	55 23       	and	r21, r21
    aba8:	91 f3       	breq	.-28     	; 0xab8e <__divsf3+0x1a>
    abaa:	95 1b       	sub	r25, r21
    abac:	55 0b       	sbc	r21, r21
    abae:	bb 27       	eor	r27, r27
    abb0:	aa 27       	eor	r26, r26
    abb2:	62 17       	cp	r22, r18
    abb4:	73 07       	cpc	r23, r19
    abb6:	84 07       	cpc	r24, r20
    abb8:	38 f0       	brcs	.+14     	; 0xabc8 <__divsf3_pse+0x26>
    abba:	9f 5f       	subi	r25, 0xFF	; 255
    abbc:	5f 4f       	sbci	r21, 0xFF	; 255
    abbe:	22 0f       	add	r18, r18
    abc0:	33 1f       	adc	r19, r19
    abc2:	44 1f       	adc	r20, r20
    abc4:	aa 1f       	adc	r26, r26
    abc6:	a9 f3       	breq	.-22     	; 0xabb2 <__divsf3_pse+0x10>
    abc8:	35 d0       	rcall	.+106    	; 0xac34 <__divsf3_pse+0x92>
    abca:	0e 2e       	mov	r0, r30
    abcc:	3a f0       	brmi	.+14     	; 0xabdc <__divsf3_pse+0x3a>
    abce:	e0 e8       	ldi	r30, 0x80	; 128
    abd0:	32 d0       	rcall	.+100    	; 0xac36 <__divsf3_pse+0x94>
    abd2:	91 50       	subi	r25, 0x01	; 1
    abd4:	50 40       	sbci	r21, 0x00	; 0
    abd6:	e6 95       	lsr	r30
    abd8:	00 1c       	adc	r0, r0
    abda:	ca f7       	brpl	.-14     	; 0xabce <__divsf3_pse+0x2c>
    abdc:	2b d0       	rcall	.+86     	; 0xac34 <__divsf3_pse+0x92>
    abde:	fe 2f       	mov	r31, r30
    abe0:	29 d0       	rcall	.+82     	; 0xac34 <__divsf3_pse+0x92>
    abe2:	66 0f       	add	r22, r22
    abe4:	77 1f       	adc	r23, r23
    abe6:	88 1f       	adc	r24, r24
    abe8:	bb 1f       	adc	r27, r27
    abea:	26 17       	cp	r18, r22
    abec:	37 07       	cpc	r19, r23
    abee:	48 07       	cpc	r20, r24
    abf0:	ab 07       	cpc	r26, r27
    abf2:	b0 e8       	ldi	r27, 0x80	; 128
    abf4:	09 f0       	breq	.+2      	; 0xabf8 <__divsf3_pse+0x56>
    abf6:	bb 0b       	sbc	r27, r27
    abf8:	80 2d       	mov	r24, r0
    abfa:	bf 01       	movw	r22, r30
    abfc:	ff 27       	eor	r31, r31
    abfe:	93 58       	subi	r25, 0x83	; 131
    ac00:	5f 4f       	sbci	r21, 0xFF	; 255
    ac02:	3a f0       	brmi	.+14     	; 0xac12 <__divsf3_pse+0x70>
    ac04:	9e 3f       	cpi	r25, 0xFE	; 254
    ac06:	51 05       	cpc	r21, r1
    ac08:	78 f0       	brcs	.+30     	; 0xac28 <__divsf3_pse+0x86>
    ac0a:	0c 94 9f 56 	jmp	0xad3e	; 0xad3e <__fp_inf>
    ac0e:	0c 94 ea 56 	jmp	0xadd4	; 0xadd4 <__fp_szero>
    ac12:	5f 3f       	cpi	r21, 0xFF	; 255
    ac14:	e4 f3       	brlt	.-8      	; 0xac0e <__divsf3_pse+0x6c>
    ac16:	98 3e       	cpi	r25, 0xE8	; 232
    ac18:	d4 f3       	brlt	.-12     	; 0xac0e <__divsf3_pse+0x6c>
    ac1a:	86 95       	lsr	r24
    ac1c:	77 95       	ror	r23
    ac1e:	67 95       	ror	r22
    ac20:	b7 95       	ror	r27
    ac22:	f7 95       	ror	r31
    ac24:	9f 5f       	subi	r25, 0xFF	; 255
    ac26:	c9 f7       	brne	.-14     	; 0xac1a <__divsf3_pse+0x78>
    ac28:	88 0f       	add	r24, r24
    ac2a:	91 1d       	adc	r25, r1
    ac2c:	96 95       	lsr	r25
    ac2e:	87 95       	ror	r24
    ac30:	97 f9       	bld	r25, 7
    ac32:	08 95       	ret
    ac34:	e1 e0       	ldi	r30, 0x01	; 1
    ac36:	66 0f       	add	r22, r22
    ac38:	77 1f       	adc	r23, r23
    ac3a:	88 1f       	adc	r24, r24
    ac3c:	bb 1f       	adc	r27, r27
    ac3e:	62 17       	cp	r22, r18
    ac40:	73 07       	cpc	r23, r19
    ac42:	84 07       	cpc	r24, r20
    ac44:	ba 07       	cpc	r27, r26
    ac46:	20 f0       	brcs	.+8      	; 0xac50 <__divsf3_pse+0xae>
    ac48:	62 1b       	sub	r22, r18
    ac4a:	73 0b       	sbc	r23, r19
    ac4c:	84 0b       	sbc	r24, r20
    ac4e:	ba 0b       	sbc	r27, r26
    ac50:	ee 1f       	adc	r30, r30
    ac52:	88 f7       	brcc	.-30     	; 0xac36 <__divsf3_pse+0x94>
    ac54:	e0 95       	com	r30
    ac56:	08 95       	ret

0000ac58 <__fixsfsi>:
    ac58:	0e 94 33 56 	call	0xac66	; 0xac66 <__fixunssfsi>
    ac5c:	68 94       	set
    ac5e:	b1 11       	cpse	r27, r1
    ac60:	0c 94 ea 56 	jmp	0xadd4	; 0xadd4 <__fp_szero>
    ac64:	08 95       	ret

0000ac66 <__fixunssfsi>:
    ac66:	0e 94 cf 56 	call	0xad9e	; 0xad9e <__fp_splitA>
    ac6a:	88 f0       	brcs	.+34     	; 0xac8e <__fixunssfsi+0x28>
    ac6c:	9f 57       	subi	r25, 0x7F	; 127
    ac6e:	98 f0       	brcs	.+38     	; 0xac96 <__fixunssfsi+0x30>
    ac70:	b9 2f       	mov	r27, r25
    ac72:	99 27       	eor	r25, r25
    ac74:	b7 51       	subi	r27, 0x17	; 23
    ac76:	b0 f0       	brcs	.+44     	; 0xaca4 <__fixunssfsi+0x3e>
    ac78:	e1 f0       	breq	.+56     	; 0xacb2 <__fixunssfsi+0x4c>
    ac7a:	66 0f       	add	r22, r22
    ac7c:	77 1f       	adc	r23, r23
    ac7e:	88 1f       	adc	r24, r24
    ac80:	99 1f       	adc	r25, r25
    ac82:	1a f0       	brmi	.+6      	; 0xac8a <__fixunssfsi+0x24>
    ac84:	ba 95       	dec	r27
    ac86:	c9 f7       	brne	.-14     	; 0xac7a <__fixunssfsi+0x14>
    ac88:	14 c0       	rjmp	.+40     	; 0xacb2 <__fixunssfsi+0x4c>
    ac8a:	b1 30       	cpi	r27, 0x01	; 1
    ac8c:	91 f0       	breq	.+36     	; 0xacb2 <__fixunssfsi+0x4c>
    ac8e:	0e 94 e9 56 	call	0xadd2	; 0xadd2 <__fp_zero>
    ac92:	b1 e0       	ldi	r27, 0x01	; 1
    ac94:	08 95       	ret
    ac96:	0c 94 e9 56 	jmp	0xadd2	; 0xadd2 <__fp_zero>
    ac9a:	67 2f       	mov	r22, r23
    ac9c:	78 2f       	mov	r23, r24
    ac9e:	88 27       	eor	r24, r24
    aca0:	b8 5f       	subi	r27, 0xF8	; 248
    aca2:	39 f0       	breq	.+14     	; 0xacb2 <__fixunssfsi+0x4c>
    aca4:	b9 3f       	cpi	r27, 0xF9	; 249
    aca6:	cc f3       	brlt	.-14     	; 0xac9a <__fixunssfsi+0x34>
    aca8:	86 95       	lsr	r24
    acaa:	77 95       	ror	r23
    acac:	67 95       	ror	r22
    acae:	b3 95       	inc	r27
    acb0:	d9 f7       	brne	.-10     	; 0xaca8 <__fixunssfsi+0x42>
    acb2:	3e f4       	brtc	.+14     	; 0xacc2 <__fixunssfsi+0x5c>
    acb4:	90 95       	com	r25
    acb6:	80 95       	com	r24
    acb8:	70 95       	com	r23
    acba:	61 95       	neg	r22
    acbc:	7f 4f       	sbci	r23, 0xFF	; 255
    acbe:	8f 4f       	sbci	r24, 0xFF	; 255
    acc0:	9f 4f       	sbci	r25, 0xFF	; 255
    acc2:	08 95       	ret

0000acc4 <__floatunsisf>:
    acc4:	e8 94       	clt
    acc6:	09 c0       	rjmp	.+18     	; 0xacda <__floatsisf+0x12>

0000acc8 <__floatsisf>:
    acc8:	97 fb       	bst	r25, 7
    acca:	3e f4       	brtc	.+14     	; 0xacda <__floatsisf+0x12>
    accc:	90 95       	com	r25
    acce:	80 95       	com	r24
    acd0:	70 95       	com	r23
    acd2:	61 95       	neg	r22
    acd4:	7f 4f       	sbci	r23, 0xFF	; 255
    acd6:	8f 4f       	sbci	r24, 0xFF	; 255
    acd8:	9f 4f       	sbci	r25, 0xFF	; 255
    acda:	99 23       	and	r25, r25
    acdc:	a9 f0       	breq	.+42     	; 0xad08 <__floatsisf+0x40>
    acde:	f9 2f       	mov	r31, r25
    ace0:	96 e9       	ldi	r25, 0x96	; 150
    ace2:	bb 27       	eor	r27, r27
    ace4:	93 95       	inc	r25
    ace6:	f6 95       	lsr	r31
    ace8:	87 95       	ror	r24
    acea:	77 95       	ror	r23
    acec:	67 95       	ror	r22
    acee:	b7 95       	ror	r27
    acf0:	f1 11       	cpse	r31, r1
    acf2:	f8 cf       	rjmp	.-16     	; 0xace4 <__floatsisf+0x1c>
    acf4:	fa f4       	brpl	.+62     	; 0xad34 <__floatsisf+0x6c>
    acf6:	bb 0f       	add	r27, r27
    acf8:	11 f4       	brne	.+4      	; 0xacfe <__floatsisf+0x36>
    acfa:	60 ff       	sbrs	r22, 0
    acfc:	1b c0       	rjmp	.+54     	; 0xad34 <__floatsisf+0x6c>
    acfe:	6f 5f       	subi	r22, 0xFF	; 255
    ad00:	7f 4f       	sbci	r23, 0xFF	; 255
    ad02:	8f 4f       	sbci	r24, 0xFF	; 255
    ad04:	9f 4f       	sbci	r25, 0xFF	; 255
    ad06:	16 c0       	rjmp	.+44     	; 0xad34 <__floatsisf+0x6c>
    ad08:	88 23       	and	r24, r24
    ad0a:	11 f0       	breq	.+4      	; 0xad10 <__floatsisf+0x48>
    ad0c:	96 e9       	ldi	r25, 0x96	; 150
    ad0e:	11 c0       	rjmp	.+34     	; 0xad32 <__floatsisf+0x6a>
    ad10:	77 23       	and	r23, r23
    ad12:	21 f0       	breq	.+8      	; 0xad1c <__floatsisf+0x54>
    ad14:	9e e8       	ldi	r25, 0x8E	; 142
    ad16:	87 2f       	mov	r24, r23
    ad18:	76 2f       	mov	r23, r22
    ad1a:	05 c0       	rjmp	.+10     	; 0xad26 <__floatsisf+0x5e>
    ad1c:	66 23       	and	r22, r22
    ad1e:	71 f0       	breq	.+28     	; 0xad3c <__floatsisf+0x74>
    ad20:	96 e8       	ldi	r25, 0x86	; 134
    ad22:	86 2f       	mov	r24, r22
    ad24:	70 e0       	ldi	r23, 0x00	; 0
    ad26:	60 e0       	ldi	r22, 0x00	; 0
    ad28:	2a f0       	brmi	.+10     	; 0xad34 <__floatsisf+0x6c>
    ad2a:	9a 95       	dec	r25
    ad2c:	66 0f       	add	r22, r22
    ad2e:	77 1f       	adc	r23, r23
    ad30:	88 1f       	adc	r24, r24
    ad32:	da f7       	brpl	.-10     	; 0xad2a <__floatsisf+0x62>
    ad34:	88 0f       	add	r24, r24
    ad36:	96 95       	lsr	r25
    ad38:	87 95       	ror	r24
    ad3a:	97 f9       	bld	r25, 7
    ad3c:	08 95       	ret

0000ad3e <__fp_inf>:
    ad3e:	97 f9       	bld	r25, 7
    ad40:	9f 67       	ori	r25, 0x7F	; 127
    ad42:	80 e8       	ldi	r24, 0x80	; 128
    ad44:	70 e0       	ldi	r23, 0x00	; 0
    ad46:	60 e0       	ldi	r22, 0x00	; 0
    ad48:	08 95       	ret

0000ad4a <__fp_nan>:
    ad4a:	9f ef       	ldi	r25, 0xFF	; 255
    ad4c:	80 ec       	ldi	r24, 0xC0	; 192
    ad4e:	08 95       	ret

0000ad50 <__fp_pscA>:
    ad50:	00 24       	eor	r0, r0
    ad52:	0a 94       	dec	r0
    ad54:	16 16       	cp	r1, r22
    ad56:	17 06       	cpc	r1, r23
    ad58:	18 06       	cpc	r1, r24
    ad5a:	09 06       	cpc	r0, r25
    ad5c:	08 95       	ret

0000ad5e <__fp_pscB>:
    ad5e:	00 24       	eor	r0, r0
    ad60:	0a 94       	dec	r0
    ad62:	12 16       	cp	r1, r18
    ad64:	13 06       	cpc	r1, r19
    ad66:	14 06       	cpc	r1, r20
    ad68:	05 06       	cpc	r0, r21
    ad6a:	08 95       	ret

0000ad6c <__fp_round>:
    ad6c:	09 2e       	mov	r0, r25
    ad6e:	03 94       	inc	r0
    ad70:	00 0c       	add	r0, r0
    ad72:	11 f4       	brne	.+4      	; 0xad78 <__fp_round+0xc>
    ad74:	88 23       	and	r24, r24
    ad76:	52 f0       	brmi	.+20     	; 0xad8c <__fp_round+0x20>
    ad78:	bb 0f       	add	r27, r27
    ad7a:	40 f4       	brcc	.+16     	; 0xad8c <__fp_round+0x20>
    ad7c:	bf 2b       	or	r27, r31
    ad7e:	11 f4       	brne	.+4      	; 0xad84 <__fp_round+0x18>
    ad80:	60 ff       	sbrs	r22, 0
    ad82:	04 c0       	rjmp	.+8      	; 0xad8c <__fp_round+0x20>
    ad84:	6f 5f       	subi	r22, 0xFF	; 255
    ad86:	7f 4f       	sbci	r23, 0xFF	; 255
    ad88:	8f 4f       	sbci	r24, 0xFF	; 255
    ad8a:	9f 4f       	sbci	r25, 0xFF	; 255
    ad8c:	08 95       	ret

0000ad8e <__fp_split3>:
    ad8e:	57 fd       	sbrc	r21, 7
    ad90:	90 58       	subi	r25, 0x80	; 128
    ad92:	44 0f       	add	r20, r20
    ad94:	55 1f       	adc	r21, r21
    ad96:	59 f0       	breq	.+22     	; 0xadae <__fp_splitA+0x10>
    ad98:	5f 3f       	cpi	r21, 0xFF	; 255
    ad9a:	71 f0       	breq	.+28     	; 0xadb8 <__fp_splitA+0x1a>
    ad9c:	47 95       	ror	r20

0000ad9e <__fp_splitA>:
    ad9e:	88 0f       	add	r24, r24
    ada0:	97 fb       	bst	r25, 7
    ada2:	99 1f       	adc	r25, r25
    ada4:	61 f0       	breq	.+24     	; 0xadbe <__fp_splitA+0x20>
    ada6:	9f 3f       	cpi	r25, 0xFF	; 255
    ada8:	79 f0       	breq	.+30     	; 0xadc8 <__fp_splitA+0x2a>
    adaa:	87 95       	ror	r24
    adac:	08 95       	ret
    adae:	12 16       	cp	r1, r18
    adb0:	13 06       	cpc	r1, r19
    adb2:	14 06       	cpc	r1, r20
    adb4:	55 1f       	adc	r21, r21
    adb6:	f2 cf       	rjmp	.-28     	; 0xad9c <__fp_split3+0xe>
    adb8:	46 95       	lsr	r20
    adba:	f1 df       	rcall	.-30     	; 0xad9e <__fp_splitA>
    adbc:	08 c0       	rjmp	.+16     	; 0xadce <__fp_splitA+0x30>
    adbe:	16 16       	cp	r1, r22
    adc0:	17 06       	cpc	r1, r23
    adc2:	18 06       	cpc	r1, r24
    adc4:	99 1f       	adc	r25, r25
    adc6:	f1 cf       	rjmp	.-30     	; 0xadaa <__fp_splitA+0xc>
    adc8:	86 95       	lsr	r24
    adca:	71 05       	cpc	r23, r1
    adcc:	61 05       	cpc	r22, r1
    adce:	08 94       	sec
    add0:	08 95       	ret

0000add2 <__fp_zero>:
    add2:	e8 94       	clt

0000add4 <__fp_szero>:
    add4:	bb 27       	eor	r27, r27
    add6:	66 27       	eor	r22, r22
    add8:	77 27       	eor	r23, r23
    adda:	cb 01       	movw	r24, r22
    addc:	97 f9       	bld	r25, 7
    adde:	08 95       	ret

0000ade0 <__mulsf3>:
    ade0:	0e 94 03 57 	call	0xae06	; 0xae06 <__mulsf3x>
    ade4:	0c 94 b6 56 	jmp	0xad6c	; 0xad6c <__fp_round>
    ade8:	0e 94 a8 56 	call	0xad50	; 0xad50 <__fp_pscA>
    adec:	38 f0       	brcs	.+14     	; 0xadfc <__mulsf3+0x1c>
    adee:	0e 94 af 56 	call	0xad5e	; 0xad5e <__fp_pscB>
    adf2:	20 f0       	brcs	.+8      	; 0xadfc <__mulsf3+0x1c>
    adf4:	95 23       	and	r25, r21
    adf6:	11 f0       	breq	.+4      	; 0xadfc <__mulsf3+0x1c>
    adf8:	0c 94 9f 56 	jmp	0xad3e	; 0xad3e <__fp_inf>
    adfc:	0c 94 a5 56 	jmp	0xad4a	; 0xad4a <__fp_nan>
    ae00:	11 24       	eor	r1, r1
    ae02:	0c 94 ea 56 	jmp	0xadd4	; 0xadd4 <__fp_szero>

0000ae06 <__mulsf3x>:
    ae06:	0e 94 c7 56 	call	0xad8e	; 0xad8e <__fp_split3>
    ae0a:	70 f3       	brcs	.-36     	; 0xade8 <__mulsf3+0x8>

0000ae0c <__mulsf3_pse>:
    ae0c:	95 9f       	mul	r25, r21
    ae0e:	c1 f3       	breq	.-16     	; 0xae00 <__mulsf3+0x20>
    ae10:	95 0f       	add	r25, r21
    ae12:	50 e0       	ldi	r21, 0x00	; 0
    ae14:	55 1f       	adc	r21, r21
    ae16:	62 9f       	mul	r22, r18
    ae18:	f0 01       	movw	r30, r0
    ae1a:	72 9f       	mul	r23, r18
    ae1c:	bb 27       	eor	r27, r27
    ae1e:	f0 0d       	add	r31, r0
    ae20:	b1 1d       	adc	r27, r1
    ae22:	63 9f       	mul	r22, r19
    ae24:	aa 27       	eor	r26, r26
    ae26:	f0 0d       	add	r31, r0
    ae28:	b1 1d       	adc	r27, r1
    ae2a:	aa 1f       	adc	r26, r26
    ae2c:	64 9f       	mul	r22, r20
    ae2e:	66 27       	eor	r22, r22
    ae30:	b0 0d       	add	r27, r0
    ae32:	a1 1d       	adc	r26, r1
    ae34:	66 1f       	adc	r22, r22
    ae36:	82 9f       	mul	r24, r18
    ae38:	22 27       	eor	r18, r18
    ae3a:	b0 0d       	add	r27, r0
    ae3c:	a1 1d       	adc	r26, r1
    ae3e:	62 1f       	adc	r22, r18
    ae40:	73 9f       	mul	r23, r19
    ae42:	b0 0d       	add	r27, r0
    ae44:	a1 1d       	adc	r26, r1
    ae46:	62 1f       	adc	r22, r18
    ae48:	83 9f       	mul	r24, r19
    ae4a:	a0 0d       	add	r26, r0
    ae4c:	61 1d       	adc	r22, r1
    ae4e:	22 1f       	adc	r18, r18
    ae50:	74 9f       	mul	r23, r20
    ae52:	33 27       	eor	r19, r19
    ae54:	a0 0d       	add	r26, r0
    ae56:	61 1d       	adc	r22, r1
    ae58:	23 1f       	adc	r18, r19
    ae5a:	84 9f       	mul	r24, r20
    ae5c:	60 0d       	add	r22, r0
    ae5e:	21 1d       	adc	r18, r1
    ae60:	82 2f       	mov	r24, r18
    ae62:	76 2f       	mov	r23, r22
    ae64:	6a 2f       	mov	r22, r26
    ae66:	11 24       	eor	r1, r1
    ae68:	9f 57       	subi	r25, 0x7F	; 127
    ae6a:	50 40       	sbci	r21, 0x00	; 0
    ae6c:	9a f0       	brmi	.+38     	; 0xae94 <__mulsf3_pse+0x88>
    ae6e:	f1 f0       	breq	.+60     	; 0xaeac <__mulsf3_pse+0xa0>
    ae70:	88 23       	and	r24, r24
    ae72:	4a f0       	brmi	.+18     	; 0xae86 <__mulsf3_pse+0x7a>
    ae74:	ee 0f       	add	r30, r30
    ae76:	ff 1f       	adc	r31, r31
    ae78:	bb 1f       	adc	r27, r27
    ae7a:	66 1f       	adc	r22, r22
    ae7c:	77 1f       	adc	r23, r23
    ae7e:	88 1f       	adc	r24, r24
    ae80:	91 50       	subi	r25, 0x01	; 1
    ae82:	50 40       	sbci	r21, 0x00	; 0
    ae84:	a9 f7       	brne	.-22     	; 0xae70 <__mulsf3_pse+0x64>
    ae86:	9e 3f       	cpi	r25, 0xFE	; 254
    ae88:	51 05       	cpc	r21, r1
    ae8a:	80 f0       	brcs	.+32     	; 0xaeac <__mulsf3_pse+0xa0>
    ae8c:	0c 94 9f 56 	jmp	0xad3e	; 0xad3e <__fp_inf>
    ae90:	0c 94 ea 56 	jmp	0xadd4	; 0xadd4 <__fp_szero>
    ae94:	5f 3f       	cpi	r21, 0xFF	; 255
    ae96:	e4 f3       	brlt	.-8      	; 0xae90 <__mulsf3_pse+0x84>
    ae98:	98 3e       	cpi	r25, 0xE8	; 232
    ae9a:	d4 f3       	brlt	.-12     	; 0xae90 <__mulsf3_pse+0x84>
    ae9c:	86 95       	lsr	r24
    ae9e:	77 95       	ror	r23
    aea0:	67 95       	ror	r22
    aea2:	b7 95       	ror	r27
    aea4:	f7 95       	ror	r31
    aea6:	e7 95       	ror	r30
    aea8:	9f 5f       	subi	r25, 0xFF	; 255
    aeaa:	c1 f7       	brne	.-16     	; 0xae9c <__mulsf3_pse+0x90>
    aeac:	fe 2b       	or	r31, r30
    aeae:	88 0f       	add	r24, r24
    aeb0:	91 1d       	adc	r25, r1
    aeb2:	96 95       	lsr	r25
    aeb4:	87 95       	ror	r24
    aeb6:	97 f9       	bld	r25, 7
    aeb8:	08 95       	ret

0000aeba <__udivmodhi4>:
    aeba:	aa 1b       	sub	r26, r26
    aebc:	bb 1b       	sub	r27, r27
    aebe:	51 e1       	ldi	r21, 0x11	; 17
    aec0:	07 c0       	rjmp	.+14     	; 0xaed0 <__udivmodhi4_ep>

0000aec2 <__udivmodhi4_loop>:
    aec2:	aa 1f       	adc	r26, r26
    aec4:	bb 1f       	adc	r27, r27
    aec6:	a6 17       	cp	r26, r22
    aec8:	b7 07       	cpc	r27, r23
    aeca:	10 f0       	brcs	.+4      	; 0xaed0 <__udivmodhi4_ep>
    aecc:	a6 1b       	sub	r26, r22
    aece:	b7 0b       	sbc	r27, r23

0000aed0 <__udivmodhi4_ep>:
    aed0:	88 1f       	adc	r24, r24
    aed2:	99 1f       	adc	r25, r25
    aed4:	5a 95       	dec	r21
    aed6:	a9 f7       	brne	.-22     	; 0xaec2 <__udivmodhi4_loop>
    aed8:	80 95       	com	r24
    aeda:	90 95       	com	r25
    aedc:	bc 01       	movw	r22, r24
    aede:	cd 01       	movw	r24, r26
    aee0:	08 95       	ret

0000aee2 <__udivmodsi4>:
    aee2:	a1 e2       	ldi	r26, 0x21	; 33
    aee4:	1a 2e       	mov	r1, r26
    aee6:	aa 1b       	sub	r26, r26
    aee8:	bb 1b       	sub	r27, r27
    aeea:	fd 01       	movw	r30, r26
    aeec:	0d c0       	rjmp	.+26     	; 0xaf08 <__udivmodsi4_ep>

0000aeee <__udivmodsi4_loop>:
    aeee:	aa 1f       	adc	r26, r26
    aef0:	bb 1f       	adc	r27, r27
    aef2:	ee 1f       	adc	r30, r30
    aef4:	ff 1f       	adc	r31, r31
    aef6:	a2 17       	cp	r26, r18
    aef8:	b3 07       	cpc	r27, r19
    aefa:	e4 07       	cpc	r30, r20
    aefc:	f5 07       	cpc	r31, r21
    aefe:	20 f0       	brcs	.+8      	; 0xaf08 <__udivmodsi4_ep>
    af00:	a2 1b       	sub	r26, r18
    af02:	b3 0b       	sbc	r27, r19
    af04:	e4 0b       	sbc	r30, r20
    af06:	f5 0b       	sbc	r31, r21

0000af08 <__udivmodsi4_ep>:
    af08:	66 1f       	adc	r22, r22
    af0a:	77 1f       	adc	r23, r23
    af0c:	88 1f       	adc	r24, r24
    af0e:	99 1f       	adc	r25, r25
    af10:	1a 94       	dec	r1
    af12:	69 f7       	brne	.-38     	; 0xaeee <__udivmodsi4_loop>
    af14:	60 95       	com	r22
    af16:	70 95       	com	r23
    af18:	80 95       	com	r24
    af1a:	90 95       	com	r25
    af1c:	9b 01       	movw	r18, r22
    af1e:	ac 01       	movw	r20, r24
    af20:	bd 01       	movw	r22, r26
    af22:	cf 01       	movw	r24, r30
    af24:	08 95       	ret

0000af26 <__tablejump2__>:
    af26:	ee 0f       	add	r30, r30
    af28:	ff 1f       	adc	r31, r31
    af2a:	00 24       	eor	r0, r0
    af2c:	00 1c       	adc	r0, r0
    af2e:	0b be       	out	0x3b, r0	; 59
    af30:	07 90       	elpm	r0, Z+
    af32:	f6 91       	elpm	r31, Z
    af34:	e0 2d       	mov	r30, r0
    af36:	09 94       	ijmp

0000af38 <__umulhisi3>:
    af38:	a2 9f       	mul	r26, r18
    af3a:	b0 01       	movw	r22, r0
    af3c:	b3 9f       	mul	r27, r19
    af3e:	c0 01       	movw	r24, r0
    af40:	a3 9f       	mul	r26, r19
    af42:	70 0d       	add	r23, r0
    af44:	81 1d       	adc	r24, r1
    af46:	11 24       	eor	r1, r1
    af48:	91 1d       	adc	r25, r1
    af4a:	b2 9f       	mul	r27, r18
    af4c:	70 0d       	add	r23, r0
    af4e:	81 1d       	adc	r24, r1
    af50:	11 24       	eor	r1, r1
    af52:	91 1d       	adc	r25, r1
    af54:	08 95       	ret

0000af56 <malloc>:
    af56:	0f 93       	push	r16
    af58:	1f 93       	push	r17
    af5a:	cf 93       	push	r28
    af5c:	df 93       	push	r29
    af5e:	82 30       	cpi	r24, 0x02	; 2
    af60:	91 05       	cpc	r25, r1
    af62:	10 f4       	brcc	.+4      	; 0xaf68 <malloc+0x12>
    af64:	82 e0       	ldi	r24, 0x02	; 2
    af66:	90 e0       	ldi	r25, 0x00	; 0
    af68:	e0 91 79 3a 	lds	r30, 0x3A79	; 0x803a79 <__flp>
    af6c:	f0 91 7a 3a 	lds	r31, 0x3A7A	; 0x803a7a <__flp+0x1>
    af70:	20 e0       	ldi	r18, 0x00	; 0
    af72:	30 e0       	ldi	r19, 0x00	; 0
    af74:	a0 e0       	ldi	r26, 0x00	; 0
    af76:	b0 e0       	ldi	r27, 0x00	; 0
    af78:	30 97       	sbiw	r30, 0x00	; 0
    af7a:	19 f1       	breq	.+70     	; 0xafc2 <malloc+0x6c>
    af7c:	40 81       	ld	r20, Z
    af7e:	51 81       	ldd	r21, Z+1	; 0x01
    af80:	02 81       	ldd	r16, Z+2	; 0x02
    af82:	13 81       	ldd	r17, Z+3	; 0x03
    af84:	48 17       	cp	r20, r24
    af86:	59 07       	cpc	r21, r25
    af88:	c8 f0       	brcs	.+50     	; 0xafbc <malloc+0x66>
    af8a:	84 17       	cp	r24, r20
    af8c:	95 07       	cpc	r25, r21
    af8e:	69 f4       	brne	.+26     	; 0xafaa <malloc+0x54>
    af90:	10 97       	sbiw	r26, 0x00	; 0
    af92:	31 f0       	breq	.+12     	; 0xafa0 <malloc+0x4a>
    af94:	12 96       	adiw	r26, 0x02	; 2
    af96:	0c 93       	st	X, r16
    af98:	12 97       	sbiw	r26, 0x02	; 2
    af9a:	13 96       	adiw	r26, 0x03	; 3
    af9c:	1c 93       	st	X, r17
    af9e:	27 c0       	rjmp	.+78     	; 0xafee <malloc+0x98>
    afa0:	00 93 79 3a 	sts	0x3A79, r16	; 0x803a79 <__flp>
    afa4:	10 93 7a 3a 	sts	0x3A7A, r17	; 0x803a7a <__flp+0x1>
    afa8:	22 c0       	rjmp	.+68     	; 0xafee <malloc+0x98>
    afaa:	21 15       	cp	r18, r1
    afac:	31 05       	cpc	r19, r1
    afae:	19 f0       	breq	.+6      	; 0xafb6 <malloc+0x60>
    afb0:	42 17       	cp	r20, r18
    afb2:	53 07       	cpc	r21, r19
    afb4:	18 f4       	brcc	.+6      	; 0xafbc <malloc+0x66>
    afb6:	9a 01       	movw	r18, r20
    afb8:	bd 01       	movw	r22, r26
    afba:	ef 01       	movw	r28, r30
    afbc:	df 01       	movw	r26, r30
    afbe:	f8 01       	movw	r30, r16
    afc0:	db cf       	rjmp	.-74     	; 0xaf78 <malloc+0x22>
    afc2:	21 15       	cp	r18, r1
    afc4:	31 05       	cpc	r19, r1
    afc6:	f9 f0       	breq	.+62     	; 0xb006 <malloc+0xb0>
    afc8:	28 1b       	sub	r18, r24
    afca:	39 0b       	sbc	r19, r25
    afcc:	24 30       	cpi	r18, 0x04	; 4
    afce:	31 05       	cpc	r19, r1
    afd0:	80 f4       	brcc	.+32     	; 0xaff2 <malloc+0x9c>
    afd2:	8a 81       	ldd	r24, Y+2	; 0x02
    afd4:	9b 81       	ldd	r25, Y+3	; 0x03
    afd6:	61 15       	cp	r22, r1
    afd8:	71 05       	cpc	r23, r1
    afda:	21 f0       	breq	.+8      	; 0xafe4 <malloc+0x8e>
    afdc:	fb 01       	movw	r30, r22
    afde:	93 83       	std	Z+3, r25	; 0x03
    afe0:	82 83       	std	Z+2, r24	; 0x02
    afe2:	04 c0       	rjmp	.+8      	; 0xafec <malloc+0x96>
    afe4:	90 93 7a 3a 	sts	0x3A7A, r25	; 0x803a7a <__flp+0x1>
    afe8:	80 93 79 3a 	sts	0x3A79, r24	; 0x803a79 <__flp>
    afec:	fe 01       	movw	r30, r28
    afee:	32 96       	adiw	r30, 0x02	; 2
    aff0:	44 c0       	rjmp	.+136    	; 0xb07a <malloc+0x124>
    aff2:	fe 01       	movw	r30, r28
    aff4:	e2 0f       	add	r30, r18
    aff6:	f3 1f       	adc	r31, r19
    aff8:	81 93       	st	Z+, r24
    affa:	91 93       	st	Z+, r25
    affc:	22 50       	subi	r18, 0x02	; 2
    affe:	31 09       	sbc	r19, r1
    b000:	39 83       	std	Y+1, r19	; 0x01
    b002:	28 83       	st	Y, r18
    b004:	3a c0       	rjmp	.+116    	; 0xb07a <malloc+0x124>
    b006:	20 91 77 3a 	lds	r18, 0x3A77	; 0x803a77 <__brkval>
    b00a:	30 91 78 3a 	lds	r19, 0x3A78	; 0x803a78 <__brkval+0x1>
    b00e:	23 2b       	or	r18, r19
    b010:	41 f4       	brne	.+16     	; 0xb022 <malloc+0xcc>
    b012:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    b016:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    b01a:	30 93 78 3a 	sts	0x3A78, r19	; 0x803a78 <__brkval+0x1>
    b01e:	20 93 77 3a 	sts	0x3A77, r18	; 0x803a77 <__brkval>
    b022:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    b026:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    b02a:	21 15       	cp	r18, r1
    b02c:	31 05       	cpc	r19, r1
    b02e:	41 f4       	brne	.+16     	; 0xb040 <malloc+0xea>
    b030:	2d b7       	in	r18, 0x3d	; 61
    b032:	3e b7       	in	r19, 0x3e	; 62
    b034:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    b038:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    b03c:	24 1b       	sub	r18, r20
    b03e:	35 0b       	sbc	r19, r21
    b040:	e0 91 77 3a 	lds	r30, 0x3A77	; 0x803a77 <__brkval>
    b044:	f0 91 78 3a 	lds	r31, 0x3A78	; 0x803a78 <__brkval+0x1>
    b048:	e2 17       	cp	r30, r18
    b04a:	f3 07       	cpc	r31, r19
    b04c:	a0 f4       	brcc	.+40     	; 0xb076 <malloc+0x120>
    b04e:	2e 1b       	sub	r18, r30
    b050:	3f 0b       	sbc	r19, r31
    b052:	28 17       	cp	r18, r24
    b054:	39 07       	cpc	r19, r25
    b056:	78 f0       	brcs	.+30     	; 0xb076 <malloc+0x120>
    b058:	ac 01       	movw	r20, r24
    b05a:	4e 5f       	subi	r20, 0xFE	; 254
    b05c:	5f 4f       	sbci	r21, 0xFF	; 255
    b05e:	24 17       	cp	r18, r20
    b060:	35 07       	cpc	r19, r21
    b062:	48 f0       	brcs	.+18     	; 0xb076 <malloc+0x120>
    b064:	4e 0f       	add	r20, r30
    b066:	5f 1f       	adc	r21, r31
    b068:	50 93 78 3a 	sts	0x3A78, r21	; 0x803a78 <__brkval+0x1>
    b06c:	40 93 77 3a 	sts	0x3A77, r20	; 0x803a77 <__brkval>
    b070:	81 93       	st	Z+, r24
    b072:	91 93       	st	Z+, r25
    b074:	02 c0       	rjmp	.+4      	; 0xb07a <malloc+0x124>
    b076:	e0 e0       	ldi	r30, 0x00	; 0
    b078:	f0 e0       	ldi	r31, 0x00	; 0
    b07a:	cf 01       	movw	r24, r30
    b07c:	df 91       	pop	r29
    b07e:	cf 91       	pop	r28
    b080:	1f 91       	pop	r17
    b082:	0f 91       	pop	r16
    b084:	08 95       	ret

0000b086 <free>:
    b086:	cf 93       	push	r28
    b088:	df 93       	push	r29
    b08a:	00 97       	sbiw	r24, 0x00	; 0
    b08c:	09 f4       	brne	.+2      	; 0xb090 <free+0xa>
    b08e:	81 c0       	rjmp	.+258    	; 0xb192 <free+0x10c>
    b090:	fc 01       	movw	r30, r24
    b092:	32 97       	sbiw	r30, 0x02	; 2
    b094:	13 82       	std	Z+3, r1	; 0x03
    b096:	12 82       	std	Z+2, r1	; 0x02
    b098:	a0 91 79 3a 	lds	r26, 0x3A79	; 0x803a79 <__flp>
    b09c:	b0 91 7a 3a 	lds	r27, 0x3A7A	; 0x803a7a <__flp+0x1>
    b0a0:	10 97       	sbiw	r26, 0x00	; 0
    b0a2:	81 f4       	brne	.+32     	; 0xb0c4 <free+0x3e>
    b0a4:	20 81       	ld	r18, Z
    b0a6:	31 81       	ldd	r19, Z+1	; 0x01
    b0a8:	82 0f       	add	r24, r18
    b0aa:	93 1f       	adc	r25, r19
    b0ac:	20 91 77 3a 	lds	r18, 0x3A77	; 0x803a77 <__brkval>
    b0b0:	30 91 78 3a 	lds	r19, 0x3A78	; 0x803a78 <__brkval+0x1>
    b0b4:	28 17       	cp	r18, r24
    b0b6:	39 07       	cpc	r19, r25
    b0b8:	51 f5       	brne	.+84     	; 0xb10e <free+0x88>
    b0ba:	f0 93 78 3a 	sts	0x3A78, r31	; 0x803a78 <__brkval+0x1>
    b0be:	e0 93 77 3a 	sts	0x3A77, r30	; 0x803a77 <__brkval>
    b0c2:	67 c0       	rjmp	.+206    	; 0xb192 <free+0x10c>
    b0c4:	ed 01       	movw	r28, r26
    b0c6:	20 e0       	ldi	r18, 0x00	; 0
    b0c8:	30 e0       	ldi	r19, 0x00	; 0
    b0ca:	ce 17       	cp	r28, r30
    b0cc:	df 07       	cpc	r29, r31
    b0ce:	40 f4       	brcc	.+16     	; 0xb0e0 <free+0x5a>
    b0d0:	4a 81       	ldd	r20, Y+2	; 0x02
    b0d2:	5b 81       	ldd	r21, Y+3	; 0x03
    b0d4:	9e 01       	movw	r18, r28
    b0d6:	41 15       	cp	r20, r1
    b0d8:	51 05       	cpc	r21, r1
    b0da:	f1 f0       	breq	.+60     	; 0xb118 <free+0x92>
    b0dc:	ea 01       	movw	r28, r20
    b0de:	f5 cf       	rjmp	.-22     	; 0xb0ca <free+0x44>
    b0e0:	d3 83       	std	Z+3, r29	; 0x03
    b0e2:	c2 83       	std	Z+2, r28	; 0x02
    b0e4:	40 81       	ld	r20, Z
    b0e6:	51 81       	ldd	r21, Z+1	; 0x01
    b0e8:	84 0f       	add	r24, r20
    b0ea:	95 1f       	adc	r25, r21
    b0ec:	c8 17       	cp	r28, r24
    b0ee:	d9 07       	cpc	r29, r25
    b0f0:	59 f4       	brne	.+22     	; 0xb108 <free+0x82>
    b0f2:	88 81       	ld	r24, Y
    b0f4:	99 81       	ldd	r25, Y+1	; 0x01
    b0f6:	84 0f       	add	r24, r20
    b0f8:	95 1f       	adc	r25, r21
    b0fa:	02 96       	adiw	r24, 0x02	; 2
    b0fc:	91 83       	std	Z+1, r25	; 0x01
    b0fe:	80 83       	st	Z, r24
    b100:	8a 81       	ldd	r24, Y+2	; 0x02
    b102:	9b 81       	ldd	r25, Y+3	; 0x03
    b104:	93 83       	std	Z+3, r25	; 0x03
    b106:	82 83       	std	Z+2, r24	; 0x02
    b108:	21 15       	cp	r18, r1
    b10a:	31 05       	cpc	r19, r1
    b10c:	29 f4       	brne	.+10     	; 0xb118 <free+0x92>
    b10e:	f0 93 7a 3a 	sts	0x3A7A, r31	; 0x803a7a <__flp+0x1>
    b112:	e0 93 79 3a 	sts	0x3A79, r30	; 0x803a79 <__flp>
    b116:	3d c0       	rjmp	.+122    	; 0xb192 <free+0x10c>
    b118:	e9 01       	movw	r28, r18
    b11a:	fb 83       	std	Y+3, r31	; 0x03
    b11c:	ea 83       	std	Y+2, r30	; 0x02
    b11e:	49 91       	ld	r20, Y+
    b120:	59 91       	ld	r21, Y+
    b122:	c4 0f       	add	r28, r20
    b124:	d5 1f       	adc	r29, r21
    b126:	ec 17       	cp	r30, r28
    b128:	fd 07       	cpc	r31, r29
    b12a:	61 f4       	brne	.+24     	; 0xb144 <free+0xbe>
    b12c:	80 81       	ld	r24, Z
    b12e:	91 81       	ldd	r25, Z+1	; 0x01
    b130:	84 0f       	add	r24, r20
    b132:	95 1f       	adc	r25, r21
    b134:	02 96       	adiw	r24, 0x02	; 2
    b136:	e9 01       	movw	r28, r18
    b138:	99 83       	std	Y+1, r25	; 0x01
    b13a:	88 83       	st	Y, r24
    b13c:	82 81       	ldd	r24, Z+2	; 0x02
    b13e:	93 81       	ldd	r25, Z+3	; 0x03
    b140:	9b 83       	std	Y+3, r25	; 0x03
    b142:	8a 83       	std	Y+2, r24	; 0x02
    b144:	e0 e0       	ldi	r30, 0x00	; 0
    b146:	f0 e0       	ldi	r31, 0x00	; 0
    b148:	12 96       	adiw	r26, 0x02	; 2
    b14a:	8d 91       	ld	r24, X+
    b14c:	9c 91       	ld	r25, X
    b14e:	13 97       	sbiw	r26, 0x03	; 3
    b150:	00 97       	sbiw	r24, 0x00	; 0
    b152:	19 f0       	breq	.+6      	; 0xb15a <free+0xd4>
    b154:	fd 01       	movw	r30, r26
    b156:	dc 01       	movw	r26, r24
    b158:	f7 cf       	rjmp	.-18     	; 0xb148 <free+0xc2>
    b15a:	8d 91       	ld	r24, X+
    b15c:	9c 91       	ld	r25, X
    b15e:	11 97       	sbiw	r26, 0x01	; 1
    b160:	9d 01       	movw	r18, r26
    b162:	2e 5f       	subi	r18, 0xFE	; 254
    b164:	3f 4f       	sbci	r19, 0xFF	; 255
    b166:	82 0f       	add	r24, r18
    b168:	93 1f       	adc	r25, r19
    b16a:	20 91 77 3a 	lds	r18, 0x3A77	; 0x803a77 <__brkval>
    b16e:	30 91 78 3a 	lds	r19, 0x3A78	; 0x803a78 <__brkval+0x1>
    b172:	28 17       	cp	r18, r24
    b174:	39 07       	cpc	r19, r25
    b176:	69 f4       	brne	.+26     	; 0xb192 <free+0x10c>
    b178:	30 97       	sbiw	r30, 0x00	; 0
    b17a:	29 f4       	brne	.+10     	; 0xb186 <free+0x100>
    b17c:	10 92 7a 3a 	sts	0x3A7A, r1	; 0x803a7a <__flp+0x1>
    b180:	10 92 79 3a 	sts	0x3A79, r1	; 0x803a79 <__flp>
    b184:	02 c0       	rjmp	.+4      	; 0xb18a <free+0x104>
    b186:	13 82       	std	Z+3, r1	; 0x03
    b188:	12 82       	std	Z+2, r1	; 0x02
    b18a:	b0 93 78 3a 	sts	0x3A78, r27	; 0x803a78 <__brkval+0x1>
    b18e:	a0 93 77 3a 	sts	0x3A77, r26	; 0x803a77 <__brkval>
    b192:	df 91       	pop	r29
    b194:	cf 91       	pop	r28
    b196:	08 95       	ret

0000b198 <do_rand>:
    b198:	8f 92       	push	r8
    b19a:	9f 92       	push	r9
    b19c:	af 92       	push	r10
    b19e:	bf 92       	push	r11
    b1a0:	cf 92       	push	r12
    b1a2:	df 92       	push	r13
    b1a4:	ef 92       	push	r14
    b1a6:	ff 92       	push	r15
    b1a8:	cf 93       	push	r28
    b1aa:	df 93       	push	r29
    b1ac:	ec 01       	movw	r28, r24
    b1ae:	68 81       	ld	r22, Y
    b1b0:	79 81       	ldd	r23, Y+1	; 0x01
    b1b2:	8a 81       	ldd	r24, Y+2	; 0x02
    b1b4:	9b 81       	ldd	r25, Y+3	; 0x03
    b1b6:	61 15       	cp	r22, r1
    b1b8:	71 05       	cpc	r23, r1
    b1ba:	81 05       	cpc	r24, r1
    b1bc:	91 05       	cpc	r25, r1
    b1be:	21 f4       	brne	.+8      	; 0xb1c8 <do_rand+0x30>
    b1c0:	64 e2       	ldi	r22, 0x24	; 36
    b1c2:	79 ed       	ldi	r23, 0xD9	; 217
    b1c4:	8b e5       	ldi	r24, 0x5B	; 91
    b1c6:	97 e0       	ldi	r25, 0x07	; 7
    b1c8:	2d e1       	ldi	r18, 0x1D	; 29
    b1ca:	33 ef       	ldi	r19, 0xF3	; 243
    b1cc:	41 e0       	ldi	r20, 0x01	; 1
    b1ce:	50 e0       	ldi	r21, 0x00	; 0
    b1d0:	0e 94 39 5b 	call	0xb672	; 0xb672 <__divmodsi4>
    b1d4:	49 01       	movw	r8, r18
    b1d6:	5a 01       	movw	r10, r20
    b1d8:	9b 01       	movw	r18, r22
    b1da:	ac 01       	movw	r20, r24
    b1dc:	a7 ea       	ldi	r26, 0xA7	; 167
    b1de:	b1 e4       	ldi	r27, 0x41	; 65
    b1e0:	0e 94 58 5b 	call	0xb6b0	; 0xb6b0 <__muluhisi3>
    b1e4:	6b 01       	movw	r12, r22
    b1e6:	7c 01       	movw	r14, r24
    b1e8:	ac ee       	ldi	r26, 0xEC	; 236
    b1ea:	b4 ef       	ldi	r27, 0xF4	; 244
    b1ec:	a5 01       	movw	r20, r10
    b1ee:	94 01       	movw	r18, r8
    b1f0:	0e 94 66 5b 	call	0xb6cc	; 0xb6cc <__mulohisi3>
    b1f4:	dc 01       	movw	r26, r24
    b1f6:	cb 01       	movw	r24, r22
    b1f8:	8c 0d       	add	r24, r12
    b1fa:	9d 1d       	adc	r25, r13
    b1fc:	ae 1d       	adc	r26, r14
    b1fe:	bf 1d       	adc	r27, r15
    b200:	b7 ff       	sbrs	r27, 7
    b202:	03 c0       	rjmp	.+6      	; 0xb20a <do_rand+0x72>
    b204:	01 97       	sbiw	r24, 0x01	; 1
    b206:	a1 09       	sbc	r26, r1
    b208:	b0 48       	sbci	r27, 0x80	; 128
    b20a:	88 83       	st	Y, r24
    b20c:	99 83       	std	Y+1, r25	; 0x01
    b20e:	aa 83       	std	Y+2, r26	; 0x02
    b210:	bb 83       	std	Y+3, r27	; 0x03
    b212:	9f 77       	andi	r25, 0x7F	; 127
    b214:	df 91       	pop	r29
    b216:	cf 91       	pop	r28
    b218:	ff 90       	pop	r15
    b21a:	ef 90       	pop	r14
    b21c:	df 90       	pop	r13
    b21e:	cf 90       	pop	r12
    b220:	bf 90       	pop	r11
    b222:	af 90       	pop	r10
    b224:	9f 90       	pop	r9
    b226:	8f 90       	pop	r8
    b228:	08 95       	ret

0000b22a <rand_r>:
    b22a:	0c 94 cc 58 	jmp	0xb198	; 0xb198 <do_rand>

0000b22e <rand>:
    b22e:	86 e0       	ldi	r24, 0x06	; 6
    b230:	92 e0       	ldi	r25, 0x02	; 2
    b232:	0c 94 cc 58 	jmp	0xb198	; 0xb198 <do_rand>

0000b236 <srand>:
    b236:	a0 e0       	ldi	r26, 0x00	; 0
    b238:	b0 e0       	ldi	r27, 0x00	; 0
    b23a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <next>
    b23e:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <next+0x1>
    b242:	a0 93 08 02 	sts	0x0208, r26	; 0x800208 <next+0x2>
    b246:	b0 93 09 02 	sts	0x0209, r27	; 0x800209 <next+0x3>
    b24a:	08 95       	ret

0000b24c <__ftoa_engine>:
    b24c:	28 30       	cpi	r18, 0x08	; 8
    b24e:	08 f0       	brcs	.+2      	; 0xb252 <__ftoa_engine+0x6>
    b250:	27 e0       	ldi	r18, 0x07	; 7
    b252:	33 27       	eor	r19, r19
    b254:	da 01       	movw	r26, r20
    b256:	99 0f       	add	r25, r25
    b258:	31 1d       	adc	r19, r1
    b25a:	87 fd       	sbrc	r24, 7
    b25c:	91 60       	ori	r25, 0x01	; 1
    b25e:	00 96       	adiw	r24, 0x00	; 0
    b260:	61 05       	cpc	r22, r1
    b262:	71 05       	cpc	r23, r1
    b264:	39 f4       	brne	.+14     	; 0xb274 <__ftoa_engine+0x28>
    b266:	32 60       	ori	r19, 0x02	; 2
    b268:	2e 5f       	subi	r18, 0xFE	; 254
    b26a:	3d 93       	st	X+, r19
    b26c:	30 e3       	ldi	r19, 0x30	; 48
    b26e:	2a 95       	dec	r18
    b270:	e1 f7       	brne	.-8      	; 0xb26a <__ftoa_engine+0x1e>
    b272:	08 95       	ret
    b274:	9f 3f       	cpi	r25, 0xFF	; 255
    b276:	30 f0       	brcs	.+12     	; 0xb284 <__ftoa_engine+0x38>
    b278:	80 38       	cpi	r24, 0x80	; 128
    b27a:	71 05       	cpc	r23, r1
    b27c:	61 05       	cpc	r22, r1
    b27e:	09 f0       	breq	.+2      	; 0xb282 <__ftoa_engine+0x36>
    b280:	3c 5f       	subi	r19, 0xFC	; 252
    b282:	3c 5f       	subi	r19, 0xFC	; 252
    b284:	3d 93       	st	X+, r19
    b286:	91 30       	cpi	r25, 0x01	; 1
    b288:	08 f0       	brcs	.+2      	; 0xb28c <__ftoa_engine+0x40>
    b28a:	80 68       	ori	r24, 0x80	; 128
    b28c:	91 1d       	adc	r25, r1
    b28e:	df 93       	push	r29
    b290:	cf 93       	push	r28
    b292:	1f 93       	push	r17
    b294:	0f 93       	push	r16
    b296:	ff 92       	push	r15
    b298:	ef 92       	push	r14
    b29a:	19 2f       	mov	r17, r25
    b29c:	98 7f       	andi	r25, 0xF8	; 248
    b29e:	96 95       	lsr	r25
    b2a0:	e9 2f       	mov	r30, r25
    b2a2:	96 95       	lsr	r25
    b2a4:	96 95       	lsr	r25
    b2a6:	e9 0f       	add	r30, r25
    b2a8:	ff 27       	eor	r31, r31
    b2aa:	ee 54       	subi	r30, 0x4E	; 78
    b2ac:	fe 4f       	sbci	r31, 0xFE	; 254
    b2ae:	99 27       	eor	r25, r25
    b2b0:	33 27       	eor	r19, r19
    b2b2:	ee 24       	eor	r14, r14
    b2b4:	ff 24       	eor	r15, r15
    b2b6:	a7 01       	movw	r20, r14
    b2b8:	e7 01       	movw	r28, r14
    b2ba:	05 90       	lpm	r0, Z+
    b2bc:	08 94       	sec
    b2be:	07 94       	ror	r0
    b2c0:	28 f4       	brcc	.+10     	; 0xb2cc <__ftoa_engine+0x80>
    b2c2:	36 0f       	add	r19, r22
    b2c4:	e7 1e       	adc	r14, r23
    b2c6:	f8 1e       	adc	r15, r24
    b2c8:	49 1f       	adc	r20, r25
    b2ca:	51 1d       	adc	r21, r1
    b2cc:	66 0f       	add	r22, r22
    b2ce:	77 1f       	adc	r23, r23
    b2d0:	88 1f       	adc	r24, r24
    b2d2:	99 1f       	adc	r25, r25
    b2d4:	06 94       	lsr	r0
    b2d6:	a1 f7       	brne	.-24     	; 0xb2c0 <__ftoa_engine+0x74>
    b2d8:	05 90       	lpm	r0, Z+
    b2da:	07 94       	ror	r0
    b2dc:	28 f4       	brcc	.+10     	; 0xb2e8 <__ftoa_engine+0x9c>
    b2de:	e7 0e       	add	r14, r23
    b2e0:	f8 1e       	adc	r15, r24
    b2e2:	49 1f       	adc	r20, r25
    b2e4:	56 1f       	adc	r21, r22
    b2e6:	c1 1d       	adc	r28, r1
    b2e8:	77 0f       	add	r23, r23
    b2ea:	88 1f       	adc	r24, r24
    b2ec:	99 1f       	adc	r25, r25
    b2ee:	66 1f       	adc	r22, r22
    b2f0:	06 94       	lsr	r0
    b2f2:	a1 f7       	brne	.-24     	; 0xb2dc <__ftoa_engine+0x90>
    b2f4:	05 90       	lpm	r0, Z+
    b2f6:	07 94       	ror	r0
    b2f8:	28 f4       	brcc	.+10     	; 0xb304 <__ftoa_engine+0xb8>
    b2fa:	f8 0e       	add	r15, r24
    b2fc:	49 1f       	adc	r20, r25
    b2fe:	56 1f       	adc	r21, r22
    b300:	c7 1f       	adc	r28, r23
    b302:	d1 1d       	adc	r29, r1
    b304:	88 0f       	add	r24, r24
    b306:	99 1f       	adc	r25, r25
    b308:	66 1f       	adc	r22, r22
    b30a:	77 1f       	adc	r23, r23
    b30c:	06 94       	lsr	r0
    b30e:	a1 f7       	brne	.-24     	; 0xb2f8 <__ftoa_engine+0xac>
    b310:	05 90       	lpm	r0, Z+
    b312:	07 94       	ror	r0
    b314:	20 f4       	brcc	.+8      	; 0xb31e <__ftoa_engine+0xd2>
    b316:	49 0f       	add	r20, r25
    b318:	56 1f       	adc	r21, r22
    b31a:	c7 1f       	adc	r28, r23
    b31c:	d8 1f       	adc	r29, r24
    b31e:	99 0f       	add	r25, r25
    b320:	66 1f       	adc	r22, r22
    b322:	77 1f       	adc	r23, r23
    b324:	88 1f       	adc	r24, r24
    b326:	06 94       	lsr	r0
    b328:	a9 f7       	brne	.-22     	; 0xb314 <__ftoa_engine+0xc8>
    b32a:	84 91       	lpm	r24, Z
    b32c:	10 95       	com	r17
    b32e:	17 70       	andi	r17, 0x07	; 7
    b330:	41 f0       	breq	.+16     	; 0xb342 <__ftoa_engine+0xf6>
    b332:	d6 95       	lsr	r29
    b334:	c7 95       	ror	r28
    b336:	57 95       	ror	r21
    b338:	47 95       	ror	r20
    b33a:	f7 94       	ror	r15
    b33c:	e7 94       	ror	r14
    b33e:	1a 95       	dec	r17
    b340:	c1 f7       	brne	.-16     	; 0xb332 <__ftoa_engine+0xe6>
    b342:	e8 e5       	ldi	r30, 0x58	; 88
    b344:	f1 e0       	ldi	r31, 0x01	; 1
    b346:	68 94       	set
    b348:	15 90       	lpm	r1, Z+
    b34a:	15 91       	lpm	r17, Z+
    b34c:	35 91       	lpm	r19, Z+
    b34e:	65 91       	lpm	r22, Z+
    b350:	95 91       	lpm	r25, Z+
    b352:	05 90       	lpm	r0, Z+
    b354:	7f e2       	ldi	r23, 0x2F	; 47
    b356:	73 95       	inc	r23
    b358:	e1 18       	sub	r14, r1
    b35a:	f1 0a       	sbc	r15, r17
    b35c:	43 0b       	sbc	r20, r19
    b35e:	56 0b       	sbc	r21, r22
    b360:	c9 0b       	sbc	r28, r25
    b362:	d0 09       	sbc	r29, r0
    b364:	c0 f7       	brcc	.-16     	; 0xb356 <__ftoa_engine+0x10a>
    b366:	e1 0c       	add	r14, r1
    b368:	f1 1e       	adc	r15, r17
    b36a:	43 1f       	adc	r20, r19
    b36c:	56 1f       	adc	r21, r22
    b36e:	c9 1f       	adc	r28, r25
    b370:	d0 1d       	adc	r29, r0
    b372:	7e f4       	brtc	.+30     	; 0xb392 <__ftoa_engine+0x146>
    b374:	70 33       	cpi	r23, 0x30	; 48
    b376:	11 f4       	brne	.+4      	; 0xb37c <__ftoa_engine+0x130>
    b378:	8a 95       	dec	r24
    b37a:	e6 cf       	rjmp	.-52     	; 0xb348 <__ftoa_engine+0xfc>
    b37c:	e8 94       	clt
    b37e:	01 50       	subi	r16, 0x01	; 1
    b380:	30 f0       	brcs	.+12     	; 0xb38e <__ftoa_engine+0x142>
    b382:	08 0f       	add	r16, r24
    b384:	0a f4       	brpl	.+2      	; 0xb388 <__ftoa_engine+0x13c>
    b386:	00 27       	eor	r16, r16
    b388:	02 17       	cp	r16, r18
    b38a:	08 f4       	brcc	.+2      	; 0xb38e <__ftoa_engine+0x142>
    b38c:	20 2f       	mov	r18, r16
    b38e:	23 95       	inc	r18
    b390:	02 2f       	mov	r16, r18
    b392:	7a 33       	cpi	r23, 0x3A	; 58
    b394:	28 f0       	brcs	.+10     	; 0xb3a0 <__ftoa_engine+0x154>
    b396:	79 e3       	ldi	r23, 0x39	; 57
    b398:	7d 93       	st	X+, r23
    b39a:	2a 95       	dec	r18
    b39c:	e9 f7       	brne	.-6      	; 0xb398 <__ftoa_engine+0x14c>
    b39e:	10 c0       	rjmp	.+32     	; 0xb3c0 <__ftoa_engine+0x174>
    b3a0:	7d 93       	st	X+, r23
    b3a2:	2a 95       	dec	r18
    b3a4:	89 f6       	brne	.-94     	; 0xb348 <__ftoa_engine+0xfc>
    b3a6:	06 94       	lsr	r0
    b3a8:	97 95       	ror	r25
    b3aa:	67 95       	ror	r22
    b3ac:	37 95       	ror	r19
    b3ae:	17 95       	ror	r17
    b3b0:	17 94       	ror	r1
    b3b2:	e1 18       	sub	r14, r1
    b3b4:	f1 0a       	sbc	r15, r17
    b3b6:	43 0b       	sbc	r20, r19
    b3b8:	56 0b       	sbc	r21, r22
    b3ba:	c9 0b       	sbc	r28, r25
    b3bc:	d0 09       	sbc	r29, r0
    b3be:	98 f0       	brcs	.+38     	; 0xb3e6 <__ftoa_engine+0x19a>
    b3c0:	23 95       	inc	r18
    b3c2:	7e 91       	ld	r23, -X
    b3c4:	73 95       	inc	r23
    b3c6:	7a 33       	cpi	r23, 0x3A	; 58
    b3c8:	08 f0       	brcs	.+2      	; 0xb3cc <__ftoa_engine+0x180>
    b3ca:	70 e3       	ldi	r23, 0x30	; 48
    b3cc:	7c 93       	st	X, r23
    b3ce:	20 13       	cpse	r18, r16
    b3d0:	b8 f7       	brcc	.-18     	; 0xb3c0 <__ftoa_engine+0x174>
    b3d2:	7e 91       	ld	r23, -X
    b3d4:	70 61       	ori	r23, 0x10	; 16
    b3d6:	7d 93       	st	X+, r23
    b3d8:	30 f0       	brcs	.+12     	; 0xb3e6 <__ftoa_engine+0x19a>
    b3da:	83 95       	inc	r24
    b3dc:	71 e3       	ldi	r23, 0x31	; 49
    b3de:	7d 93       	st	X+, r23
    b3e0:	70 e3       	ldi	r23, 0x30	; 48
    b3e2:	2a 95       	dec	r18
    b3e4:	e1 f7       	brne	.-8      	; 0xb3de <__ftoa_engine+0x192>
    b3e6:	11 24       	eor	r1, r1
    b3e8:	ef 90       	pop	r14
    b3ea:	ff 90       	pop	r15
    b3ec:	0f 91       	pop	r16
    b3ee:	1f 91       	pop	r17
    b3f0:	cf 91       	pop	r28
    b3f2:	df 91       	pop	r29
    b3f4:	99 27       	eor	r25, r25
    b3f6:	87 fd       	sbrc	r24, 7
    b3f8:	90 95       	com	r25
    b3fa:	08 95       	ret

0000b3fc <strnlen_P>:
    b3fc:	fc 01       	movw	r30, r24
    b3fe:	05 90       	lpm	r0, Z+
    b400:	61 50       	subi	r22, 0x01	; 1
    b402:	70 40       	sbci	r23, 0x00	; 0
    b404:	01 10       	cpse	r0, r1
    b406:	d8 f7       	brcc	.-10     	; 0xb3fe <strnlen_P+0x2>
    b408:	80 95       	com	r24
    b40a:	90 95       	com	r25
    b40c:	8e 0f       	add	r24, r30
    b40e:	9f 1f       	adc	r25, r31
    b410:	08 95       	ret

0000b412 <memcpy>:
    b412:	fb 01       	movw	r30, r22
    b414:	dc 01       	movw	r26, r24
    b416:	02 c0       	rjmp	.+4      	; 0xb41c <memcpy+0xa>
    b418:	01 90       	ld	r0, Z+
    b41a:	0d 92       	st	X+, r0
    b41c:	41 50       	subi	r20, 0x01	; 1
    b41e:	50 40       	sbci	r21, 0x00	; 0
    b420:	d8 f7       	brcc	.-10     	; 0xb418 <memcpy+0x6>
    b422:	08 95       	ret

0000b424 <memset>:
    b424:	dc 01       	movw	r26, r24
    b426:	01 c0       	rjmp	.+2      	; 0xb42a <memset+0x6>
    b428:	6d 93       	st	X+, r22
    b42a:	41 50       	subi	r20, 0x01	; 1
    b42c:	50 40       	sbci	r21, 0x00	; 0
    b42e:	e0 f7       	brcc	.-8      	; 0xb428 <memset+0x4>
    b430:	08 95       	ret

0000b432 <strnlen>:
    b432:	fc 01       	movw	r30, r24
    b434:	61 50       	subi	r22, 0x01	; 1
    b436:	70 40       	sbci	r23, 0x00	; 0
    b438:	01 90       	ld	r0, Z+
    b43a:	01 10       	cpse	r0, r1
    b43c:	d8 f7       	brcc	.-10     	; 0xb434 <strnlen+0x2>
    b43e:	80 95       	com	r24
    b440:	90 95       	com	r25
    b442:	8e 0f       	add	r24, r30
    b444:	9f 1f       	adc	r25, r31
    b446:	08 95       	ret

0000b448 <fdevopen>:
    b448:	0f 93       	push	r16
    b44a:	1f 93       	push	r17
    b44c:	cf 93       	push	r28
    b44e:	df 93       	push	r29
    b450:	00 97       	sbiw	r24, 0x00	; 0
    b452:	31 f4       	brne	.+12     	; 0xb460 <fdevopen+0x18>
    b454:	61 15       	cp	r22, r1
    b456:	71 05       	cpc	r23, r1
    b458:	19 f4       	brne	.+6      	; 0xb460 <fdevopen+0x18>
    b45a:	80 e0       	ldi	r24, 0x00	; 0
    b45c:	90 e0       	ldi	r25, 0x00	; 0
    b45e:	3a c0       	rjmp	.+116    	; 0xb4d4 <fdevopen+0x8c>
    b460:	8b 01       	movw	r16, r22
    b462:	ec 01       	movw	r28, r24
    b464:	6e e0       	ldi	r22, 0x0E	; 14
    b466:	70 e0       	ldi	r23, 0x00	; 0
    b468:	81 e0       	ldi	r24, 0x01	; 1
    b46a:	90 e0       	ldi	r25, 0x00	; 0
    b46c:	0e 94 1d 5b 	call	0xb63a	; 0xb63a <calloc>
    b470:	fc 01       	movw	r30, r24
    b472:	89 2b       	or	r24, r25
    b474:	91 f3       	breq	.-28     	; 0xb45a <fdevopen+0x12>
    b476:	80 e8       	ldi	r24, 0x80	; 128
    b478:	83 83       	std	Z+3, r24	; 0x03
    b47a:	01 15       	cp	r16, r1
    b47c:	11 05       	cpc	r17, r1
    b47e:	71 f0       	breq	.+28     	; 0xb49c <fdevopen+0x54>
    b480:	13 87       	std	Z+11, r17	; 0x0b
    b482:	02 87       	std	Z+10, r16	; 0x0a
    b484:	81 e8       	ldi	r24, 0x81	; 129
    b486:	83 83       	std	Z+3, r24	; 0x03
    b488:	80 91 7b 3a 	lds	r24, 0x3A7B	; 0x803a7b <__iob>
    b48c:	90 91 7c 3a 	lds	r25, 0x3A7C	; 0x803a7c <__iob+0x1>
    b490:	89 2b       	or	r24, r25
    b492:	21 f4       	brne	.+8      	; 0xb49c <fdevopen+0x54>
    b494:	f0 93 7c 3a 	sts	0x3A7C, r31	; 0x803a7c <__iob+0x1>
    b498:	e0 93 7b 3a 	sts	0x3A7B, r30	; 0x803a7b <__iob>
    b49c:	20 97       	sbiw	r28, 0x00	; 0
    b49e:	c9 f0       	breq	.+50     	; 0xb4d2 <fdevopen+0x8a>
    b4a0:	d1 87       	std	Z+9, r29	; 0x09
    b4a2:	c0 87       	std	Z+8, r28	; 0x08
    b4a4:	83 81       	ldd	r24, Z+3	; 0x03
    b4a6:	82 60       	ori	r24, 0x02	; 2
    b4a8:	83 83       	std	Z+3, r24	; 0x03
    b4aa:	80 91 7d 3a 	lds	r24, 0x3A7D	; 0x803a7d <__iob+0x2>
    b4ae:	90 91 7e 3a 	lds	r25, 0x3A7E	; 0x803a7e <__iob+0x3>
    b4b2:	89 2b       	or	r24, r25
    b4b4:	71 f4       	brne	.+28     	; 0xb4d2 <fdevopen+0x8a>
    b4b6:	f0 93 7e 3a 	sts	0x3A7E, r31	; 0x803a7e <__iob+0x3>
    b4ba:	e0 93 7d 3a 	sts	0x3A7D, r30	; 0x803a7d <__iob+0x2>
    b4be:	80 91 7f 3a 	lds	r24, 0x3A7F	; 0x803a7f <__iob+0x4>
    b4c2:	90 91 80 3a 	lds	r25, 0x3A80	; 0x803a80 <__iob+0x5>
    b4c6:	89 2b       	or	r24, r25
    b4c8:	21 f4       	brne	.+8      	; 0xb4d2 <fdevopen+0x8a>
    b4ca:	f0 93 80 3a 	sts	0x3A80, r31	; 0x803a80 <__iob+0x5>
    b4ce:	e0 93 7f 3a 	sts	0x3A7F, r30	; 0x803a7f <__iob+0x4>
    b4d2:	cf 01       	movw	r24, r30
    b4d4:	df 91       	pop	r29
    b4d6:	cf 91       	pop	r28
    b4d8:	1f 91       	pop	r17
    b4da:	0f 91       	pop	r16
    b4dc:	08 95       	ret

0000b4de <fputc>:
    b4de:	0f 93       	push	r16
    b4e0:	1f 93       	push	r17
    b4e2:	cf 93       	push	r28
    b4e4:	df 93       	push	r29
    b4e6:	fb 01       	movw	r30, r22
    b4e8:	23 81       	ldd	r18, Z+3	; 0x03
    b4ea:	21 fd       	sbrc	r18, 1
    b4ec:	03 c0       	rjmp	.+6      	; 0xb4f4 <fputc+0x16>
    b4ee:	8f ef       	ldi	r24, 0xFF	; 255
    b4f0:	9f ef       	ldi	r25, 0xFF	; 255
    b4f2:	2c c0       	rjmp	.+88     	; 0xb54c <fputc+0x6e>
    b4f4:	22 ff       	sbrs	r18, 2
    b4f6:	16 c0       	rjmp	.+44     	; 0xb524 <fputc+0x46>
    b4f8:	46 81       	ldd	r20, Z+6	; 0x06
    b4fa:	57 81       	ldd	r21, Z+7	; 0x07
    b4fc:	24 81       	ldd	r18, Z+4	; 0x04
    b4fe:	35 81       	ldd	r19, Z+5	; 0x05
    b500:	42 17       	cp	r20, r18
    b502:	53 07       	cpc	r21, r19
    b504:	44 f4       	brge	.+16     	; 0xb516 <fputc+0x38>
    b506:	a0 81       	ld	r26, Z
    b508:	b1 81       	ldd	r27, Z+1	; 0x01
    b50a:	9d 01       	movw	r18, r26
    b50c:	2f 5f       	subi	r18, 0xFF	; 255
    b50e:	3f 4f       	sbci	r19, 0xFF	; 255
    b510:	31 83       	std	Z+1, r19	; 0x01
    b512:	20 83       	st	Z, r18
    b514:	8c 93       	st	X, r24
    b516:	26 81       	ldd	r18, Z+6	; 0x06
    b518:	37 81       	ldd	r19, Z+7	; 0x07
    b51a:	2f 5f       	subi	r18, 0xFF	; 255
    b51c:	3f 4f       	sbci	r19, 0xFF	; 255
    b51e:	37 83       	std	Z+7, r19	; 0x07
    b520:	26 83       	std	Z+6, r18	; 0x06
    b522:	14 c0       	rjmp	.+40     	; 0xb54c <fputc+0x6e>
    b524:	8b 01       	movw	r16, r22
    b526:	ec 01       	movw	r28, r24
    b528:	fb 01       	movw	r30, r22
    b52a:	00 84       	ldd	r0, Z+8	; 0x08
    b52c:	f1 85       	ldd	r31, Z+9	; 0x09
    b52e:	e0 2d       	mov	r30, r0
    b530:	09 95       	icall
    b532:	89 2b       	or	r24, r25
    b534:	e1 f6       	brne	.-72     	; 0xb4ee <fputc+0x10>
    b536:	d8 01       	movw	r26, r16
    b538:	16 96       	adiw	r26, 0x06	; 6
    b53a:	8d 91       	ld	r24, X+
    b53c:	9c 91       	ld	r25, X
    b53e:	17 97       	sbiw	r26, 0x07	; 7
    b540:	01 96       	adiw	r24, 0x01	; 1
    b542:	17 96       	adiw	r26, 0x07	; 7
    b544:	9c 93       	st	X, r25
    b546:	8e 93       	st	-X, r24
    b548:	16 97       	sbiw	r26, 0x06	; 6
    b54a:	ce 01       	movw	r24, r28
    b54c:	df 91       	pop	r29
    b54e:	cf 91       	pop	r28
    b550:	1f 91       	pop	r17
    b552:	0f 91       	pop	r16
    b554:	08 95       	ret

0000b556 <printf>:
    b556:	cf 93       	push	r28
    b558:	df 93       	push	r29
    b55a:	cd b7       	in	r28, 0x3d	; 61
    b55c:	de b7       	in	r29, 0x3e	; 62
    b55e:	ae 01       	movw	r20, r28
    b560:	4b 5f       	subi	r20, 0xFB	; 251
    b562:	5f 4f       	sbci	r21, 0xFF	; 255
    b564:	fa 01       	movw	r30, r20
    b566:	61 91       	ld	r22, Z+
    b568:	71 91       	ld	r23, Z+
    b56a:	af 01       	movw	r20, r30
    b56c:	80 91 7d 3a 	lds	r24, 0x3A7D	; 0x803a7d <__iob+0x2>
    b570:	90 91 7e 3a 	lds	r25, 0x3A7E	; 0x803a7e <__iob+0x3>
    b574:	0e 94 a7 51 	call	0xa34e	; 0xa34e <vfprintf>
    b578:	df 91       	pop	r29
    b57a:	cf 91       	pop	r28
    b57c:	08 95       	ret

0000b57e <__ultoa_invert>:
    b57e:	fa 01       	movw	r30, r20
    b580:	aa 27       	eor	r26, r26
    b582:	28 30       	cpi	r18, 0x08	; 8
    b584:	51 f1       	breq	.+84     	; 0xb5da <__ultoa_invert+0x5c>
    b586:	20 31       	cpi	r18, 0x10	; 16
    b588:	81 f1       	breq	.+96     	; 0xb5ea <__ultoa_invert+0x6c>
    b58a:	e8 94       	clt
    b58c:	6f 93       	push	r22
    b58e:	6e 7f       	andi	r22, 0xFE	; 254
    b590:	6e 5f       	subi	r22, 0xFE	; 254
    b592:	7f 4f       	sbci	r23, 0xFF	; 255
    b594:	8f 4f       	sbci	r24, 0xFF	; 255
    b596:	9f 4f       	sbci	r25, 0xFF	; 255
    b598:	af 4f       	sbci	r26, 0xFF	; 255
    b59a:	b1 e0       	ldi	r27, 0x01	; 1
    b59c:	3e d0       	rcall	.+124    	; 0xb61a <__ultoa_invert+0x9c>
    b59e:	b4 e0       	ldi	r27, 0x04	; 4
    b5a0:	3c d0       	rcall	.+120    	; 0xb61a <__ultoa_invert+0x9c>
    b5a2:	67 0f       	add	r22, r23
    b5a4:	78 1f       	adc	r23, r24
    b5a6:	89 1f       	adc	r24, r25
    b5a8:	9a 1f       	adc	r25, r26
    b5aa:	a1 1d       	adc	r26, r1
    b5ac:	68 0f       	add	r22, r24
    b5ae:	79 1f       	adc	r23, r25
    b5b0:	8a 1f       	adc	r24, r26
    b5b2:	91 1d       	adc	r25, r1
    b5b4:	a1 1d       	adc	r26, r1
    b5b6:	6a 0f       	add	r22, r26
    b5b8:	71 1d       	adc	r23, r1
    b5ba:	81 1d       	adc	r24, r1
    b5bc:	91 1d       	adc	r25, r1
    b5be:	a1 1d       	adc	r26, r1
    b5c0:	20 d0       	rcall	.+64     	; 0xb602 <__ultoa_invert+0x84>
    b5c2:	09 f4       	brne	.+2      	; 0xb5c6 <__ultoa_invert+0x48>
    b5c4:	68 94       	set
    b5c6:	3f 91       	pop	r19
    b5c8:	2a e0       	ldi	r18, 0x0A	; 10
    b5ca:	26 9f       	mul	r18, r22
    b5cc:	11 24       	eor	r1, r1
    b5ce:	30 19       	sub	r19, r0
    b5d0:	30 5d       	subi	r19, 0xD0	; 208
    b5d2:	31 93       	st	Z+, r19
    b5d4:	de f6       	brtc	.-74     	; 0xb58c <__ultoa_invert+0xe>
    b5d6:	cf 01       	movw	r24, r30
    b5d8:	08 95       	ret
    b5da:	46 2f       	mov	r20, r22
    b5dc:	47 70       	andi	r20, 0x07	; 7
    b5de:	40 5d       	subi	r20, 0xD0	; 208
    b5e0:	41 93       	st	Z+, r20
    b5e2:	b3 e0       	ldi	r27, 0x03	; 3
    b5e4:	0f d0       	rcall	.+30     	; 0xb604 <__ultoa_invert+0x86>
    b5e6:	c9 f7       	brne	.-14     	; 0xb5da <__ultoa_invert+0x5c>
    b5e8:	f6 cf       	rjmp	.-20     	; 0xb5d6 <__ultoa_invert+0x58>
    b5ea:	46 2f       	mov	r20, r22
    b5ec:	4f 70       	andi	r20, 0x0F	; 15
    b5ee:	40 5d       	subi	r20, 0xD0	; 208
    b5f0:	4a 33       	cpi	r20, 0x3A	; 58
    b5f2:	18 f0       	brcs	.+6      	; 0xb5fa <__ultoa_invert+0x7c>
    b5f4:	49 5d       	subi	r20, 0xD9	; 217
    b5f6:	31 fd       	sbrc	r19, 1
    b5f8:	40 52       	subi	r20, 0x20	; 32
    b5fa:	41 93       	st	Z+, r20
    b5fc:	02 d0       	rcall	.+4      	; 0xb602 <__ultoa_invert+0x84>
    b5fe:	a9 f7       	brne	.-22     	; 0xb5ea <__ultoa_invert+0x6c>
    b600:	ea cf       	rjmp	.-44     	; 0xb5d6 <__ultoa_invert+0x58>
    b602:	b4 e0       	ldi	r27, 0x04	; 4
    b604:	a6 95       	lsr	r26
    b606:	97 95       	ror	r25
    b608:	87 95       	ror	r24
    b60a:	77 95       	ror	r23
    b60c:	67 95       	ror	r22
    b60e:	ba 95       	dec	r27
    b610:	c9 f7       	brne	.-14     	; 0xb604 <__ultoa_invert+0x86>
    b612:	00 97       	sbiw	r24, 0x00	; 0
    b614:	61 05       	cpc	r22, r1
    b616:	71 05       	cpc	r23, r1
    b618:	08 95       	ret
    b61a:	9b 01       	movw	r18, r22
    b61c:	ac 01       	movw	r20, r24
    b61e:	0a 2e       	mov	r0, r26
    b620:	06 94       	lsr	r0
    b622:	57 95       	ror	r21
    b624:	47 95       	ror	r20
    b626:	37 95       	ror	r19
    b628:	27 95       	ror	r18
    b62a:	ba 95       	dec	r27
    b62c:	c9 f7       	brne	.-14     	; 0xb620 <__ultoa_invert+0xa2>
    b62e:	62 0f       	add	r22, r18
    b630:	73 1f       	adc	r23, r19
    b632:	84 1f       	adc	r24, r20
    b634:	95 1f       	adc	r25, r21
    b636:	a0 1d       	adc	r26, r0
    b638:	08 95       	ret

0000b63a <calloc>:
    b63a:	0f 93       	push	r16
    b63c:	1f 93       	push	r17
    b63e:	cf 93       	push	r28
    b640:	df 93       	push	r29
    b642:	86 9f       	mul	r24, r22
    b644:	80 01       	movw	r16, r0
    b646:	87 9f       	mul	r24, r23
    b648:	10 0d       	add	r17, r0
    b64a:	96 9f       	mul	r25, r22
    b64c:	10 0d       	add	r17, r0
    b64e:	11 24       	eor	r1, r1
    b650:	c8 01       	movw	r24, r16
    b652:	0e 94 ab 57 	call	0xaf56	; 0xaf56 <malloc>
    b656:	ec 01       	movw	r28, r24
    b658:	00 97       	sbiw	r24, 0x00	; 0
    b65a:	29 f0       	breq	.+10     	; 0xb666 <calloc+0x2c>
    b65c:	a8 01       	movw	r20, r16
    b65e:	60 e0       	ldi	r22, 0x00	; 0
    b660:	70 e0       	ldi	r23, 0x00	; 0
    b662:	0e 94 12 5a 	call	0xb424	; 0xb424 <memset>
    b666:	ce 01       	movw	r24, r28
    b668:	df 91       	pop	r29
    b66a:	cf 91       	pop	r28
    b66c:	1f 91       	pop	r17
    b66e:	0f 91       	pop	r16
    b670:	08 95       	ret

0000b672 <__divmodsi4>:
    b672:	05 2e       	mov	r0, r21
    b674:	97 fb       	bst	r25, 7
    b676:	1e f4       	brtc	.+6      	; 0xb67e <__divmodsi4+0xc>
    b678:	00 94       	com	r0
    b67a:	0e 94 50 5b 	call	0xb6a0	; 0xb6a0 <__negsi2>
    b67e:	57 fd       	sbrc	r21, 7
    b680:	07 d0       	rcall	.+14     	; 0xb690 <__divmodsi4_neg2>
    b682:	0e 94 71 57 	call	0xaee2	; 0xaee2 <__udivmodsi4>
    b686:	07 fc       	sbrc	r0, 7
    b688:	03 d0       	rcall	.+6      	; 0xb690 <__divmodsi4_neg2>
    b68a:	4e f4       	brtc	.+18     	; 0xb69e <__divmodsi4_exit>
    b68c:	0c 94 50 5b 	jmp	0xb6a0	; 0xb6a0 <__negsi2>

0000b690 <__divmodsi4_neg2>:
    b690:	50 95       	com	r21
    b692:	40 95       	com	r20
    b694:	30 95       	com	r19
    b696:	21 95       	neg	r18
    b698:	3f 4f       	sbci	r19, 0xFF	; 255
    b69a:	4f 4f       	sbci	r20, 0xFF	; 255
    b69c:	5f 4f       	sbci	r21, 0xFF	; 255

0000b69e <__divmodsi4_exit>:
    b69e:	08 95       	ret

0000b6a0 <__negsi2>:
    b6a0:	90 95       	com	r25
    b6a2:	80 95       	com	r24
    b6a4:	70 95       	com	r23
    b6a6:	61 95       	neg	r22
    b6a8:	7f 4f       	sbci	r23, 0xFF	; 255
    b6aa:	8f 4f       	sbci	r24, 0xFF	; 255
    b6ac:	9f 4f       	sbci	r25, 0xFF	; 255
    b6ae:	08 95       	ret

0000b6b0 <__muluhisi3>:
    b6b0:	0e 94 9c 57 	call	0xaf38	; 0xaf38 <__umulhisi3>
    b6b4:	a5 9f       	mul	r26, r21
    b6b6:	90 0d       	add	r25, r0
    b6b8:	b4 9f       	mul	r27, r20
    b6ba:	90 0d       	add	r25, r0
    b6bc:	a4 9f       	mul	r26, r20
    b6be:	80 0d       	add	r24, r0
    b6c0:	91 1d       	adc	r25, r1
    b6c2:	11 24       	eor	r1, r1
    b6c4:	08 95       	ret

0000b6c6 <__mulshisi3>:
    b6c6:	b7 ff       	sbrs	r27, 7
    b6c8:	0c 94 58 5b 	jmp	0xb6b0	; 0xb6b0 <__muluhisi3>

0000b6cc <__mulohisi3>:
    b6cc:	0e 94 58 5b 	call	0xb6b0	; 0xb6b0 <__muluhisi3>
    b6d0:	82 1b       	sub	r24, r18
    b6d2:	93 0b       	sbc	r25, r19
    b6d4:	08 95       	ret

0000b6d6 <_exit>:
    b6d6:	f8 94       	cli

0000b6d8 <__stop_program>:
    b6d8:	ff cf       	rjmp	.-2      	; 0xb6d8 <__stop_program>

Disassembly of section .bootloader:

0000b6da <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    b6da:	cf 93       	push	r28
    b6dc:	df 93       	push	r29
    b6de:	cd b7       	in	r28, 0x3d	; 61
    b6e0:	de b7       	in	r29, 0x3e	; 62
    b6e2:	29 97       	sbiw	r28, 0x09	; 9
    b6e4:	0f b6       	in	r0, 0x3f	; 63
    b6e6:	f8 94       	cli
    b6e8:	de bf       	out	0x3e, r29	; 62
    b6ea:	0f be       	out	0x3f, r0	; 63
    b6ec:	cd bf       	out	0x3d, r28	; 61
    b6ee:	6e 83       	std	Y+6, r22	; 0x06
    b6f0:	7f 83       	std	Y+7, r23	; 0x07
    b6f2:	88 87       	std	Y+8, r24	; 0x08
    b6f4:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    b6f6:	8e 81       	ldd	r24, Y+6	; 0x06
    b6f8:	9f 81       	ldd	r25, Y+7	; 0x07
    b6fa:	a8 85       	ldd	r26, Y+8	; 0x08
    b6fc:	b9 85       	ldd	r27, Y+9	; 0x09
    b6fe:	ba 2f       	mov	r27, r26
    b700:	a9 2f       	mov	r26, r25
    b702:	98 2f       	mov	r25, r24
    b704:	88 27       	eor	r24, r24
    b706:	89 83       	std	Y+1, r24	; 0x01
    b708:	9a 83       	std	Y+2, r25	; 0x02
    b70a:	ab 83       	std	Y+3, r26	; 0x03
    b70c:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    b70e:	0e 94 5f 30 	call	0x60be	; 0x60be <cpu_irq_save>
    b712:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    b714:	8f e3       	ldi	r24, 0x3F	; 63
    b716:	90 e0       	ldi	r25, 0x00	; 0
    b718:	fc 01       	movw	r30, r24
    b71a:	80 81       	ld	r24, Z
    b71c:	88 2f       	mov	r24, r24
    b71e:	90 e0       	ldi	r25, 0x00	; 0
    b720:	82 70       	andi	r24, 0x02	; 2
    b722:	99 27       	eor	r25, r25
    b724:	89 2b       	or	r24, r25
    b726:	b1 f7       	brne	.-20     	; 0xb714 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    b728:	23 e0       	ldi	r18, 0x03	; 3
    b72a:	89 81       	ldd	r24, Y+1	; 0x01
    b72c:	9a 81       	ldd	r25, Y+2	; 0x02
    b72e:	ab 81       	ldd	r26, Y+3	; 0x03
    b730:	bc 81       	ldd	r27, Y+4	; 0x04
    b732:	fc 01       	movw	r30, r24
    b734:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b738:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b73c:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    b73e:	87 e5       	ldi	r24, 0x57	; 87
    b740:	90 e0       	ldi	r25, 0x00	; 0
    b742:	fc 01       	movw	r30, r24
    b744:	80 81       	ld	r24, Z
    b746:	88 2f       	mov	r24, r24
    b748:	90 e0       	ldi	r25, 0x00	; 0
    b74a:	81 70       	andi	r24, 0x01	; 1
    b74c:	99 27       	eor	r25, r25
    b74e:	89 2b       	or	r24, r25
    b750:	b1 f7       	brne	.-20     	; 0xb73e <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    b752:	81 e1       	ldi	r24, 0x11	; 17
    b754:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b758:	e8 95       	spm

	cpu_irq_restore(flags);
    b75a:	8d 81       	ldd	r24, Y+5	; 0x05
    b75c:	0e 94 6f 30 	call	0x60de	; 0x60de <cpu_irq_restore>
}
    b760:	00 00       	nop
    b762:	29 96       	adiw	r28, 0x09	; 9
    b764:	0f b6       	in	r0, 0x3f	; 63
    b766:	f8 94       	cli
    b768:	de bf       	out	0x3e, r29	; 62
    b76a:	0f be       	out	0x3f, r0	; 63
    b76c:	cd bf       	out	0x3d, r28	; 61
    b76e:	df 91       	pop	r29
    b770:	cf 91       	pop	r28
    b772:	08 95       	ret

0000b774 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    b774:	cf 93       	push	r28
    b776:	df 93       	push	r29
    b778:	cd b7       	in	r28, 0x3d	; 61
    b77a:	de b7       	in	r29, 0x3e	; 62
    b77c:	6e 97       	sbiw	r28, 0x1e	; 30
    b77e:	0f b6       	in	r0, 0x3f	; 63
    b780:	f8 94       	cli
    b782:	de bf       	out	0x3e, r29	; 62
    b784:	0f be       	out	0x3f, r0	; 63
    b786:	cd bf       	out	0x3d, r28	; 61
    b788:	6f 8b       	std	Y+23, r22	; 0x17
    b78a:	78 8f       	std	Y+24, r23	; 0x18
    b78c:	89 8f       	std	Y+25, r24	; 0x19
    b78e:	9a 8f       	std	Y+26, r25	; 0x1a
    b790:	5c 8f       	std	Y+28, r21	; 0x1c
    b792:	4b 8f       	std	Y+27, r20	; 0x1b
    b794:	3e 8f       	std	Y+30, r19	; 0x1e
    b796:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    b798:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b79a:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    b79c:	8f 89       	ldd	r24, Y+23	; 0x17
    b79e:	98 8d       	ldd	r25, Y+24	; 0x18
    b7a0:	99 27       	eor	r25, r25
    b7a2:	9a 83       	std	Y+2, r25	; 0x02
    b7a4:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    b7a6:	89 81       	ldd	r24, Y+1	; 0x01
    b7a8:	9a 81       	ldd	r25, Y+2	; 0x02
    b7aa:	81 70       	andi	r24, 0x01	; 1
    b7ac:	99 27       	eor	r25, r25
    b7ae:	89 2b       	or	r24, r25
    b7b0:	09 f4       	brne	.+2      	; 0xb7b4 <flash_fill_page_buffer+0x40>
    b7b2:	48 c0       	rjmp	.+144    	; 0xb844 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    b7b4:	8f 89       	ldd	r24, Y+23	; 0x17
    b7b6:	98 8d       	ldd	r25, Y+24	; 0x18
    b7b8:	a9 8d       	ldd	r26, Y+25	; 0x19
    b7ba:	ba 8d       	ldd	r27, Y+26	; 0x1a
    b7bc:	01 97       	sbiw	r24, 0x01	; 1
    b7be:	a1 09       	sbc	r26, r1
    b7c0:	b1 09       	sbc	r27, r1
    b7c2:	8e 83       	std	Y+6, r24	; 0x06
    b7c4:	9f 83       	std	Y+7, r25	; 0x07
    b7c6:	a8 87       	std	Y+8, r26	; 0x08
    b7c8:	b9 87       	std	Y+9, r27	; 0x09
    b7ca:	8e 81       	ldd	r24, Y+6	; 0x06
    b7cc:	9f 81       	ldd	r25, Y+7	; 0x07
    b7ce:	a8 85       	ldd	r26, Y+8	; 0x08
    b7d0:	b9 85       	ldd	r27, Y+9	; 0x09
    b7d2:	ab bf       	out	0x3b, r26	; 59
    b7d4:	fc 01       	movw	r30, r24
    b7d6:	87 91       	elpm	r24, Z+
    b7d8:	8a 87       	std	Y+10, r24	; 0x0a
    b7da:	8a 85       	ldd	r24, Y+10	; 0x0a
    b7dc:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    b7de:	8b 85       	ldd	r24, Y+11	; 0x0b
    b7e0:	88 2f       	mov	r24, r24
    b7e2:	90 e0       	ldi	r25, 0x00	; 0
    b7e4:	9d 87       	std	Y+13, r25	; 0x0d
    b7e6:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    b7e8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b7ea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b7ec:	9c 01       	movw	r18, r24
    b7ee:	2f 5f       	subi	r18, 0xFF	; 255
    b7f0:	3f 4f       	sbci	r19, 0xFF	; 255
    b7f2:	3e 8f       	std	Y+30, r19	; 0x1e
    b7f4:	2d 8f       	std	Y+29, r18	; 0x1d
    b7f6:	fc 01       	movw	r30, r24
    b7f8:	80 81       	ld	r24, Z
    b7fa:	88 2f       	mov	r24, r24
    b7fc:	90 e0       	ldi	r25, 0x00	; 0
    b7fe:	98 2f       	mov	r25, r24
    b800:	88 27       	eor	r24, r24
    b802:	9c 01       	movw	r18, r24
    b804:	8c 85       	ldd	r24, Y+12	; 0x0c
    b806:	9d 85       	ldd	r25, Y+13	; 0x0d
    b808:	82 0f       	add	r24, r18
    b80a:	93 1f       	adc	r25, r19
    b80c:	9d 87       	std	Y+13, r25	; 0x0d
    b80e:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    b810:	89 81       	ldd	r24, Y+1	; 0x01
    b812:	9a 81       	ldd	r25, Y+2	; 0x02
    b814:	9c 01       	movw	r18, r24
    b816:	2f 5f       	subi	r18, 0xFF	; 255
    b818:	3f 4f       	sbci	r19, 0xFF	; 255
    b81a:	3a 83       	std	Y+2, r19	; 0x02
    b81c:	29 83       	std	Y+1, r18	; 0x01
    b81e:	cc 01       	movw	r24, r24
    b820:	a0 e0       	ldi	r26, 0x00	; 0
    b822:	b0 e0       	ldi	r27, 0x00	; 0
    b824:	41 e0       	ldi	r20, 0x01	; 1
    b826:	2c 85       	ldd	r18, Y+12	; 0x0c
    b828:	3d 85       	ldd	r19, Y+13	; 0x0d
    b82a:	09 01       	movw	r0, r18
    b82c:	fc 01       	movw	r30, r24
    b82e:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b832:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b836:	e8 95       	spm
    b838:	11 24       	eor	r1, r1
		length--;
    b83a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b83c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b83e:	01 97       	sbiw	r24, 0x01	; 1
    b840:	9c 8f       	std	Y+28, r25	; 0x1c
    b842:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    b844:	89 81       	ldd	r24, Y+1	; 0x01
    b846:	9a 81       	ldd	r25, Y+2	; 0x02
    b848:	9c 83       	std	Y+4, r25	; 0x04
    b84a:	8b 83       	std	Y+3, r24	; 0x03
    b84c:	8a c0       	rjmp	.+276    	; 0xb962 <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    b84e:	2b 8d       	ldd	r18, Y+27	; 0x1b
    b850:	3c 8d       	ldd	r19, Y+28	; 0x1c
    b852:	89 81       	ldd	r24, Y+1	; 0x01
    b854:	9a 81       	ldd	r25, Y+2	; 0x02
    b856:	28 0f       	add	r18, r24
    b858:	39 1f       	adc	r19, r25
    b85a:	8b 81       	ldd	r24, Y+3	; 0x03
    b85c:	9c 81       	ldd	r25, Y+4	; 0x04
    b85e:	a9 01       	movw	r20, r18
    b860:	48 1b       	sub	r20, r24
    b862:	59 0b       	sbc	r21, r25
    b864:	ca 01       	movw	r24, r20
    b866:	01 97       	sbiw	r24, 0x01	; 1
    b868:	09 f0       	breq	.+2      	; 0xb86c <flash_fill_page_buffer+0xf8>
    b86a:	45 c0       	rjmp	.+138    	; 0xb8f6 <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    b86c:	8d 81       	ldd	r24, Y+5	; 0x05
    b86e:	28 2f       	mov	r18, r24
    b870:	30 e0       	ldi	r19, 0x00	; 0
    b872:	40 e0       	ldi	r20, 0x00	; 0
    b874:	50 e0       	ldi	r21, 0x00	; 0
    b876:	8f 89       	ldd	r24, Y+23	; 0x17
    b878:	98 8d       	ldd	r25, Y+24	; 0x18
    b87a:	a9 8d       	ldd	r26, Y+25	; 0x19
    b87c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    b87e:	82 0f       	add	r24, r18
    b880:	93 1f       	adc	r25, r19
    b882:	a4 1f       	adc	r26, r20
    b884:	b5 1f       	adc	r27, r21
    b886:	8e 87       	std	Y+14, r24	; 0x0e
    b888:	9f 87       	std	Y+15, r25	; 0x0f
    b88a:	a8 8b       	std	Y+16, r26	; 0x10
    b88c:	b9 8b       	std	Y+17, r27	; 0x11
    b88e:	8e 85       	ldd	r24, Y+14	; 0x0e
    b890:	9f 85       	ldd	r25, Y+15	; 0x0f
    b892:	a8 89       	ldd	r26, Y+16	; 0x10
    b894:	b9 89       	ldd	r27, Y+17	; 0x11
    b896:	ab bf       	out	0x3b, r26	; 59
    b898:	fc 01       	movw	r30, r24
    b89a:	87 91       	elpm	r24, Z+
    b89c:	8a 8b       	std	Y+18, r24	; 0x12
    b89e:	8a 89       	ldd	r24, Y+18	; 0x12
    b8a0:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    b8a2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b8a4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b8a6:	9c 01       	movw	r18, r24
    b8a8:	2f 5f       	subi	r18, 0xFF	; 255
    b8aa:	3f 4f       	sbci	r19, 0xFF	; 255
    b8ac:	3e 8f       	std	Y+30, r19	; 0x1e
    b8ae:	2d 8f       	std	Y+29, r18	; 0x1d
    b8b0:	fc 01       	movw	r30, r24
    b8b2:	80 81       	ld	r24, Z
    b8b4:	88 2f       	mov	r24, r24
    b8b6:	90 e0       	ldi	r25, 0x00	; 0
    b8b8:	9c 8b       	std	Y+20, r25	; 0x14
    b8ba:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    b8bc:	8b 85       	ldd	r24, Y+11	; 0x0b
    b8be:	88 2f       	mov	r24, r24
    b8c0:	90 e0       	ldi	r25, 0x00	; 0
    b8c2:	98 2f       	mov	r25, r24
    b8c4:	88 27       	eor	r24, r24
    b8c6:	9c 01       	movw	r18, r24
    b8c8:	8b 89       	ldd	r24, Y+19	; 0x13
    b8ca:	9c 89       	ldd	r25, Y+20	; 0x14
    b8cc:	82 0f       	add	r24, r18
    b8ce:	93 1f       	adc	r25, r19
    b8d0:	9c 8b       	std	Y+20, r25	; 0x14
    b8d2:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    b8d4:	8b 81       	ldd	r24, Y+3	; 0x03
    b8d6:	9c 81       	ldd	r25, Y+4	; 0x04
    b8d8:	cc 01       	movw	r24, r24
    b8da:	a0 e0       	ldi	r26, 0x00	; 0
    b8dc:	b0 e0       	ldi	r27, 0x00	; 0
    b8de:	41 e0       	ldi	r20, 0x01	; 1
    b8e0:	2b 89       	ldd	r18, Y+19	; 0x13
    b8e2:	3c 89       	ldd	r19, Y+20	; 0x14
    b8e4:	09 01       	movw	r0, r18
    b8e6:	fc 01       	movw	r30, r24
    b8e8:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b8ec:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b8f0:	e8 95       	spm
    b8f2:	11 24       	eor	r1, r1
    b8f4:	31 c0       	rjmp	.+98     	; 0xb958 <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    b8f6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b8f8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b8fa:	9c 01       	movw	r18, r24
    b8fc:	2f 5f       	subi	r18, 0xFF	; 255
    b8fe:	3f 4f       	sbci	r19, 0xFF	; 255
    b900:	3e 8f       	std	Y+30, r19	; 0x1e
    b902:	2d 8f       	std	Y+29, r18	; 0x1d
    b904:	fc 01       	movw	r30, r24
    b906:	80 81       	ld	r24, Z
    b908:	88 2f       	mov	r24, r24
    b90a:	90 e0       	ldi	r25, 0x00	; 0
    b90c:	9e 8b       	std	Y+22, r25	; 0x16
    b90e:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    b910:	8d 8d       	ldd	r24, Y+29	; 0x1d
    b912:	9e 8d       	ldd	r25, Y+30	; 0x1e
    b914:	9c 01       	movw	r18, r24
    b916:	2f 5f       	subi	r18, 0xFF	; 255
    b918:	3f 4f       	sbci	r19, 0xFF	; 255
    b91a:	3e 8f       	std	Y+30, r19	; 0x1e
    b91c:	2d 8f       	std	Y+29, r18	; 0x1d
    b91e:	fc 01       	movw	r30, r24
    b920:	80 81       	ld	r24, Z
    b922:	88 2f       	mov	r24, r24
    b924:	90 e0       	ldi	r25, 0x00	; 0
    b926:	98 2f       	mov	r25, r24
    b928:	88 27       	eor	r24, r24
    b92a:	9c 01       	movw	r18, r24
    b92c:	8d 89       	ldd	r24, Y+21	; 0x15
    b92e:	9e 89       	ldd	r25, Y+22	; 0x16
    b930:	82 0f       	add	r24, r18
    b932:	93 1f       	adc	r25, r19
    b934:	9e 8b       	std	Y+22, r25	; 0x16
    b936:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    b938:	8b 81       	ldd	r24, Y+3	; 0x03
    b93a:	9c 81       	ldd	r25, Y+4	; 0x04
    b93c:	cc 01       	movw	r24, r24
    b93e:	a0 e0       	ldi	r26, 0x00	; 0
    b940:	b0 e0       	ldi	r27, 0x00	; 0
    b942:	41 e0       	ldi	r20, 0x01	; 1
    b944:	2d 89       	ldd	r18, Y+21	; 0x15
    b946:	3e 89       	ldd	r19, Y+22	; 0x16
    b948:	09 01       	movw	r0, r18
    b94a:	fc 01       	movw	r30, r24
    b94c:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b950:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b954:	e8 95       	spm
    b956:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    b958:	8b 81       	ldd	r24, Y+3	; 0x03
    b95a:	9c 81       	ldd	r25, Y+4	; 0x04
    b95c:	02 96       	adiw	r24, 0x02	; 2
    b95e:	9c 83       	std	Y+4, r25	; 0x04
    b960:	8b 83       	std	Y+3, r24	; 0x03
    b962:	2b 8d       	ldd	r18, Y+27	; 0x1b
    b964:	3c 8d       	ldd	r19, Y+28	; 0x1c
    b966:	89 81       	ldd	r24, Y+1	; 0x01
    b968:	9a 81       	ldd	r25, Y+2	; 0x02
    b96a:	28 0f       	add	r18, r24
    b96c:	39 1f       	adc	r19, r25
    b96e:	8b 81       	ldd	r24, Y+3	; 0x03
    b970:	9c 81       	ldd	r25, Y+4	; 0x04
    b972:	82 17       	cp	r24, r18
    b974:	93 07       	cpc	r25, r19
    b976:	08 f4       	brcc	.+2      	; 0xb97a <flash_fill_page_buffer+0x206>
    b978:	6a cf       	rjmp	.-300    	; 0xb84e <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    b97a:	00 00       	nop
    b97c:	6e 96       	adiw	r28, 0x1e	; 30
    b97e:	0f b6       	in	r0, 0x3f	; 63
    b980:	f8 94       	cli
    b982:	de bf       	out	0x3e, r29	; 62
    b984:	0f be       	out	0x3f, r0	; 63
    b986:	cd bf       	out	0x3d, r28	; 61
    b988:	df 91       	pop	r29
    b98a:	cf 91       	pop	r28
    b98c:	08 95       	ret

0000b98e <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    b98e:	cf 93       	push	r28
    b990:	df 93       	push	r29
    b992:	00 d0       	rcall	.+0      	; 0xb994 <flash_program_page+0x6>
    b994:	00 d0       	rcall	.+0      	; 0xb996 <flash_program_page+0x8>
    b996:	1f 92       	push	r1
    b998:	cd b7       	in	r28, 0x3d	; 61
    b99a:	de b7       	in	r29, 0x3e	; 62
    b99c:	6a 83       	std	Y+2, r22	; 0x02
    b99e:	7b 83       	std	Y+3, r23	; 0x03
    b9a0:	8c 83       	std	Y+4, r24	; 0x04
    b9a2:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    b9a4:	0e 94 5f 30 	call	0x60be	; 0x60be <cpu_irq_save>
    b9a8:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    b9aa:	8f e3       	ldi	r24, 0x3F	; 63
    b9ac:	90 e0       	ldi	r25, 0x00	; 0
    b9ae:	fc 01       	movw	r30, r24
    b9b0:	80 81       	ld	r24, Z
    b9b2:	88 2f       	mov	r24, r24
    b9b4:	90 e0       	ldi	r25, 0x00	; 0
    b9b6:	82 70       	andi	r24, 0x02	; 2
    b9b8:	99 27       	eor	r25, r25
    b9ba:	89 2b       	or	r24, r25
    b9bc:	b1 f7       	brne	.-20     	; 0xb9aa <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    b9be:	23 e0       	ldi	r18, 0x03	; 3
    b9c0:	8a 81       	ldd	r24, Y+2	; 0x02
    b9c2:	9b 81       	ldd	r25, Y+3	; 0x03
    b9c4:	ac 81       	ldd	r26, Y+4	; 0x04
    b9c6:	bd 81       	ldd	r27, Y+5	; 0x05
    b9c8:	fc 01       	movw	r30, r24
    b9ca:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b9ce:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b9d2:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    b9d4:	87 e5       	ldi	r24, 0x57	; 87
    b9d6:	90 e0       	ldi	r25, 0x00	; 0
    b9d8:	fc 01       	movw	r30, r24
    b9da:	80 81       	ld	r24, Z
    b9dc:	88 2f       	mov	r24, r24
    b9de:	90 e0       	ldi	r25, 0x00	; 0
    b9e0:	81 70       	andi	r24, 0x01	; 1
    b9e2:	99 27       	eor	r25, r25
    b9e4:	89 2b       	or	r24, r25
    b9e6:	b1 f7       	brne	.-20     	; 0xb9d4 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    b9e8:	25 e0       	ldi	r18, 0x05	; 5
    b9ea:	8a 81       	ldd	r24, Y+2	; 0x02
    b9ec:	9b 81       	ldd	r25, Y+3	; 0x03
    b9ee:	ac 81       	ldd	r26, Y+4	; 0x04
    b9f0:	bd 81       	ldd	r27, Y+5	; 0x05
    b9f2:	fc 01       	movw	r30, r24
    b9f4:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    b9f8:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    b9fc:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    b9fe:	87 e5       	ldi	r24, 0x57	; 87
    ba00:	90 e0       	ldi	r25, 0x00	; 0
    ba02:	fc 01       	movw	r30, r24
    ba04:	80 81       	ld	r24, Z
    ba06:	88 2f       	mov	r24, r24
    ba08:	90 e0       	ldi	r25, 0x00	; 0
    ba0a:	81 70       	andi	r24, 0x01	; 1
    ba0c:	99 27       	eor	r25, r25
    ba0e:	89 2b       	or	r24, r25
    ba10:	b1 f7       	brne	.-20     	; 0xb9fe <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    ba12:	81 e1       	ldi	r24, 0x11	; 17
    ba14:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    ba18:	e8 95       	spm

	cpu_irq_restore(flags);
    ba1a:	89 81       	ldd	r24, Y+1	; 0x01
    ba1c:	0e 94 6f 30 	call	0x60de	; 0x60de <cpu_irq_restore>
}
    ba20:	00 00       	nop
    ba22:	0f 90       	pop	r0
    ba24:	0f 90       	pop	r0
    ba26:	0f 90       	pop	r0
    ba28:	0f 90       	pop	r0
    ba2a:	0f 90       	pop	r0
    ba2c:	df 91       	pop	r29
    ba2e:	cf 91       	pop	r28
    ba30:	08 95       	ret
