{
  "id": "4",
  "stream": "electronics-and-communication-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "MCQ",
  "key": "\u201312 \nSol. \nThe given circuit is shown below,\nBoth capacitor is in parallel form\n10 k\n\u03a9\n1 F\n\u03bc\n5V\nsat\n12 V\nV\n+\n= +\nV\nIN\n0V\nV\nout \n1 F\n\u03bc\nt\n = 0\nt\n = 20 ms\nsat\n12V\nV\n\u2212\n= \u2212\nAbove figure can be redrawn as\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n6\n\n10 k\n\u03a9\nsat\n12V\nV\n+\n= +\n2 F\n\u03bc\nV\nIN\nV\nout\nsat\n12V\nV\n\u2212\n= \u2212\nAccording to transient theory, at \n0 ,\nt\n+\n=\n capacitor will be short circuit, so above circuit becomes as,\n10 k\n\u03a9\nsat\n12 V\nV\n+\n= +\nS.C.\nV\n\u2212\nV\nout \nV\nIN\n = 5 V\nV\n+\nsat\n12V\nV\n\u2212\n= \u2212\nFrom above circuit it is clear that,  \n \n \n \n5 V\nIN\nV\nV\n\u2212\n=\n= +\n0 V\nV\n+\n =\nHere,  \nV\nV\n\u2212\n+\n\u2260\nIt means, voltage at both terminals of op-amp are unequal and fixed so virtual ground concept is not valid \nhere and op-amp work as a comparator.  \n \nThus, \nV\nV\n\u2212\n+\n>\nSo, \nout\nsat\nV\nV\n= \u2212\n  \n \n12V\nout\nV\n= \u2212\nHence, the output voltage \nout\nV\n of this circuit at \n0\nt\n+\n=\nis \n12V.\n\u2212",
  "question_text": "Question 4 \n \n \n \n \nAnalog Electronics (2M) \n \nA circuit with an ideal OPAMP is shown in the figure. A pulse \nIN\nV\n of \n20 ms\n  duration is applied to the\ninput. The capacitors are initially uncharged.\n10 k\n\u0002\n1 F\n\u0006\n12 V\n\u0003\n5 V\nIN\nV\n\u2013\n0 V\nout\nV\nt\n = 0\nt\n = 20 ms\n+\n1 F\n\u0006\n12 V\n\u0004\nThe output voltage \nout\nV\n of this circuit at \n0\nt\n+\n=\n (in integer) is ______ V.",
  "answer_text": "\u201312 \nSol. \nThe given circuit is shown below,\nBoth capacitor is in parallel form\n10 k\n\u03a9\n1 F\n\u03bc\n5V\nsat\n12 V\nV\n+\n= +\nV\nIN\n0V\nV\nout \n1 F\n\u03bc\nt\n = 0\nt\n = 20 ms\nsat\n12V\nV\n\u2212\n= \u2212\nAbove figure can be redrawn as\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n6\n\n10 k\n\u03a9\nsat\n12V\nV\n+\n= +\n2 F\n\u03bc\nV\nIN\nV\nout\nsat\n12V\nV\n\u2212\n= \u2212\nAccording to transient theory, at \n0 ,\nt\n+\n=\n capacitor will be short circuit, so above circuit becomes as,\n10 k\n\u03a9\nsat\n12 V\nV\n+\n= +\nS.C.\nV\n\u2212\nV\nout \nV\nIN\n = 5 V\nV\n+\nsat\n12V\nV\n\u2212\n= \u2212\nFrom above circuit it is clear that,  \n \n \n \n5 V\nIN\nV\nV\n\u2212\n=\n= +\n0 V\nV\n+\n =\nHere,  \nV\nV\n\u2212\n+\n\u2260\nIt means, voltage at both terminals of op-amp are unequal and fixed so virtual ground concept is not valid \nhere and op-amp work as a comparator.  \n \nThus, \nV\nV\n\u2212\n+\n>\nSo, \nout\nsat\nV\nV\n= \u2212\n  \n \n12V\nout\nV\n= \u2212\nHence, the output voltage \nout\nV\n of this circuit at \n0\nt\n+\n=\nis \n12V.\n\u2212",
  "explanation_text": ""
}