// R instruction format
// OpCode: ADD (0000)
// R1: register 5 (00101)
// R2: register 3 (00011)
// R3: register 12 (01100)
// SHAMT: 13 (0000000000101)
// Binary code: 00000001010001101100000000000101

// I instruction format
// OpCode: MOVI (0011)
// R1: register 5 (00101)
// R2: register 2 (00010)
// Immediate Value: 42 (000000000000101010)
// Binary code: 00110010100010000000000000101010

// J instruction format
// OpCode: JUMP (0111)
// Address Value: 10 (0000000000000000000000001010)
// Binary code: 01110000000000000000000000001010

// R instruction format
// OpCode: SUB (0001)
// R1: register 4 (00100)
// R2: register 6 (00110)
// R3: register 8 (01000)
// SHAMT: 7 (0000000000111)
// Binary code: 0001000100010010011000000000111

// I instruction format
// OpCode: SUBI (0100)
// R1: register 7 (00111)
// R2: register 9 (01001)
// Immediate Value: 25 (00000000000011001)
// Binary code: 01000001110010000000000000011001

// J instruction format
// OpCode: BRANCH (0110)
// Address Value: 15 (0000000000000000000000001111)
// Binary code: 01100000000000000000000000001111

// R instruction format
// OpCode: AND (1000)
// R1: register 3 (00011)
// R2: register 5 (00101)
// R3: register 2 (00010)
// SHAMT: 10 (0000000001010)
// Binary code: 1000000001100100010100000001010

