#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb3bbe036b0 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7fb3bbf14f50_0 .var "readAddress1", 4 0;
v0x7fb3bbf15000_0 .var "readAddress2", 4 0;
v0x7fb3bbf150b0_0 .net "readData1", 15 0, v0x7fb3bbf14b00_0;  1 drivers
v0x7fb3bbf15180_0 .net "readData2", 15 0, v0x7fb3bbf14bb0_0;  1 drivers
v0x7fb3bbf15230_0 .var "select", 0 0;
v0x7fb3bbf15300_0 .var "writeAddress", 4 0;
v0x7fb3bbf153b0_0 .var "writeData", 15 0;
E_0x7fb3bbe02be0 .event edge, v0x7fb3bbf14b00_0, v0x7fb3bbf14bb0_0;
S_0x7fb3bbe03f20 .scope module, "r1" "register" 2 9, 3 1 0, S_0x7fb3bbe036b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "readAddress1"
    .port_info 2 /INPUT 5 "readAddress2"
    .port_info 3 /OUTPUT 16 "readData1"
    .port_info 4 /OUTPUT 16 "readData2"
    .port_info 5 /INPUT 5 "writeAddress"
    .port_info 6 /INPUT 16 "writeData"
v0x7fb3bbe04320 .array "imem", 31 0, 15 0;
v0x7fb3bbf14980_0 .net "readAddress1", 4 0, v0x7fb3bbf14f50_0;  1 drivers
v0x7fb3bbf14a40_0 .net "readAddress2", 4 0, v0x7fb3bbf15000_0;  1 drivers
v0x7fb3bbf14b00_0 .var "readData1", 15 0;
v0x7fb3bbf14bb0_0 .var "readData2", 15 0;
v0x7fb3bbf14ca0_0 .net "select", 0 0, v0x7fb3bbf15230_0;  1 drivers
v0x7fb3bbf14d40_0 .net "writeAddress", 4 0, v0x7fb3bbf15300_0;  1 drivers
v0x7fb3bbf14df0_0 .net "writeData", 15 0, v0x7fb3bbf153b0_0;  1 drivers
v0x7fb3bbe04320_0 .array/port v0x7fb3bbe04320, 0;
v0x7fb3bbe04320_1 .array/port v0x7fb3bbe04320, 1;
E_0x7fb3bbe041c0/0 .event edge, v0x7fb3bbf14ca0_0, v0x7fb3bbf14980_0, v0x7fb3bbe04320_0, v0x7fb3bbe04320_1;
v0x7fb3bbe04320_2 .array/port v0x7fb3bbe04320, 2;
v0x7fb3bbe04320_3 .array/port v0x7fb3bbe04320, 3;
v0x7fb3bbe04320_4 .array/port v0x7fb3bbe04320, 4;
v0x7fb3bbe04320_5 .array/port v0x7fb3bbe04320, 5;
E_0x7fb3bbe041c0/1 .event edge, v0x7fb3bbe04320_2, v0x7fb3bbe04320_3, v0x7fb3bbe04320_4, v0x7fb3bbe04320_5;
v0x7fb3bbe04320_6 .array/port v0x7fb3bbe04320, 6;
v0x7fb3bbe04320_7 .array/port v0x7fb3bbe04320, 7;
v0x7fb3bbe04320_8 .array/port v0x7fb3bbe04320, 8;
v0x7fb3bbe04320_9 .array/port v0x7fb3bbe04320, 9;
E_0x7fb3bbe041c0/2 .event edge, v0x7fb3bbe04320_6, v0x7fb3bbe04320_7, v0x7fb3bbe04320_8, v0x7fb3bbe04320_9;
v0x7fb3bbe04320_10 .array/port v0x7fb3bbe04320, 10;
v0x7fb3bbe04320_11 .array/port v0x7fb3bbe04320, 11;
v0x7fb3bbe04320_12 .array/port v0x7fb3bbe04320, 12;
v0x7fb3bbe04320_13 .array/port v0x7fb3bbe04320, 13;
E_0x7fb3bbe041c0/3 .event edge, v0x7fb3bbe04320_10, v0x7fb3bbe04320_11, v0x7fb3bbe04320_12, v0x7fb3bbe04320_13;
v0x7fb3bbe04320_14 .array/port v0x7fb3bbe04320, 14;
v0x7fb3bbe04320_15 .array/port v0x7fb3bbe04320, 15;
v0x7fb3bbe04320_16 .array/port v0x7fb3bbe04320, 16;
v0x7fb3bbe04320_17 .array/port v0x7fb3bbe04320, 17;
E_0x7fb3bbe041c0/4 .event edge, v0x7fb3bbe04320_14, v0x7fb3bbe04320_15, v0x7fb3bbe04320_16, v0x7fb3bbe04320_17;
v0x7fb3bbe04320_18 .array/port v0x7fb3bbe04320, 18;
v0x7fb3bbe04320_19 .array/port v0x7fb3bbe04320, 19;
v0x7fb3bbe04320_20 .array/port v0x7fb3bbe04320, 20;
v0x7fb3bbe04320_21 .array/port v0x7fb3bbe04320, 21;
E_0x7fb3bbe041c0/5 .event edge, v0x7fb3bbe04320_18, v0x7fb3bbe04320_19, v0x7fb3bbe04320_20, v0x7fb3bbe04320_21;
v0x7fb3bbe04320_22 .array/port v0x7fb3bbe04320, 22;
v0x7fb3bbe04320_23 .array/port v0x7fb3bbe04320, 23;
v0x7fb3bbe04320_24 .array/port v0x7fb3bbe04320, 24;
v0x7fb3bbe04320_25 .array/port v0x7fb3bbe04320, 25;
E_0x7fb3bbe041c0/6 .event edge, v0x7fb3bbe04320_22, v0x7fb3bbe04320_23, v0x7fb3bbe04320_24, v0x7fb3bbe04320_25;
v0x7fb3bbe04320_26 .array/port v0x7fb3bbe04320, 26;
v0x7fb3bbe04320_27 .array/port v0x7fb3bbe04320, 27;
v0x7fb3bbe04320_28 .array/port v0x7fb3bbe04320, 28;
v0x7fb3bbe04320_29 .array/port v0x7fb3bbe04320, 29;
E_0x7fb3bbe041c0/7 .event edge, v0x7fb3bbe04320_26, v0x7fb3bbe04320_27, v0x7fb3bbe04320_28, v0x7fb3bbe04320_29;
v0x7fb3bbe04320_30 .array/port v0x7fb3bbe04320, 30;
v0x7fb3bbe04320_31 .array/port v0x7fb3bbe04320, 31;
E_0x7fb3bbe041c0/8 .event edge, v0x7fb3bbe04320_30, v0x7fb3bbe04320_31, v0x7fb3bbf14a40_0, v0x7fb3bbf14df0_0;
E_0x7fb3bbe041c0/9 .event edge, v0x7fb3bbf14d40_0;
E_0x7fb3bbe041c0 .event/or E_0x7fb3bbe041c0/0, E_0x7fb3bbe041c0/1, E_0x7fb3bbe041c0/2, E_0x7fb3bbe041c0/3, E_0x7fb3bbe041c0/4, E_0x7fb3bbe041c0/5, E_0x7fb3bbe041c0/6, E_0x7fb3bbe041c0/7, E_0x7fb3bbe041c0/8, E_0x7fb3bbe041c0/9;
    .scope S_0x7fb3bbe03f20;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fb3bbe03f20;
T_1 ;
    %wait E_0x7fb3bbe041c0;
    %load/vec4 v0x7fb3bbf14ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb3bbf14980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb3bbe04320, 4;
    %assign/vec4 v0x7fb3bbf14b00_0, 0;
    %load/vec4 v0x7fb3bbf14a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb3bbe04320, 4;
    %assign/vec4 v0x7fb3bbf14bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb3bbf14df0_0;
    %load/vec4 v0x7fb3bbf14d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3bbe04320, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb3bbe036b0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3bbf15230_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb3bbf14f50_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb3bbf15000_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3bbf15230_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb3bbf15300_0, 0, 5;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x7fb3bbf153b0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3bbf15230_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb3bbf15300_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x7fb3bbf153b0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3bbf15230_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb3bbf14f50_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb3bbf15000_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x7fb3bbe036b0;
T_3 ;
    %wait E_0x7fb3bbe02be0;
    %vpi_call 2 21 "$monitor", $time, "readData1=%d    readData2=%d", v0x7fb3bbf150b0_0, v0x7fb3bbf15180_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "./register.v";
