<profile>

<section name = "Vivado HLS Report for 'fc_layer2'" level="0">
<item name = "Date">Sun Feb 21 01:46:55 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">nnet_stream</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.00, 13.874, 1.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10741, 10741, 10741, 10741, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">168, 168, 2, -, -, 84, no</column>
<column name="- fc_layer2_label13">10234, 10234, 86, -, -, 119, no</column>
<column name=" + fc_layer2_label41">84, 84, 4, -, -, 21, no</column>
<column name="- fc_layer2_label11">336, 336, 4, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 5, -, -</column>
<column name="Expression">-, 1, 0, 569</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">10, -, 11, 15</column>
<column name="Multiplexer">-, -, -, 268</column>
<column name="Register">-, -, 302, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">8, 7, ~0, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="nnet_mac_muladd_3cdu_U72">nnet_mac_muladd_3cdu, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_8b9t_U68">nnet_mac_muladd_8b9t, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_8b9t_U69">nnet_mac_muladd_8b9t, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_8b9t_U70">nnet_mac_muladd_8b9t, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_8b9t_U71">nnet_mac_muladd_8b9t, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc_layer2_weights_V_U">fc_layer2_fc_layecbu, 8, 0, 0, 10080, 8, 1, 80640</column>
<column name="fc_layer2_bias_V_U">fc_layer2_fc_layeccu, 0, 11, 15, 84, 11, 1, 924</column>
<column name="output_V_U">fc_layer2_output_V, 2, 0, 0, 84, 24, 1, 2016</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_5_fu_397_p2">*, 0, 0, 51, 8, 9</column>
<column name="p_Val2_s_fu_685_p2">*, 1, 0, 40, 19, 24</column>
<column name="i_4_fu_347_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_5_fu_669_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_7_3_fu_649_p2">+, 0, 0, 15, 7, 3</column>
<column name="j_2_fu_533_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_Val2_6_fu_752_p2">+, 0, 0, 23, 16, 16</column>
<column name="p_Val2_8_fu_810_p2">+, 0, 0, 15, 3, 8</column>
<column name="r_V_2_fu_417_p2">+, 0, 0, 15, 9, 2</column>
<column name="r_V_4_fu_786_p2">+, 0, 0, 31, 3, 24</column>
<column name="r_V_fu_331_p2">+, 0, 0, 15, 9, 2</column>
<column name="tmp_24_fu_472_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_28_fu_523_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_32_fu_588_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_36_fu_639_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_20_fu_377_p2">-, 0, 0, 21, 15, 15</column>
<column name="tmp_23_fu_466_p2">-, 0, 0, 15, 15, 15</column>
<column name="tmp_27_fu_517_p2">-, 0, 0, 15, 15, 15</column>
<column name="tmp_31_fu_582_p2">-, 0, 0, 15, 15, 15</column>
<column name="tmp_35_fu_633_p2">-, 0, 0, 15, 15, 15</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_839_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_fu_742_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_862_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_431_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond3_fu_341_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond4_fu_407_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="exitcond_fu_663_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="p_not38_i_i_fu_851_p2">icmp, 0, 0, 13, 16, 2</column>
<column name="p_not_i_i_fu_823_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="r_fu_724_p2">icmp, 0, 0, 18, 27, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge39_i_i_fu_856_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_879_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_828_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_867_p2">or, 0, 0, 2, 1, 1</column>
<column name="i_7_1_fu_547_p2">or, 0, 0, 7, 7, 2</column>
<column name="i_7_2_fu_598_p2">or, 0, 0, 7, 7, 2</column>
<column name="i_7_s_fu_482_p2">or, 0, 0, 7, 7, 1</column>
<column name="r_i_i2_fu_736_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_V_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_23_mux_fu_885_p3">select, 0, 0, 8, 1, 7</column>
<column name="p_Val2_s_518_fu_893_p3">select, 0, 0, 9, 1, 9</column>
<column name="p_a_V_i_fu_766_p3">select, 0, 0, 16, 1, 1</column>
<column name="newsignbit_0_not_i_i_fu_845_p2">xor, 0, 0, 2, 1, 2</column>
<column name="not_s_i_i2_fu_730_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_1_fu_834_p2">xor, 0, 0, 2, 1, 2</column>
<column name="underflow_not_fu_873_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fc_layer2_weights_V_address0">21, 4, 14, 56</column>
<column name="fc_layer2_weights_V_address1">15, 3, 14, 42</column>
<column name="i1_reg_304">9, 2, 7, 14</column>
<column name="i2_reg_316">9, 2, 7, 14</column>
<column name="i_reg_280">9, 2, 7, 14</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="j_reg_292">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="output_V_address0">38, 7, 7, 49</column>
<column name="output_V_address1">33, 6, 7, 42</column>
<column name="output_V_d0">27, 5, 24, 120</column>
<column name="output_V_d1">15, 3, 24, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="f_op_V_2_reg_1084">11, 0, 11, 0</column>
<column name="i1_reg_304">7, 0, 7, 0</column>
<column name="i2_reg_316">7, 0, 7, 0</column>
<column name="i_4_reg_957">7, 0, 7, 0</column>
<column name="i_5_reg_1064">7, 0, 7, 0</column>
<column name="i_7_3_reg_1046">7, 0, 7, 0</column>
<column name="i_reg_280">7, 0, 7, 0</column>
<column name="isneg_reg_1094">1, 0, 1, 0</column>
<column name="j_reg_292">7, 0, 7, 0</column>
<column name="output_V_addr_10_reg_1041">5, 0, 7, 2</column>
<column name="output_V_addr_7_reg_994">7, 0, 7, 0</column>
<column name="output_V_addr_8_reg_1005">6, 0, 7, 1</column>
<column name="output_V_addr_9_reg_1031">6, 0, 7, 1</column>
<column name="p_6_cast_reg_978">17, 0, 17, 0</column>
<column name="p_Val2_s_reg_1079">43, 0, 43, 0</column>
<column name="read_temp_V_cast_reg_949">17, 0, 17, 0</column>
<column name="tmp_12_reg_1100">16, 0, 16, 0</column>
<column name="tmp_3_reg_1016">24, 0, 24, 0</column>
<column name="tmp_42_reg_1089">8, 0, 8, 0</column>
<column name="tmp_5_cast_reg_970">7, 0, 15, 8</column>
<column name="tmp_77_1_reg_1021">24, 0, 24, 0</column>
<column name="tmp_77_2_reg_1051">24, 0, 24, 0</column>
<column name="tmp_77_3_reg_1056">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="out_V_V_din">out, 8, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
