#
# This configuration documents the syntax of the configuration file.
# ==================================================================
#
# For parameter structure fields that are enums, the parser accepts
# three forms of values:
#   -The complete enum constant as in C (ex: NvBootType_Foo)
#   -The suffix that distinguishes the enums (ex: Foo)
#   -A number (ex: 3)
# Only the last form permits entering illegal values.
#
# Basic Syntax:
# ==============
# ------------------------------------------------
# |PartitionSize = <N>                           |
# |BlockSize     = <N>                           |
# |PageSize      = <N>                           |
# |                                              |
# |#Device params (Sdmmc/Nand/Spi/Emmc/Snor/..)  |
# |<Device params go here>                       |
# |                                              |
# |#SDRAM Params                                 |
# |<Sdram params go here>                        |
# ------------------------------------------------


#
# PartitionSize denotes the size (in bytes) of the area of the boot
# device available to the storage of BCTs and bootloaders.
#
PartitionSize = 16777216;

#
# BlockSize indicates the size (in bytes) of a block on the storage
# device.
#
BlockSize = 16384;

#
# PageSize indicates the size (in bytes) of a page on the storage
# device.
#
PageSize = 512;


#
# SBD Device parameters(MobileLbaNand/MuxOneNand/Nand/Sdmmc/Snor/SpiFlash)
#
# Note: Either of them can be used based on the board.

#SBD SDMMC Parameters
DevType[0] = Sdmmc;
DeviceParam[0].SdmmcParams.ClockDivider = 12; # 8-bit number, clock to controller will be 432/12 = 36MHz.
DeviceParam[0].SdmmcParams.DataWidth = NvBootSdmmcDataWidth_4Bit; # Data width for accessing MoviNand.
# Other values: NvBootSdmmcDataWidth_8Bit
DeviceParam[0].SdmmcParams.MaxPowerClassSupported = 0;

#SBD NAND Parameters
#DevType[0] = Nand;
#DeviceParam[0].NandParams.ClockDivider = 0x4; # This sets the clock source to nand as 108MHz.
#DeviceParam[0].NandParams.NandTiming2 = 0xA; # 32-bit number and this timing value corresponds to nand clock source at 108MHz.
#DeviceParam[0].NandParams.NandTiming = 0x3B269213; # 32-bit number and this timing value corresponds to nand clock source at 108MHz.
#DeviceParam[0].NandParams.BlockSizeLog2 = 0;
#DeviceParam[0].NandParams.PageSizeLog2 = 0;	# Boolean, tells whether to check for ONFI compatible Flash presence.

#SBD EMMC Parameters
#DeviceParam[0].EmmcParams.ClockDivider   = 18; # 8-bit number, clock to controller will be 432/18 = 24MHz.
#DeviceParam[0].EmmcParams.DataWidth      = 8;  # Other values: 1, 4

#SBD SpiFlash Parameters
#DeviceParam[0].SpiFlashParams.ReadCommandTypeFast   = NV_FALSE; # Boolean
#DeviceParam[0].SpiFlashParams.ClockDivider          = 22; # Maps to clock Source 20 MHz. Other values are 16 (33MHz), 11 (40MHz), 9 (50MHz).

#SBD NOR Parameters
#DeviceParam[0].NorParams.NorTiming  = 0x1C1C; # 32-bit number

#
# SDRAM parameters
# The SDRAM[n].field statements fill in values of the SDRAM parameter
# structure for parameter set n (where n is 0, 1, 2, or 3).  Straps
# will select which set of values to load into the chip during
# booting.
#

SDRAM[0].MemoryType                               = NvBootMemoryType_Ddr2;
SDRAM[0].PllMChargePumpSetupControl               = 0x00000008;
SDRAM[0].PllMLoopFilterSetupControl               = 0x00000000;
SDRAM[0].PllMInputDivider                         = 0x0000000c;
SDRAM[0].PllMFeedbackDivider                      = 0x0000029a;
SDRAM[0].PllMPostDivider                          = 0x00000000;
SDRAM[0].PllMStableTime                           = 0x0000012c;
SDRAM[0].EmcClockDivider                          = 0x00000001;
SDRAM[0].EmcAutoCalInterval                       = 0x00000000;
SDRAM[0].EmcAutoCalConfig                         = 0xe0a61111;
SDRAM[0].EmcAutoCalWait                           = 0x00000000;
SDRAM[0].EmcPinProgramWait                        = 0x00000000;
SDRAM[0].EmcRc                                    = 0x00000014;
SDRAM[0].EmcRfc                                   = 0x0000002b;
SDRAM[0].EmcRas                                   = 0x0000000f;
SDRAM[0].EmcRp                                    = 0x00000005;
SDRAM[0].EmcR2w                                   = 0x00000005;
SDRAM[0].EmcW2r                                   = 0x00000005;
SDRAM[0].EmcR2p                                   = 0x00000003;
SDRAM[0].EmcW2p                                   = 0x0000000c;
SDRAM[0].EmcRdRcd                                 = 0x00000005;
SDRAM[0].EmcWrRcd                                 = 0x00000005;
SDRAM[0].EmcRrd                                   = 0x00000003;
SDRAM[0].EmcRext                                  = 0x00000001;
SDRAM[0].EmcWdv                                   = 0x00000004;
SDRAM[0].EmcQUse                                  = 0x00000005;
SDRAM[0].EmcQRst                                  = 0x00000004;
SDRAM[0].EmcQSafe                                 = 0x00000009;
SDRAM[0].EmcRdv                                   = 0x0000000d;
SDRAM[0].EmcRefresh                               = 0x000009ff;
SDRAM[0].EmcBurstRefreshNum                       = 0x00000000;
SDRAM[0].EmcPdEx2Wr                               = 0x00000003;
SDRAM[0].EmcPdEx2Rd                               = 0x00000003;
SDRAM[0].EmcPChg2Pden                             = 0x00000005;
SDRAM[0].EmcAct2Pden                              = 0x00000005;
SDRAM[0].EmcAr2Pden                               = 0x00000001;
SDRAM[0].EmcRw2Pden                               = 0x0000000f;
SDRAM[0].EmcTxsr                                  = 0x000000c8;
SDRAM[0].EmcTcke                                  = 0x00000003;
SDRAM[0].EmcTfaw                                  = 0x0000000c;
SDRAM[0].EmcTrpab                                 = 0x00000006;
SDRAM[0].EmcTClkStable                            = 0x00000008;
SDRAM[0].EmcTClkStop                              = 0x00000002;
SDRAM[0].EmcTRefBw                                = 0x00000000;
SDRAM[0].EmcQUseExtra                             = 0x00000000;
SDRAM[0].EmcFbioCfg1                              = 0x00000000;
SDRAM[0].EmcFbioDqsibDly                          = 0x20202020;
SDRAM[0].EmcFbioDqsibDlyMsb                       = 0x00000000;
SDRAM[0].EmcFbioQuseDly                           = 0x50465046;
SDRAM[0].EmcFbioQuseDlyMsb                        = 0x00000000;
SDRAM[0].EmcFbioCfg5                              = 0x00000183;
SDRAM[0].EmcFbioCfg6                              = 0x00000002;
SDRAM[0].EmcFbioSpare                             = 0x00000000;
SDRAM[0].EmcMrs                                   = 0x00000a6a;
SDRAM[0].EmcEmrs                                  = 0x00100006;
SDRAM[0].EmcMrw1                                  = 0x00000000;
SDRAM[0].EmcMrw2                                  = 0x00000000;
SDRAM[0].EmcMrw3                                  = 0x00000000;
SDRAM[0].EmcMrwResetCommand                       = 0x00000000;
SDRAM[0].EmcMrwResetNInitWait                     = 0x00000000;
SDRAM[0].EmcAdrCfg                                = 0x01070303;
SDRAM[0].EmcAdrCfg1                               = 0x00070303;
SDRAM[0].McEmemCfg                                = 0x00100000;
SDRAM[0].McLowLatencyConfig                       = 0x80000003;
SDRAM[0].EmcCfg                                   = 0x2001ff01;
SDRAM[0].EmcCfg2                                  = 0x00000405;
SDRAM[0].EmcDbg                                   = 0x01000000;
SDRAM[0].AhbArbitrationXbarCtrl                   = 0x00010000;
SDRAM[0].EmcCfgDigDll                             = 0xf0000313;
SDRAM[0].EmcDllXformDqs                           = 0x00000010;
SDRAM[0].EmcDllXformQUse                          = 0x00000008;
SDRAM[0].WarmBootWait                             = 0x00000002;
SDRAM[0].EmcCttTermCtrl                           = 0x00000802;
SDRAM[0].EmcOdtWrite                              = 0x80000001;
SDRAM[0].EmcOdtRead                               = 0x80000001;
SDRAM[0].EmcZcalRefCnt                            = 0x00000000;
SDRAM[0].EmcZcalWaitCnt                           = 0x00000000;
SDRAM[0].EmcZcalMrwCmd                            = 0x00000000;
SDRAM[0].EmcMrsResetDll                           = 0x00000000;
SDRAM[0].EmcMrwZqInitDev0                         = 0x00000000;
SDRAM[0].EmcMrwZqInitDev1                         = 0x00000000;
SDRAM[0].EmcMrwZqInitWait                         = 0x00000000;
SDRAM[0].EmcMrsResetDllWait                       = 0x00000000;
SDRAM[0].EmcEmrsEmr2                              = 0x00200000;
SDRAM[0].EmcEmrsEmr3                              = 0x00300000;
SDRAM[0].EmcEmrsDdr2DllEnable                     = 0x00100000;
SDRAM[0].EmcMrsDdr2DllReset                       = 0x00000100;
SDRAM[0].EmcEmrsDdr2OcdCalib                      = 0x00100386;
SDRAM[0].EmcDdr2Wait                              = 0x00000002;
SDRAM[0].EmcCfgClktrim0                           = 0x00000000;
SDRAM[0].EmcCfgClktrim1                           = 0x00000000;
SDRAM[0].EmcCfgClktrim2                           = 0x00000000;
SDRAM[0].PmcDdrPwr                                = 0x00000001;
SDRAM[0].ApbMiscGpXm2CfgAPadCtrl                  = 0x77ffc000;
SDRAM[0].ApbMiscGpXm2CfgCPadCtrl                  = 0x77fffff0;
SDRAM[0].ApbMiscGpXm2CfgCPadCtrl2                 = 0x08080079;
SDRAM[0].ApbMiscGpXm2CfgDPadCtrl                  = 0x77fffff0;
SDRAM[0].ApbMiscGpXm2CfgDPadCtrl2                 = 0x44440009;
SDRAM[0].ApbMiscGpXm2ClkCfgPadCtrl                = 0x77ffc000;
SDRAM[0].ApbMiscGpXm2CompPadCtrl                  = 0x01f1f008;
SDRAM[0].ApbMiscGpXm2VttGenPadCtrl                = 0x07076600;
