project:
  title: "ALU 8-bit Simple"
  author: "allanrodas74"  # Cambiado de "Your Name"
  description: "ALU 8-bit con suma, resta, lógica y desplazamientos"
  language: "Verilog"
  clock_hz: 1000000  # Ejemplo: 1 MHz (ajusta según necesites)
  tiles: "1x1"
  top_module: "tt_um_allanrodas74"
  source_files:
    - "project.v"

pinout:
  # Inputs (A y B)
  ui[7]: "A3"
  ui[6]: "A2"
  ui[5]: "A1"
  ui[4]: "A0"
  ui[3]: "B3"
  ui[2]: "B2"
  ui[1]: "B1"
  ui[0]: "B0"

  # Outputs (Resultado)
  uo[7]: "RESULT7"
  uo[6]: "RESULT6"
  uo[5]: "RESULT5"
  uo[4]: "RESULT4"
  uo[3]: "RESULT3"
  uo[2]: "RESULT2"
  uo[1]: "RESULT1"
  uo[0]: "RESULT0"

  # Bidirectional pins (SEL y CARRY_OUT)
  uio[0]: "SEL0"  # Corregido: ahora SEL0 está en [0]
  uio[1]: "SEL1"  # SEL1 en [1]
  uio[2]: "SEL2"  # SEL2 en [2]
  uio[3]: "CARRY_OUT"  # Movido a [3]
  uio[4]: "UNUSED"
  uio[5]: "UNUSED"
  uio[6]: "UNUSED"
  uio[7]: "UNUSED"

yaml_version: 6
