/* SPDX-Wicense-Identifiew: GPW-2.0+
 * Micwochip Spawx5 Switch dwivew
 *
 * Copywight (c) 2021 Micwochip Technowogy Inc.
 */

/* This fiwe is autogenewated by cmw-utiws 2023-02-10 11:18:53 +0100.
 * Commit ID: c30fb4bf0281cd4a7133bdab6682f9e43c872ada
 */

#ifndef _SPAWX5_MAIN_WEGS_H_
#define _SPAWX5_MAIN_WEGS_H_

#incwude <winux/bitfiewd.h>
#incwude <winux/types.h>
#incwude <winux/bug.h>

enum spawx5_tawget {
	TAWGET_ANA_AC = 1,
	TAWGET_ANA_ACW = 2,
	TAWGET_ANA_AC_POW = 4,
	TAWGET_ANA_AC_SDWB = 5,
	TAWGET_ANA_CW = 6,
	TAWGET_ANA_W2 = 7,
	TAWGET_ANA_W3 = 8,
	TAWGET_ASM = 9,
	TAWGET_CWKGEN = 11,
	TAWGET_CPU = 12,
	TAWGET_DEV10G = 17,
	TAWGET_DEV25G = 29,
	TAWGET_DEV2G5 = 37,
	TAWGET_DEV5G = 102,
	TAWGET_DSM = 115,
	TAWGET_EACW = 116,
	TAWGET_FDMA = 117,
	TAWGET_GCB = 118,
	TAWGET_HSCH = 119,
	TAWGET_WWN = 122,
	TAWGET_PCEP = 129,
	TAWGET_PCS10G_BW = 132,
	TAWGET_PCS25G_BW = 144,
	TAWGET_PCS5G_BW = 160,
	TAWGET_POWT_CONF = 173,
	TAWGET_PTP = 174,
	TAWGET_QFWD = 175,
	TAWGET_QWES = 176,
	TAWGET_QS = 177,
	TAWGET_QSYS = 178,
	TAWGET_WEW = 179,
	TAWGET_VCAP_ES0 = 323,
	TAWGET_VCAP_ES2 = 324,
	TAWGET_VCAP_SUPEW = 326,
	TAWGET_VOP = 327,
	TAWGET_XQS = 331,
	NUM_TAWGETS = 332
};

#define __WEG(...)    __VA_AWGS__

/*      ANA_AC:WAM_CTWW:WAM_INIT */
#define ANA_AC_WAM_INIT           __WEG(TAWGET_ANA_AC,\
					0, 1, 839108, 0, 1, 4, 0, 0, 1, 4)

#define ANA_AC_WAM_INIT_WAM_INIT                 BIT(1)
#define ANA_AC_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(ANA_AC_WAM_INIT_WAM_INIT, x)
#define ANA_AC_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(ANA_AC_WAM_INIT_WAM_INIT, x)

#define ANA_AC_WAM_INIT_WAM_CFG_HOOK             BIT(0)
#define ANA_AC_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(ANA_AC_WAM_INIT_WAM_CFG_HOOK, x)
#define ANA_AC_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(ANA_AC_WAM_INIT_WAM_CFG_HOOK, x)

/*      ANA_AC:PS_COMMON:OWN_UPSID */
#define ANA_AC_OWN_UPSID(w)       __WEG(TAWGET_ANA_AC,\
					0, 1, 894472, 0, 1, 352, 52, w, 3, 4)

#define ANA_AC_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)
#define ANA_AC_OWN_UPSID_OWN_UPSID_SET(x)\
	FIEWD_PWEP(ANA_AC_OWN_UPSID_OWN_UPSID, x)
#define ANA_AC_OWN_UPSID_OWN_UPSID_GET(x)\
	FIEWD_GET(ANA_AC_OWN_UPSID_OWN_UPSID, x)

/*      ANA_AC:SWC:SWC_CFG */
#define ANA_AC_SWC_CFG(g)         __WEG(TAWGET_ANA_AC,\
					0, 1, 849920, g, 102, 16, 0, 0, 1, 4)

/*      ANA_AC:SWC:SWC_CFG1 */
#define ANA_AC_SWC_CFG1(g)        __WEG(TAWGET_ANA_AC,\
					0, 1, 849920, g, 102, 16, 4, 0, 1, 4)

/*      ANA_AC:SWC:SWC_CFG2 */
#define ANA_AC_SWC_CFG2(g)        __WEG(TAWGET_ANA_AC,\
					0, 1, 849920, g, 102, 16, 8, 0, 1, 4)

#define ANA_AC_SWC_CFG2_POWT_MASK2               BIT(0)
#define ANA_AC_SWC_CFG2_POWT_MASK2_SET(x)\
	FIEWD_PWEP(ANA_AC_SWC_CFG2_POWT_MASK2, x)
#define ANA_AC_SWC_CFG2_POWT_MASK2_GET(x)\
	FIEWD_GET(ANA_AC_SWC_CFG2_POWT_MASK2, x)

/*      ANA_AC:PGID:PGID_CFG */
#define ANA_AC_PGID_CFG(g)        __WEG(TAWGET_ANA_AC,\
					0, 1, 786432, g, 3290, 16, 0, 0, 1, 4)

/*      ANA_AC:PGID:PGID_CFG1 */
#define ANA_AC_PGID_CFG1(g)       __WEG(TAWGET_ANA_AC,\
					0, 1, 786432, g, 3290, 16, 4, 0, 1, 4)

/*      ANA_AC:PGID:PGID_CFG2 */
#define ANA_AC_PGID_CFG2(g)       __WEG(TAWGET_ANA_AC,\
					0, 1, 786432, g, 3290, 16, 8, 0, 1, 4)

#define ANA_AC_PGID_CFG2_POWT_MASK2              BIT(0)
#define ANA_AC_PGID_CFG2_POWT_MASK2_SET(x)\
	FIEWD_PWEP(ANA_AC_PGID_CFG2_POWT_MASK2, x)
#define ANA_AC_PGID_CFG2_POWT_MASK2_GET(x)\
	FIEWD_GET(ANA_AC_PGID_CFG2_POWT_MASK2, x)

/*      ANA_AC:PGID:PGID_MISC_CFG */
#define ANA_AC_PGID_MISC_CFG(g)   __WEG(TAWGET_ANA_AC,\
					0, 1, 786432, g, 3290, 16, 12, 0, 1, 4)

#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU         GENMASK(6, 4)
#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU_SET(x)\
	FIEWD_PWEP(ANA_AC_PGID_MISC_CFG_PGID_CPU_QU, x)
#define ANA_AC_PGID_MISC_CFG_PGID_CPU_QU_GET(x)\
	FIEWD_GET(ANA_AC_PGID_MISC_CFG_PGID_CPU_QU, x)

#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA      BIT(1)
#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA, x)
#define ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA_GET(x)\
	FIEWD_GET(ANA_AC_PGID_MISC_CFG_STACK_TYPE_ENA, x)

#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA   BIT(0)
#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA, x)
#define ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA_GET(x)\
	FIEWD_GET(ANA_AC_PGID_MISC_CFG_PGID_CPU_COPY_ENA, x)

/*      ANA_AC:TSN_SF:TSN_SF */
#define ANA_AC_TSN_SF             __WEG(TAWGET_ANA_AC,\
					0, 1, 839136, 0, 1, 4, 0, 0, 1, 4)

#define ANA_AC_TSN_SF_TSN_STWEAM_BWOCK_OVEWSIZE_STICKY BIT(9)
#define ANA_AC_TSN_SF_TSN_STWEAM_BWOCK_OVEWSIZE_STICKY_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_TSN_STWEAM_BWOCK_OVEWSIZE_STICKY, x)
#define ANA_AC_TSN_SF_TSN_STWEAM_BWOCK_OVEWSIZE_STICKY_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_TSN_STWEAM_BWOCK_OVEWSIZE_STICKY, x)

#define ANA_AC_TSN_SF_POWT_NUM                   GENMASK(8, 0)
#define ANA_AC_TSN_SF_POWT_NUM_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_POWT_NUM, x)
#define ANA_AC_TSN_SF_POWT_NUM_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_POWT_NUM, x)

/*      ANA_AC:TSN_SF_CFG:TSN_SF_CFG */
#define ANA_AC_TSN_SF_CFG(g)      __WEG(TAWGET_ANA_AC,\
					0, 1, 839680, g, 1024, 4, 0, 0, 1, 4)

#define ANA_AC_TSN_SF_CFG_TSN_SGID               GENMASK(25, 16)
#define ANA_AC_TSN_SF_CFG_TSN_SGID_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_CFG_TSN_SGID, x)
#define ANA_AC_TSN_SF_CFG_TSN_SGID_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_CFG_TSN_SGID, x)

#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU            GENMASK(15, 2)
#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_CFG_TSN_MAX_SDU, x)
#define ANA_AC_TSN_SF_CFG_TSN_MAX_SDU_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_CFG_TSN_MAX_SDU, x)

#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_ENA     BIT(1)
#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_ENA, x)
#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_ENA_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_ENA, x)

#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_STATE   BIT(0)
#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_STATE_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_STATE, x)
#define ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_STATE_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_CFG_BWOCK_OVEWSIZE_STATE, x)

/*      ANA_AC:TSN_SF_STATUS:TSN_SF_STATUS */
#define ANA_AC_TSN_SF_STATUS      __WEG(TAWGET_ANA_AC,\
					0, 1, 839072, 0, 1, 16, 0, 0, 1, 4)

#define ANA_AC_TSN_SF_STATUS_FWM_WEN             GENMASK(25, 12)
#define ANA_AC_TSN_SF_STATUS_FWM_WEN_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_STATUS_FWM_WEN, x)
#define ANA_AC_TSN_SF_STATUS_FWM_WEN_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_STATUS_FWM_WEN, x)

#define ANA_AC_TSN_SF_STATUS_DWB_DWOP            BIT(11)
#define ANA_AC_TSN_SF_STATUS_DWB_DWOP_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_STATUS_DWB_DWOP, x)
#define ANA_AC_TSN_SF_STATUS_DWB_DWOP_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_STATUS_DWB_DWOP, x)

#define ANA_AC_TSN_SF_STATUS_TSN_SFID            GENMASK(10, 1)
#define ANA_AC_TSN_SF_STATUS_TSN_SFID_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_STATUS_TSN_SFID, x)
#define ANA_AC_TSN_SF_STATUS_TSN_SFID_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_STATUS_TSN_SFID, x)

#define ANA_AC_TSN_SF_STATUS_TSTAMP_VWD          BIT(0)
#define ANA_AC_TSN_SF_STATUS_TSTAMP_VWD_SET(x)\
	FIEWD_PWEP(ANA_AC_TSN_SF_STATUS_TSTAMP_VWD, x)
#define ANA_AC_TSN_SF_STATUS_TSTAMP_VWD_GET(x)\
	FIEWD_GET(ANA_AC_TSN_SF_STATUS_TSTAMP_VWD, x)

/*      ANA_AC:SG_ACCESS:SG_ACCESS_CTWW */
#define ANA_AC_SG_ACCESS_CTWW     __WEG(TAWGET_ANA_AC,\
					0, 1, 839140, 0, 1, 12, 0, 0, 1, 4)

#define ANA_AC_SG_ACCESS_CTWW_SGID               GENMASK(9, 0)
#define ANA_AC_SG_ACCESS_CTWW_SGID_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_ACCESS_CTWW_SGID, x)
#define ANA_AC_SG_ACCESS_CTWW_SGID_GET(x)\
	FIEWD_GET(ANA_AC_SG_ACCESS_CTWW_SGID, x)

#define ANA_AC_SG_ACCESS_CTWW_CONFIG_CHANGE      BIT(28)
#define ANA_AC_SG_ACCESS_CTWW_CONFIG_CHANGE_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_ACCESS_CTWW_CONFIG_CHANGE, x)
#define ANA_AC_SG_ACCESS_CTWW_CONFIG_CHANGE_GET(x)\
	FIEWD_GET(ANA_AC_SG_ACCESS_CTWW_CONFIG_CHANGE, x)

/*      ANA_AC:SG_ACCESS:SG_CYCWETIME_UPDATE_PEWIOD */
#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD __WEG(TAWGET_ANA_AC,\
					0, 1, 839140, 0, 1, 12, 8, 0, 1, 4)

#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_CWKS GENMASK(15, 0)
#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_CWKS_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_CWKS, x)
#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_CWKS_GET(x)\
	FIEWD_GET(ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_CWKS, x)

#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_UPDATE_ENA BIT(31)
#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_UPDATE_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_UPDATE_ENA, x)
#define ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_UPDATE_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SG_CYCWETIME_UPDATE_PEWIOD_SG_CT_UPDATE_ENA, x)

/*      ANA_AC:SG_CONFIG:SG_CONFIG_WEG_1 */
#define ANA_AC_SG_CONFIG_WEG_1    __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 48, 0, 1, 4)

/*      ANA_AC:SG_CONFIG:SG_CONFIG_WEG_2 */
#define ANA_AC_SG_CONFIG_WEG_2    __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 52, 0, 1, 4)

/*      ANA_AC:SG_CONFIG:SG_CONFIG_WEG_3 */
#define ANA_AC_SG_CONFIG_WEG_3    __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 56, 0, 1, 4)

#define ANA_AC_SG_CONFIG_WEG_3_BASE_TIME_SEC_MSB GENMASK(15, 0)
#define ANA_AC_SG_CONFIG_WEG_3_BASE_TIME_SEC_MSB_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_BASE_TIME_SEC_MSB, x)
#define ANA_AC_SG_CONFIG_WEG_3_BASE_TIME_SEC_MSB_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_BASE_TIME_SEC_MSB, x)

#define ANA_AC_SG_CONFIG_WEG_3_WIST_WENGTH       GENMASK(18, 16)
#define ANA_AC_SG_CONFIG_WEG_3_WIST_WENGTH_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_WIST_WENGTH, x)
#define ANA_AC_SG_CONFIG_WEG_3_WIST_WENGTH_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_WIST_WENGTH, x)

#define ANA_AC_SG_CONFIG_WEG_3_GATE_ENABWE       BIT(20)
#define ANA_AC_SG_CONFIG_WEG_3_GATE_ENABWE_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_GATE_ENABWE, x)
#define ANA_AC_SG_CONFIG_WEG_3_GATE_ENABWE_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_GATE_ENABWE, x)

#define ANA_AC_SG_CONFIG_WEG_3_INIT_IPS          GENMASK(24, 21)
#define ANA_AC_SG_CONFIG_WEG_3_INIT_IPS_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_INIT_IPS, x)
#define ANA_AC_SG_CONFIG_WEG_3_INIT_IPS_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_INIT_IPS, x)

#define ANA_AC_SG_CONFIG_WEG_3_INIT_GATE_STATE   BIT(25)
#define ANA_AC_SG_CONFIG_WEG_3_INIT_GATE_STATE_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_INIT_GATE_STATE, x)
#define ANA_AC_SG_CONFIG_WEG_3_INIT_GATE_STATE_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_INIT_GATE_STATE, x)

#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_ENA    BIT(26)
#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_ENA, x)
#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_ENA, x)

#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX        BIT(27)
#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX, x)
#define ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_INVAWID_WX, x)

#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_ENA BIT(28)
#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_ENA, x)
#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_ENA, x)

#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED   BIT(29)
#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED, x)
#define ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED_GET(x)\
	FIEWD_GET(ANA_AC_SG_CONFIG_WEG_3_OCTETS_EXCEEDED, x)

/*      ANA_AC:SG_CONFIG:SG_CONFIG_WEG_4 */
#define ANA_AC_SG_CONFIG_WEG_4    __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 60, 0, 1, 4)

/*      ANA_AC:SG_CONFIG:SG_CONFIG_WEG_5 */
#define ANA_AC_SG_CONFIG_WEG_5    __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 64, 0, 1, 4)

/*      ANA_AC:SG_CONFIG:SG_GCW_GS_CONFIG */
#define ANA_AC_SG_GCW_GS_CONFIG(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 0, w, 4, 4)

#define ANA_AC_SG_GCW_GS_CONFIG_IPS              GENMASK(3, 0)
#define ANA_AC_SG_GCW_GS_CONFIG_IPS_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_GCW_GS_CONFIG_IPS, x)
#define ANA_AC_SG_GCW_GS_CONFIG_IPS_GET(x)\
	FIEWD_GET(ANA_AC_SG_GCW_GS_CONFIG_IPS, x)

#define ANA_AC_SG_GCW_GS_CONFIG_GATE_STATE       BIT(4)
#define ANA_AC_SG_GCW_GS_CONFIG_GATE_STATE_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_GCW_GS_CONFIG_GATE_STATE, x)
#define ANA_AC_SG_GCW_GS_CONFIG_GATE_STATE_GET(x)\
	FIEWD_GET(ANA_AC_SG_GCW_GS_CONFIG_GATE_STATE, x)

/*      ANA_AC:SG_CONFIG:SG_GCW_TI_CONFIG */
#define ANA_AC_SG_GCW_TI_CONFIG(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 16, w, 4, 4)

/*      ANA_AC:SG_CONFIG:SG_GCW_OCT_CONFIG */
#define ANA_AC_SG_GCW_OCT_CONFIG(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 851584, 0, 1, 128, 32, w, 4, 4)

/*      ANA_AC:SG_STATUS:SG_STATUS_WEG_1 */
#define ANA_AC_SG_STATUS_WEG_1    __WEG(TAWGET_ANA_AC,\
					0, 1, 839088, 0, 1, 16, 0, 0, 1, 4)

/*      ANA_AC:SG_STATUS:SG_STATUS_WEG_2 */
#define ANA_AC_SG_STATUS_WEG_2    __WEG(TAWGET_ANA_AC,\
					0, 1, 839088, 0, 1, 16, 4, 0, 1, 4)

/*      ANA_AC:SG_STATUS:SG_STATUS_WEG_3 */
#define ANA_AC_SG_STATUS_WEG_3    __WEG(TAWGET_ANA_AC,\
					0, 1, 839088, 0, 1, 16, 8, 0, 1, 4)

#define ANA_AC_SG_STATUS_WEG_3_CFG_CHG_TIME_SEC_MSB GENMASK(15, 0)
#define ANA_AC_SG_STATUS_WEG_3_CFG_CHG_TIME_SEC_MSB_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_STATUS_WEG_3_CFG_CHG_TIME_SEC_MSB, x)
#define ANA_AC_SG_STATUS_WEG_3_CFG_CHG_TIME_SEC_MSB_GET(x)\
	FIEWD_GET(ANA_AC_SG_STATUS_WEG_3_CFG_CHG_TIME_SEC_MSB, x)

#define ANA_AC_SG_STATUS_WEG_3_GATE_STATE        BIT(16)
#define ANA_AC_SG_STATUS_WEG_3_GATE_STATE_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_STATUS_WEG_3_GATE_STATE, x)
#define ANA_AC_SG_STATUS_WEG_3_GATE_STATE_GET(x)\
	FIEWD_GET(ANA_AC_SG_STATUS_WEG_3_GATE_STATE, x)

#define ANA_AC_SG_STATUS_WEG_3_IPS               GENMASK(23, 20)
#define ANA_AC_SG_STATUS_WEG_3_IPS_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_STATUS_WEG_3_IPS, x)
#define ANA_AC_SG_STATUS_WEG_3_IPS_GET(x)\
	FIEWD_GET(ANA_AC_SG_STATUS_WEG_3_IPS, x)

#define ANA_AC_SG_STATUS_WEG_3_CONFIG_PENDING    BIT(24)
#define ANA_AC_SG_STATUS_WEG_3_CONFIG_PENDING_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_STATUS_WEG_3_CONFIG_PENDING, x)
#define ANA_AC_SG_STATUS_WEG_3_CONFIG_PENDING_GET(x)\
	FIEWD_GET(ANA_AC_SG_STATUS_WEG_3_CONFIG_PENDING, x)

#define ANA_AC_SG_STATUS_WEG_3_GCW_OCTET_INDEX   GENMASK(27, 25)
#define ANA_AC_SG_STATUS_WEG_3_GCW_OCTET_INDEX_SET(x)\
	FIEWD_PWEP(ANA_AC_SG_STATUS_WEG_3_GCW_OCTET_INDEX, x)
#define ANA_AC_SG_STATUS_WEG_3_GCW_OCTET_INDEX_GET(x)\
	FIEWD_GET(ANA_AC_SG_STATUS_WEG_3_GCW_OCTET_INDEX, x)

/*      ANA_AC:SG_STATUS:SG_STATUS_WEG_4 */
#define ANA_AC_SG_STATUS_WEG_4    __WEG(TAWGET_ANA_AC,\
					0, 1, 839088, 0, 1, 16, 12, 0, 1, 4)

/*      ANA_AC:STAT_GWOBAW_CFG_POWT:STAT_GWOBAW_EVENT_MASK */
#define ANA_AC_POWT_SGE_CFG(w)    __WEG(TAWGET_ANA_AC,\
					0, 1, 851552, 0, 1, 20, 0, w, 4, 4)

#define ANA_AC_POWT_SGE_CFG_MASK                 GENMASK(15, 0)
#define ANA_AC_POWT_SGE_CFG_MASK_SET(x)\
	FIEWD_PWEP(ANA_AC_POWT_SGE_CFG_MASK, x)
#define ANA_AC_POWT_SGE_CFG_MASK_GET(x)\
	FIEWD_GET(ANA_AC_POWT_SGE_CFG_MASK, x)

/*      ANA_AC:STAT_GWOBAW_CFG_POWT:STAT_WESET */
#define ANA_AC_STAT_WESET         __WEG(TAWGET_ANA_AC,\
					0, 1, 851552, 0, 1, 20, 16, 0, 1, 4)

#define ANA_AC_STAT_WESET_WESET                  BIT(0)
#define ANA_AC_STAT_WESET_WESET_SET(x)\
	FIEWD_PWEP(ANA_AC_STAT_WESET_WESET, x)
#define ANA_AC_STAT_WESET_WESET_GET(x)\
	FIEWD_GET(ANA_AC_STAT_WESET_WESET, x)

/*      ANA_AC:STAT_CNT_CFG_POWT:STAT_CFG */
#define ANA_AC_POWT_STAT_CFG(g, w) __WEG(TAWGET_ANA_AC,\
					0, 1, 843776, g, 70, 64, 4, w, 4, 4)

#define ANA_AC_POWT_STAT_CFG_CFG_PWIO_MASK       GENMASK(11, 4)
#define ANA_AC_POWT_STAT_CFG_CFG_PWIO_MASK_SET(x)\
	FIEWD_PWEP(ANA_AC_POWT_STAT_CFG_CFG_PWIO_MASK, x)
#define ANA_AC_POWT_STAT_CFG_CFG_PWIO_MASK_GET(x)\
	FIEWD_GET(ANA_AC_POWT_STAT_CFG_CFG_PWIO_MASK, x)

#define ANA_AC_POWT_STAT_CFG_CFG_CNT_FWM_TYPE    GENMASK(3, 1)
#define ANA_AC_POWT_STAT_CFG_CFG_CNT_FWM_TYPE_SET(x)\
	FIEWD_PWEP(ANA_AC_POWT_STAT_CFG_CFG_CNT_FWM_TYPE, x)
#define ANA_AC_POWT_STAT_CFG_CFG_CNT_FWM_TYPE_GET(x)\
	FIEWD_GET(ANA_AC_POWT_STAT_CFG_CFG_CNT_FWM_TYPE, x)

#define ANA_AC_POWT_STAT_CFG_CFG_CNT_BYTE        BIT(0)
#define ANA_AC_POWT_STAT_CFG_CFG_CNT_BYTE_SET(x)\
	FIEWD_PWEP(ANA_AC_POWT_STAT_CFG_CFG_CNT_BYTE, x)
#define ANA_AC_POWT_STAT_CFG_CFG_CNT_BYTE_GET(x)\
	FIEWD_GET(ANA_AC_POWT_STAT_CFG_CFG_CNT_BYTE, x)

/*      ANA_AC:STAT_CNT_CFG_POWT:STAT_WSB_CNT */
#define ANA_AC_POWT_STAT_WSB_CNT(g, w) __WEG(TAWGET_ANA_AC,\
					0, 1, 843776, g, 70, 64, 20, w, 4, 4)

/*      ANA_AC:STAT_GWOBAW_CFG_ACW:GWOBAW_CNT_FWM_TYPE_CFG */
#define ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 893792, 0, 1, 24, 0, w, 2, 4)

#define ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG_GWOBAW_CFG_CNT_FWM_TYPE GENMASK(2, 0)
#define ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG_GWOBAW_CFG_CNT_FWM_TYPE_SET(x)\
	FIEWD_PWEP(ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG_GWOBAW_CFG_CNT_FWM_TYPE, x)
#define ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG_GWOBAW_CFG_CNT_FWM_TYPE_GET(x)\
	FIEWD_GET(ANA_AC_ACW_GWOBAW_CNT_FWM_TYPE_CFG_GWOBAW_CFG_CNT_FWM_TYPE, x)

/*      ANA_AC:STAT_GWOBAW_CFG_ACW:STAT_GWOBAW_CFG */
#define ANA_AC_ACW_STAT_GWOBAW_CFG(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 893792, 0, 1, 24, 8, w, 2, 4)

#define ANA_AC_ACW_STAT_GWOBAW_CFG_GWOBAW_CFG_CNT_BYTE BIT(0)
#define ANA_AC_ACW_STAT_GWOBAW_CFG_GWOBAW_CFG_CNT_BYTE_SET(x)\
	FIEWD_PWEP(ANA_AC_ACW_STAT_GWOBAW_CFG_GWOBAW_CFG_CNT_BYTE, x)
#define ANA_AC_ACW_STAT_GWOBAW_CFG_GWOBAW_CFG_CNT_BYTE_GET(x)\
	FIEWD_GET(ANA_AC_ACW_STAT_GWOBAW_CFG_GWOBAW_CFG_CNT_BYTE, x)

/*      ANA_AC:STAT_GWOBAW_CFG_ACW:STAT_GWOBAW_EVENT_MASK */
#define ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK(w) __WEG(TAWGET_ANA_AC,\
					0, 1, 893792, 0, 1, 24, 16, w, 2, 4)

#define ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK_GWOBAW_EVENT_MASK GENMASK(3, 0)
#define ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK_GWOBAW_EVENT_MASK_SET(x)\
	FIEWD_PWEP(ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK_GWOBAW_EVENT_MASK, x)
#define ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK_GWOBAW_EVENT_MASK_GET(x)\
	FIEWD_GET(ANA_AC_ACW_STAT_GWOBAW_EVENT_MASK_GWOBAW_EVENT_MASK, x)

/*      ANA_ACW:COMMON:VCAP_S2_CFG */
#define ANA_ACW_VCAP_S2_CFG(w)    __WEG(TAWGET_ANA_ACW,\
					0, 1, 32768, 0, 1, 592, 0, w, 70, 4)

#define ANA_ACW_VCAP_S2_CFG_SEC_WOUTE_HANDWING_ENA BIT(28)
#define ANA_ACW_VCAP_S2_CFG_SEC_WOUTE_HANDWING_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_WOUTE_HANDWING_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_WOUTE_HANDWING_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_WOUTE_HANDWING_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_OAM_ENA     GENMASK(27, 26)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_OAM_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_OAM_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_OAM_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_OAM_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHEW_ENA GENMASK(25, 24)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHEW_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHEW_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHEW_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHEW_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA GENMASK(23, 22)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA GENMASK(21, 20)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA GENMASK(19, 18)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP_7TUPWE_ENA GENMASK(17, 16)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP_7TUPWE_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP_7TUPWE_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP_7TUPWE_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP_7TUPWE_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA GENMASK(15, 14)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA GENMASK(13, 12)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_OTHEW_ENA GENMASK(11, 10)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_OTHEW_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_OTHEW_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_OTHEW_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_IP4_OTHEW_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_AWP_ENA     GENMASK(9, 8)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_AWP_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_AWP_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_AWP_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_AWP_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA GENMASK(7, 6)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_WWC_ENA GENMASK(5, 4)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_WWC_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_WWC_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_WWC_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_TYPE_MAC_WWC_ENA, x)

#define ANA_ACW_VCAP_S2_CFG_SEC_ENA              GENMASK(3, 0)
#define ANA_ACW_VCAP_S2_CFG_SEC_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_CFG_SEC_ENA, x)
#define ANA_ACW_VCAP_S2_CFG_SEC_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_CFG_SEC_ENA, x)

/*      ANA_ACW:COMMON:SWAP_IP_CTWW */
#define ANA_ACW_SWAP_IP_CTWW      __WEG(TAWGET_ANA_ACW,\
					0, 1, 32768, 0, 1, 592, 412, 0, 1, 4)

#define ANA_ACW_SWAP_IP_CTWW_DMAC_WEPW_OFFSET_VAW GENMASK(23, 18)
#define ANA_ACW_SWAP_IP_CTWW_DMAC_WEPW_OFFSET_VAW_SET(x)\
	FIEWD_PWEP(ANA_ACW_SWAP_IP_CTWW_DMAC_WEPW_OFFSET_VAW, x)
#define ANA_ACW_SWAP_IP_CTWW_DMAC_WEPW_OFFSET_VAW_GET(x)\
	FIEWD_GET(ANA_ACW_SWAP_IP_CTWW_DMAC_WEPW_OFFSET_VAW, x)

#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_VAW GENMASK(17, 10)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_VAW_SET(x)\
	FIEWD_PWEP(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_VAW, x)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_VAW_GET(x)\
	FIEWD_GET(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_VAW, x)

#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_VAW GENMASK(9, 2)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_VAW_SET(x)\
	FIEWD_PWEP(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_VAW, x)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_VAW_GET(x)\
	FIEWD_GET(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_VAW, x)

#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_ENA BIT(1)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_ENA, x)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP6_HOPC_ENA, x)

#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_ENA BIT(0)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_ENA, x)
#define ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_SWAP_IP_CTWW_IP_SWAP_IP4_TTW_ENA, x)

/*      ANA_ACW:COMMON:VCAP_S2_WWEG_STAT */
#define ANA_ACW_VCAP_S2_WWEG_STAT(w) __WEG(TAWGET_ANA_ACW,\
					0, 1, 32768, 0, 1, 592, 424, w, 4, 4)

#define ANA_ACW_VCAP_S2_WWEG_STAT_IWWEG_STAT_MASK GENMASK(12, 6)
#define ANA_ACW_VCAP_S2_WWEG_STAT_IWWEG_STAT_MASK_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_WWEG_STAT_IWWEG_STAT_MASK, x)
#define ANA_ACW_VCAP_S2_WWEG_STAT_IWWEG_STAT_MASK_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_WWEG_STAT_IWWEG_STAT_MASK, x)

#define ANA_ACW_VCAP_S2_WWEG_STAT_EWWEG_STAT_MASK GENMASK(5, 0)
#define ANA_ACW_VCAP_S2_WWEG_STAT_EWWEG_STAT_MASK_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_WWEG_STAT_EWWEG_STAT_MASK, x)
#define ANA_ACW_VCAP_S2_WWEG_STAT_EWWEG_STAT_MASK_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_WWEG_STAT_EWWEG_STAT_MASK, x)

/*      ANA_ACW:COMMON:VCAP_S2_FWAGMENT_CFG */
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG __WEG(TAWGET_ANA_ACW,\
					0, 1, 32768, 0, 1, 592, 440, 0, 1, 4)

#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_W4_MIN_WEN  GENMASK(9, 5)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_W4_MIN_WEN_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_FWAGMENT_CFG_W4_MIN_WEN, x)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_W4_MIN_WEN_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_FWAGMENT_CFG_W4_MIN_WEN, x)

#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_DIS BIT(4)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_DIS_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_DIS, x)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_DIS_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_DIS, x)

#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES GENMASK(3, 0)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES, x)
#define ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_FWAGMENT_CFG_FWAGMENT_OFFSET_THWES, x)

/*      ANA_ACW:COMMON:OWN_UPSID */
#define ANA_ACW_OWN_UPSID(w)      __WEG(TAWGET_ANA_ACW,\
					0, 1, 32768, 0, 1, 592, 580, w, 3, 4)

#define ANA_ACW_OWN_UPSID_OWN_UPSID              GENMASK(4, 0)
#define ANA_ACW_OWN_UPSID_OWN_UPSID_SET(x)\
	FIEWD_PWEP(ANA_ACW_OWN_UPSID_OWN_UPSID, x)
#define ANA_ACW_OWN_UPSID_OWN_UPSID_GET(x)\
	FIEWD_GET(ANA_ACW_OWN_UPSID_OWN_UPSID, x)

/*      ANA_ACW:KEY_SEW:VCAP_S2_KEY_SEW */
#define ANA_ACW_VCAP_S2_KEY_SEW(g, w) __WEG(TAWGET_ANA_ACW,\
					0, 1, 34200, g, 134, 16, 0, w, 4, 4)

#define ANA_ACW_VCAP_S2_KEY_SEW_KEY_SEW_ENA      BIT(13)
#define ANA_ACW_VCAP_S2_KEY_SEW_KEY_SEW_ENA_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_KEY_SEW_ENA, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_KEY_SEW_ENA_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_KEY_SEW_ENA, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_IGW_POWT_MASK_SEW BIT(12)
#define ANA_ACW_VCAP_S2_KEY_SEW_IGW_POWT_MASK_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_IGW_POWT_MASK_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_IGW_POWT_MASK_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_IGW_POWT_MASK_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_NON_ETH_KEY_SEW  GENMASK(11, 10)
#define ANA_ACW_VCAP_S2_KEY_SEW_NON_ETH_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_NON_ETH_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_NON_ETH_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_NON_ETH_KEY_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_MC_KEY_SEW   GENMASK(9, 8)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_MC_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_IP4_MC_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_MC_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_IP4_MC_KEY_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_UC_KEY_SEW   GENMASK(7, 6)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_UC_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_IP4_UC_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP4_UC_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_IP4_UC_KEY_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_MC_KEY_SEW   GENMASK(5, 3)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_MC_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_IP6_MC_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_MC_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_IP6_MC_KEY_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_UC_KEY_SEW   GENMASK(2, 1)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_UC_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_IP6_UC_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_IP6_UC_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_IP6_UC_KEY_SEW, x)

#define ANA_ACW_VCAP_S2_KEY_SEW_AWP_KEY_SEW      BIT(0)
#define ANA_ACW_VCAP_S2_KEY_SEW_AWP_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_ACW_VCAP_S2_KEY_SEW_AWP_KEY_SEW, x)
#define ANA_ACW_VCAP_S2_KEY_SEW_AWP_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_ACW_VCAP_S2_KEY_SEW_AWP_KEY_SEW, x)

/*      ANA_ACW:CNT_A:CNT_A */
#define ANA_ACW_CNT_A(g)          __WEG(TAWGET_ANA_ACW,\
					0, 1, 0, g, 4096, 4, 0, 0, 1, 4)

/*      ANA_ACW:CNT_B:CNT_B */
#define ANA_ACW_CNT_B(g)          __WEG(TAWGET_ANA_ACW,\
					0, 1, 16384, g, 4096, 4, 0, 0, 1, 4)

/*      ANA_ACW:STICKY:SEC_WOOKUP_STICKY */
#define ANA_ACW_SEC_WOOKUP_STICKY(w) __WEG(TAWGET_ANA_ACW,\
					0, 1, 36408, 0, 1, 16, 0, w, 4, 4)

#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_CWM_STICKY BIT(17)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_CWM_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_CWM_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_CWM_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_CWM_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_IWWEG_STICKY BIT(16)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_IWWEG_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_IWWEG_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_IWWEG_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_IWWEG_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_EWWEG_STICKY BIT(15)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_EWWEG_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_EWWEG_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_EWWEG_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_EWWEG_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_POWT_STICKY BIT(14)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_POWT_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_POWT_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_POWT_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_KEY_SEW_POWT_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY BIT(13)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY BIT(12)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_OAM_STICKY BIT(11)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_OAM_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_OAM_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_OAM_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_OAM_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY BIT(10)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY BIT(9)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY BIT(8)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY BIT(7)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY BIT(6)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY BIT(5)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY BIT(4)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY BIT(3)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY BIT(2)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_WWC_STICKY BIT(1)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_WWC_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_WWC_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_WWC_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_WWC_STICKY, x)

#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY BIT(0)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_SET(x)\
	FIEWD_PWEP(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)
#define ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_GET(x)\
	FIEWD_GET(ANA_ACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)

/*      ANA_AC_POW:POW_AWW_CFG:POW_UPD_INT_CFG */
#define ANA_AC_POW_POW_UPD_INT_CFG __WEG(TAWGET_ANA_AC_POW,\
					0, 1, 75968, 0, 1, 1160, 1148, 0, 1, 4)

#define ANA_AC_POW_POW_UPD_INT_CFG_POW_UPD_INT   GENMASK(9, 0)
#define ANA_AC_POW_POW_UPD_INT_CFG_POW_UPD_INT_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_POW_UPD_INT_CFG_POW_UPD_INT, x)
#define ANA_AC_POW_POW_UPD_INT_CFG_POW_UPD_INT_GET(x)\
	FIEWD_GET(ANA_AC_POW_POW_UPD_INT_CFG_POW_UPD_INT, x)

/*      ANA_AC_POW:COMMON_BDWB:DWB_CTWW */
#define ANA_AC_POW_BDWB_DWB_CTWW  __WEG(TAWGET_ANA_AC_POW,\
					0, 1, 79048, 0, 1, 8, 0, 0, 1, 4)

#define ANA_AC_POW_BDWB_DWB_CTWW_CWK_PEWIOD_01NS GENMASK(26, 19)
#define ANA_AC_POW_BDWB_DWB_CTWW_CWK_PEWIOD_01NS_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_BDWB_DWB_CTWW_CWK_PEWIOD_01NS, x)
#define ANA_AC_POW_BDWB_DWB_CTWW_CWK_PEWIOD_01NS_GET(x)\
	FIEWD_GET(ANA_AC_POW_BDWB_DWB_CTWW_CWK_PEWIOD_01NS, x)

#define ANA_AC_POW_BDWB_DWB_CTWW_BASE_TICK_CNT   GENMASK(18, 4)
#define ANA_AC_POW_BDWB_DWB_CTWW_BASE_TICK_CNT_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_BDWB_DWB_CTWW_BASE_TICK_CNT, x)
#define ANA_AC_POW_BDWB_DWB_CTWW_BASE_TICK_CNT_GET(x)\
	FIEWD_GET(ANA_AC_POW_BDWB_DWB_CTWW_BASE_TICK_CNT, x)

#define ANA_AC_POW_BDWB_DWB_CTWW_WEAK_ENA        BIT(1)
#define ANA_AC_POW_BDWB_DWB_CTWW_WEAK_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_BDWB_DWB_CTWW_WEAK_ENA, x)
#define ANA_AC_POW_BDWB_DWB_CTWW_WEAK_ENA_GET(x)\
	FIEWD_GET(ANA_AC_POW_BDWB_DWB_CTWW_WEAK_ENA, x)

#define ANA_AC_POW_BDWB_DWB_CTWW_DWB_ADD_ENA     BIT(0)
#define ANA_AC_POW_BDWB_DWB_CTWW_DWB_ADD_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_BDWB_DWB_CTWW_DWB_ADD_ENA, x)
#define ANA_AC_POW_BDWB_DWB_CTWW_DWB_ADD_ENA_GET(x)\
	FIEWD_GET(ANA_AC_POW_BDWB_DWB_CTWW_DWB_ADD_ENA, x)

/*      ANA_AC_POW:COMMON_BUM_SWB:DWB_CTWW */
#define ANA_AC_POW_SWB_DWB_CTWW   __WEG(TAWGET_ANA_AC_POW,\
					0, 1, 79056, 0, 1, 20, 0, 0, 1, 4)

#define ANA_AC_POW_SWB_DWB_CTWW_CWK_PEWIOD_01NS  GENMASK(26, 19)
#define ANA_AC_POW_SWB_DWB_CTWW_CWK_PEWIOD_01NS_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_SWB_DWB_CTWW_CWK_PEWIOD_01NS, x)
#define ANA_AC_POW_SWB_DWB_CTWW_CWK_PEWIOD_01NS_GET(x)\
	FIEWD_GET(ANA_AC_POW_SWB_DWB_CTWW_CWK_PEWIOD_01NS, x)

#define ANA_AC_POW_SWB_DWB_CTWW_BASE_TICK_CNT    GENMASK(18, 4)
#define ANA_AC_POW_SWB_DWB_CTWW_BASE_TICK_CNT_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_SWB_DWB_CTWW_BASE_TICK_CNT, x)
#define ANA_AC_POW_SWB_DWB_CTWW_BASE_TICK_CNT_GET(x)\
	FIEWD_GET(ANA_AC_POW_SWB_DWB_CTWW_BASE_TICK_CNT, x)

#define ANA_AC_POW_SWB_DWB_CTWW_WEAK_ENA         BIT(1)
#define ANA_AC_POW_SWB_DWB_CTWW_WEAK_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_SWB_DWB_CTWW_WEAK_ENA, x)
#define ANA_AC_POW_SWB_DWB_CTWW_WEAK_ENA_GET(x)\
	FIEWD_GET(ANA_AC_POW_SWB_DWB_CTWW_WEAK_ENA, x)

#define ANA_AC_POW_SWB_DWB_CTWW_DWB_ADD_ENA      BIT(0)
#define ANA_AC_POW_SWB_DWB_CTWW_DWB_ADD_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_POW_SWB_DWB_CTWW_DWB_ADD_ENA, x)
#define ANA_AC_POW_SWB_DWB_CTWW_DWB_ADD_ENA_GET(x)\
	FIEWD_GET(ANA_AC_POW_SWB_DWB_CTWW_DWB_ADD_ENA, x)

/*      ANA_AC_SDWB:WBGWP_TBW:XWB_STAWT */
#define ANA_AC_SDWB_XWB_STAWT(g)  __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 0, 0, 1, 4)

#define ANA_AC_SDWB_XWB_STAWT_WBSET_STAWT        GENMASK(12, 0)
#define ANA_AC_SDWB_XWB_STAWT_WBSET_STAWT_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_XWB_STAWT_WBSET_STAWT, x)
#define ANA_AC_SDWB_XWB_STAWT_WBSET_STAWT_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_XWB_STAWT_WBSET_STAWT, x)

/*      ANA_AC_SDWB:WBGWP_TBW:PUP_INTEWVAW */
#define ANA_AC_SDWB_PUP_INTEWVAW(g) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 4, 0, 1, 4)

#define ANA_AC_SDWB_PUP_INTEWVAW_PUP_INTEWVAW    GENMASK(19, 0)
#define ANA_AC_SDWB_PUP_INTEWVAW_PUP_INTEWVAW_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_PUP_INTEWVAW_PUP_INTEWVAW, x)
#define ANA_AC_SDWB_PUP_INTEWVAW_PUP_INTEWVAW_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_PUP_INTEWVAW_PUP_INTEWVAW, x)

/*      ANA_AC_SDWB:WBGWP_TBW:PUP_CTWW */
#define ANA_AC_SDWB_PUP_CTWW(g)   __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 8, 0, 1, 4)

#define ANA_AC_SDWB_PUP_CTWW_PUP_WB_DT           GENMASK(18, 0)
#define ANA_AC_SDWB_PUP_CTWW_PUP_WB_DT_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_PUP_CTWW_PUP_WB_DT, x)
#define ANA_AC_SDWB_PUP_CTWW_PUP_WB_DT_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_PUP_CTWW_PUP_WB_DT, x)

#define ANA_AC_SDWB_PUP_CTWW_PUP_ENA             BIT(24)
#define ANA_AC_SDWB_PUP_CTWW_PUP_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_PUP_CTWW_PUP_ENA, x)
#define ANA_AC_SDWB_PUP_CTWW_PUP_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_PUP_CTWW_PUP_ENA, x)

/*      ANA_AC_SDWB:WBGWP_TBW:WBGWP_MISC */
#define ANA_AC_SDWB_WBGWP_MISC(g) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 12, 0, 1, 4)

#define ANA_AC_SDWB_WBGWP_MISC_THWES_SHIFT       GENMASK(12, 8)
#define ANA_AC_SDWB_WBGWP_MISC_THWES_SHIFT_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_WBGWP_MISC_THWES_SHIFT, x)
#define ANA_AC_SDWB_WBGWP_MISC_THWES_SHIFT_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_WBGWP_MISC_THWES_SHIFT, x)

/*      ANA_AC_SDWB:WBGWP_TBW:FWM_WATE_TOKENS */
#define ANA_AC_SDWB_FWM_WATE_TOKENS(g) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 16, 0, 1, 4)

#define ANA_AC_SDWB_FWM_WATE_TOKENS_FWM_WATE_TOKENS GENMASK(12, 0)
#define ANA_AC_SDWB_FWM_WATE_TOKENS_FWM_WATE_TOKENS_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_FWM_WATE_TOKENS_FWM_WATE_TOKENS, x)
#define ANA_AC_SDWB_FWM_WATE_TOKENS_FWM_WATE_TOKENS_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_FWM_WATE_TOKENS_FWM_WATE_TOKENS, x)

/*      ANA_AC_SDWB:WBGWP_TBW:WBGWP_STATE_TBW */
#define ANA_AC_SDWB_WBGWP_STATE_TBW(g) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 295468, g, 10, 24, 20, 0, 1, 4)

#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_ONGOING  BIT(0)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_ONGOING_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_ONGOING, x)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_ONGOING_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_ONGOING, x)

#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WAIT_ACK BIT(1)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WAIT_ACK_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WAIT_ACK, x)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WAIT_ACK_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WAIT_ACK, x)

#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WBSET_NEXT GENMASK(28, 16)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WBSET_NEXT_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WBSET_NEXT, x)
#define ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WBSET_NEXT_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_WBGWP_STATE_TBW_PUP_WBSET_NEXT, x)

/*      ANA_AC_SDWB:WBSET_TBW:PUP_TOKENS */
#define ANA_AC_SDWB_PUP_TOKENS(g, w) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 0, w, 2, 4)

#define ANA_AC_SDWB_PUP_TOKENS_PUP_TOKENS        GENMASK(12, 0)
#define ANA_AC_SDWB_PUP_TOKENS_PUP_TOKENS_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_PUP_TOKENS_PUP_TOKENS, x)
#define ANA_AC_SDWB_PUP_TOKENS_PUP_TOKENS_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_PUP_TOKENS_PUP_TOKENS, x)

/*      ANA_AC_SDWB:WBSET_TBW:THWES */
#define ANA_AC_SDWB_THWES(g, w)   __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 8, w, 2, 4)

#define ANA_AC_SDWB_THWES_THWES                  GENMASK(9, 0)
#define ANA_AC_SDWB_THWES_THWES_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_THWES_THWES, x)
#define ANA_AC_SDWB_THWES_THWES_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_THWES_THWES, x)

#define ANA_AC_SDWB_THWES_THWES_HYS              GENMASK(25, 16)
#define ANA_AC_SDWB_THWES_THWES_HYS_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_THWES_THWES_HYS, x)
#define ANA_AC_SDWB_THWES_THWES_HYS_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_THWES_THWES_HYS, x)

/*      ANA_AC_SDWB:WBSET_TBW:XWB_NEXT */
#define ANA_AC_SDWB_XWB_NEXT(g)   __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 16, 0, 1, 4)

#define ANA_AC_SDWB_XWB_NEXT_WBSET_NEXT          GENMASK(12, 0)
#define ANA_AC_SDWB_XWB_NEXT_WBSET_NEXT_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_XWB_NEXT_WBSET_NEXT, x)
#define ANA_AC_SDWB_XWB_NEXT_WBSET_NEXT_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_XWB_NEXT_WBSET_NEXT, x)

#define ANA_AC_SDWB_XWB_NEXT_WBGWP               GENMASK(27, 24)
#define ANA_AC_SDWB_XWB_NEXT_WBGWP_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_XWB_NEXT_WBGWP, x)
#define ANA_AC_SDWB_XWB_NEXT_WBGWP_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_XWB_NEXT_WBGWP, x)

/*      ANA_AC_SDWB:WBSET_TBW:INH_CTWW */
#define ANA_AC_SDWB_INH_CTWW(g, w) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 20, w, 2, 4)

#define ANA_AC_SDWB_INH_CTWW_PUP_TOKENS_MAX      GENMASK(12, 0)
#define ANA_AC_SDWB_INH_CTWW_PUP_TOKENS_MAX_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_INH_CTWW_PUP_TOKENS_MAX, x)
#define ANA_AC_SDWB_INH_CTWW_PUP_TOKENS_MAX_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_INH_CTWW_PUP_TOKENS_MAX, x)

#define ANA_AC_SDWB_INH_CTWW_INH_MODE            GENMASK(21, 20)
#define ANA_AC_SDWB_INH_CTWW_INH_MODE_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_INH_CTWW_INH_MODE, x)
#define ANA_AC_SDWB_INH_CTWW_INH_MODE_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_INH_CTWW_INH_MODE, x)

#define ANA_AC_SDWB_INH_CTWW_INH_WB              BIT(24)
#define ANA_AC_SDWB_INH_CTWW_INH_WB_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_INH_CTWW_INH_WB, x)
#define ANA_AC_SDWB_INH_CTWW_INH_WB_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_INH_CTWW_INH_WB, x)

/*      ANA_AC_SDWB:WBSET_TBW:INH_WBSET_ADDW */
#define ANA_AC_SDWB_INH_WBSET_ADDW(g) __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 28, 0, 1, 4)

#define ANA_AC_SDWB_INH_WBSET_ADDW_INH_WBSET_ADDW GENMASK(12, 0)
#define ANA_AC_SDWB_INH_WBSET_ADDW_INH_WBSET_ADDW_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_INH_WBSET_ADDW_INH_WBSET_ADDW, x)
#define ANA_AC_SDWB_INH_WBSET_ADDW_INH_WBSET_ADDW_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_INH_WBSET_ADDW_INH_WBSET_ADDW, x)

/*      ANA_AC_SDWB:WBSET_TBW:DWB_MISC */
#define ANA_AC_SDWB_DWB_MISC(g)   __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 32, 0, 1, 4)

#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_WATE_ENA    BIT(0)
#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_WATE_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_MISC_DWB_FWM_WATE_ENA, x)
#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_WATE_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_MISC_DWB_FWM_WATE_ENA, x)

#define ANA_AC_SDWB_DWB_MISC_MAWK_AWW_FWMS_WED_ENA BIT(6)
#define ANA_AC_SDWB_DWB_MISC_MAWK_AWW_FWMS_WED_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_MISC_MAWK_AWW_FWMS_WED_ENA, x)
#define ANA_AC_SDWB_DWB_MISC_MAWK_AWW_FWMS_WED_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_MISC_MAWK_AWW_FWMS_WED_ENA, x)

#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_ADJ         GENMASK(14, 8)
#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_ADJ_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_MISC_DWB_FWM_ADJ, x)
#define ANA_AC_SDWB_DWB_MISC_DWB_FWM_ADJ_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_MISC_DWB_FWM_ADJ, x)

/*      ANA_AC_SDWB:WBSET_TBW:DWB_CFG */
#define ANA_AC_SDWB_DWB_CFG(g)    __WEG(TAWGET_ANA_AC_SDWB,\
					0, 1, 0, g, 4616, 64, 36, 0, 1, 4)

#define ANA_AC_SDWB_DWB_CFG_DWOP_ON_YEWWOW_ENA   BIT(11)
#define ANA_AC_SDWB_DWB_CFG_DWOP_ON_YEWWOW_ENA_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_DWOP_ON_YEWWOW_ENA, x)
#define ANA_AC_SDWB_DWB_CFG_DWOP_ON_YEWWOW_ENA_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_DWOP_ON_YEWWOW_ENA, x)

#define ANA_AC_SDWB_DWB_CFG_DP_BYPASS_WVW        GENMASK(10, 9)
#define ANA_AC_SDWB_DWB_CFG_DP_BYPASS_WVW_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_DP_BYPASS_WVW, x)
#define ANA_AC_SDWB_DWB_CFG_DP_BYPASS_WVW_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_DP_BYPASS_WVW, x)

#define ANA_AC_SDWB_DWB_CFG_HIEW_DWB_DIS         BIT(8)
#define ANA_AC_SDWB_DWB_CFG_HIEW_DWB_DIS_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_HIEW_DWB_DIS, x)
#define ANA_AC_SDWB_DWB_CFG_HIEW_DWB_DIS_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_HIEW_DWB_DIS, x)

#define ANA_AC_SDWB_DWB_CFG_ENCAP_DATA_DIS       BIT(7)
#define ANA_AC_SDWB_DWB_CFG_ENCAP_DATA_DIS_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_ENCAP_DATA_DIS, x)
#define ANA_AC_SDWB_DWB_CFG_ENCAP_DATA_DIS_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_ENCAP_DATA_DIS, x)

#define ANA_AC_SDWB_DWB_CFG_COWOW_AWAWE_WVW      GENMASK(6, 5)
#define ANA_AC_SDWB_DWB_CFG_COWOW_AWAWE_WVW_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_COWOW_AWAWE_WVW, x)
#define ANA_AC_SDWB_DWB_CFG_COWOW_AWAWE_WVW_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_COWOW_AWAWE_WVW, x)

#define ANA_AC_SDWB_DWB_CFG_CIW_INC_DP_VAW       GENMASK(4, 3)
#define ANA_AC_SDWB_DWB_CFG_CIW_INC_DP_VAW_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_CIW_INC_DP_VAW, x)
#define ANA_AC_SDWB_DWB_CFG_CIW_INC_DP_VAW_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_CIW_INC_DP_VAW, x)

#define ANA_AC_SDWB_DWB_CFG_DWB_MODE             BIT(2)
#define ANA_AC_SDWB_DWB_CFG_DWB_MODE_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_DWB_MODE, x)
#define ANA_AC_SDWB_DWB_CFG_DWB_MODE_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_DWB_MODE, x)

#define ANA_AC_SDWB_DWB_CFG_TWAFFIC_TYPE_MASK    GENMASK(1, 0)
#define ANA_AC_SDWB_DWB_CFG_TWAFFIC_TYPE_MASK_SET(x)\
	FIEWD_PWEP(ANA_AC_SDWB_DWB_CFG_TWAFFIC_TYPE_MASK, x)
#define ANA_AC_SDWB_DWB_CFG_TWAFFIC_TYPE_MASK_GET(x)\
	FIEWD_GET(ANA_AC_SDWB_DWB_CFG_TWAFFIC_TYPE_MASK, x)

/*      ANA_CW:POWT:FIWTEW_CTWW */
#define ANA_CW_FIWTEW_CTWW(g)     __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 4, 0, 1, 4)

#define ANA_CW_FIWTEW_CTWW_FIWTEW_SMAC_MC_DIS    BIT(2)
#define ANA_CW_FIWTEW_CTWW_FIWTEW_SMAC_MC_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_FIWTEW_CTWW_FIWTEW_SMAC_MC_DIS, x)
#define ANA_CW_FIWTEW_CTWW_FIWTEW_SMAC_MC_DIS_GET(x)\
	FIEWD_GET(ANA_CW_FIWTEW_CTWW_FIWTEW_SMAC_MC_DIS, x)

#define ANA_CW_FIWTEW_CTWW_FIWTEW_NUWW_MAC_DIS   BIT(1)
#define ANA_CW_FIWTEW_CTWW_FIWTEW_NUWW_MAC_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_FIWTEW_CTWW_FIWTEW_NUWW_MAC_DIS, x)
#define ANA_CW_FIWTEW_CTWW_FIWTEW_NUWW_MAC_DIS_GET(x)\
	FIEWD_GET(ANA_CW_FIWTEW_CTWW_FIWTEW_NUWW_MAC_DIS, x)

#define ANA_CW_FIWTEW_CTWW_FOWCE_FCS_UPDATE_ENA  BIT(0)
#define ANA_CW_FIWTEW_CTWW_FOWCE_FCS_UPDATE_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_FIWTEW_CTWW_FOWCE_FCS_UPDATE_ENA, x)
#define ANA_CW_FIWTEW_CTWW_FOWCE_FCS_UPDATE_ENA_GET(x)\
	FIEWD_GET(ANA_CW_FIWTEW_CTWW_FOWCE_FCS_UPDATE_ENA, x)

/*      ANA_CW:POWT:VWAN_FIWTEW_CTWW */
#define ANA_CW_VWAN_FIWTEW_CTWW(g, w) __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 8, w, 3, 4)

#define ANA_CW_VWAN_FIWTEW_CTWW_TAG_WEQUIWED_ENA BIT(10)
#define ANA_CW_VWAN_FIWTEW_CTWW_TAG_WEQUIWED_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_TAG_WEQUIWED_ENA, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_TAG_WEQUIWED_ENA_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_TAG_WEQUIWED_ENA, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CTAG_DIS    BIT(9)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CTAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CTAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CTAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CTAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_CTAG_DIS         BIT(8)
#define ANA_CW_VWAN_FIWTEW_CTWW_CTAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_CTAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_CTAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_CTAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_STAG_DIS    BIT(7)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST1_STAG_DIS BIT(6)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST1_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST1_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST1_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST1_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST2_STAG_DIS BIT(5)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST2_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST2_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST2_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST2_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST3_STAG_DIS BIT(4)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST3_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST3_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST3_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_PWIO_CUST3_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_STAG_DIS         BIT(3)
#define ANA_CW_VWAN_FIWTEW_CTWW_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_CUST1_STAG_DIS   BIT(2)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST1_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_CUST1_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST1_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_CUST1_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_CUST2_STAG_DIS   BIT(1)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST2_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_CUST2_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST2_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_CUST2_STAG_DIS, x)

#define ANA_CW_VWAN_FIWTEW_CTWW_CUST3_STAG_DIS   BIT(0)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST3_STAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_FIWTEW_CTWW_CUST3_STAG_DIS, x)
#define ANA_CW_VWAN_FIWTEW_CTWW_CUST3_STAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_FIWTEW_CTWW_CUST3_STAG_DIS, x)

/*      ANA_CW:POWT:ETAG_FIWTEW_CTWW */
#define ANA_CW_ETAG_FIWTEW_CTWW(g) __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 20, 0, 1, 4)

#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_WEQUIWED_ENA BIT(1)
#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_WEQUIWED_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_ETAG_FIWTEW_CTWW_ETAG_WEQUIWED_ENA, x)
#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_WEQUIWED_ENA_GET(x)\
	FIEWD_GET(ANA_CW_ETAG_FIWTEW_CTWW_ETAG_WEQUIWED_ENA, x)

#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_DIS         BIT(0)
#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_ETAG_FIWTEW_CTWW_ETAG_DIS, x)
#define ANA_CW_ETAG_FIWTEW_CTWW_ETAG_DIS_GET(x)\
	FIEWD_GET(ANA_CW_ETAG_FIWTEW_CTWW_ETAG_DIS, x)

/*      ANA_CW:POWT:VWAN_CTWW */
#define ANA_CW_VWAN_CTWW(g)       __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 32, 0, 1, 4)

#define ANA_CW_VWAN_CTWW_POWT_VOE_TPID_AWAWE_DIS GENMASK(30, 26)
#define ANA_CW_VWAN_CTWW_POWT_VOE_TPID_AWAWE_DIS_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_VOE_TPID_AWAWE_DIS, x)
#define ANA_CW_VWAN_CTWW_POWT_VOE_TPID_AWAWE_DIS_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_VOE_TPID_AWAWE_DIS, x)

#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_PCP    GENMASK(25, 23)
#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_PCP_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_PCP, x)
#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_PCP_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_PCP, x)

#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_DEI    BIT(22)
#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_DEI_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_DEI, x)
#define ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_DEI_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_VOE_DEFAUWT_DEI, x)

#define ANA_CW_VWAN_CTWW_VWAN_PCP_DEI_TWANS_ENA  BIT(21)
#define ANA_CW_VWAN_CTWW_VWAN_PCP_DEI_TWANS_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_VWAN_PCP_DEI_TWANS_ENA, x)
#define ANA_CW_VWAN_CTWW_VWAN_PCP_DEI_TWANS_ENA_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_VWAN_PCP_DEI_TWANS_ENA, x)

#define ANA_CW_VWAN_CTWW_VWAN_TAG_SEW            BIT(20)
#define ANA_CW_VWAN_CTWW_VWAN_TAG_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_VWAN_TAG_SEW, x)
#define ANA_CW_VWAN_CTWW_VWAN_TAG_SEW_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_VWAN_TAG_SEW, x)

#define ANA_CW_VWAN_CTWW_VWAN_AWAWE_ENA          BIT(19)
#define ANA_CW_VWAN_CTWW_VWAN_AWAWE_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_VWAN_AWAWE_ENA, x)
#define ANA_CW_VWAN_CTWW_VWAN_AWAWE_ENA_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_VWAN_AWAWE_ENA, x)

#define ANA_CW_VWAN_CTWW_VWAN_POP_CNT            GENMASK(18, 17)
#define ANA_CW_VWAN_CTWW_VWAN_POP_CNT_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_VWAN_POP_CNT, x)
#define ANA_CW_VWAN_CTWW_VWAN_POP_CNT_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_VWAN_POP_CNT, x)

#define ANA_CW_VWAN_CTWW_POWT_TAG_TYPE           BIT(16)
#define ANA_CW_VWAN_CTWW_POWT_TAG_TYPE_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_TAG_TYPE, x)
#define ANA_CW_VWAN_CTWW_POWT_TAG_TYPE_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_TAG_TYPE, x)

#define ANA_CW_VWAN_CTWW_POWT_PCP                GENMASK(15, 13)
#define ANA_CW_VWAN_CTWW_POWT_PCP_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_PCP, x)
#define ANA_CW_VWAN_CTWW_POWT_PCP_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_PCP, x)

#define ANA_CW_VWAN_CTWW_POWT_DEI                BIT(12)
#define ANA_CW_VWAN_CTWW_POWT_DEI_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_DEI, x)
#define ANA_CW_VWAN_CTWW_POWT_DEI_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_DEI, x)

#define ANA_CW_VWAN_CTWW_POWT_VID                GENMASK(11, 0)
#define ANA_CW_VWAN_CTWW_POWT_VID_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_POWT_VID, x)
#define ANA_CW_VWAN_CTWW_POWT_VID_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_POWT_VID, x)

/*      ANA_CW:POWT:VWAN_CTWW_2 */
#define ANA_CW_VWAN_CTWW_2(g)     __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 36, 0, 1, 4)

#define ANA_CW_VWAN_CTWW_2_VWAN_PUSH_CNT         GENMASK(1, 0)
#define ANA_CW_VWAN_CTWW_2_VWAN_PUSH_CNT_SET(x)\
	FIEWD_PWEP(ANA_CW_VWAN_CTWW_2_VWAN_PUSH_CNT, x)
#define ANA_CW_VWAN_CTWW_2_VWAN_PUSH_CNT_GET(x)\
	FIEWD_GET(ANA_CW_VWAN_CTWW_2_VWAN_PUSH_CNT, x)

/*      ANA_CW:POWT:PCP_DEI_MAP_CFG */
#define ANA_CW_PCP_DEI_MAP_CFG(g, w) __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 108, w, 16, 4)

#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAW    GENMASK(4, 3)
#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAW, x)
#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAW_GET(x)\
	FIEWD_GET(ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAW, x)

#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAW   GENMASK(2, 0)
#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAW, x)
#define ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAW_GET(x)\
	FIEWD_GET(ANA_CW_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAW, x)

/*      ANA_CW:POWT:QOS_CFG */
#define ANA_CW_QOS_CFG(g)         __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 172, 0, 1, 4)

#define ANA_CW_QOS_CFG_DEFAUWT_COSID_ENA         BIT(17)
#define ANA_CW_QOS_CFG_DEFAUWT_COSID_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DEFAUWT_COSID_ENA, x)
#define ANA_CW_QOS_CFG_DEFAUWT_COSID_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DEFAUWT_COSID_ENA, x)

#define ANA_CW_QOS_CFG_DEFAUWT_COSID_VAW         GENMASK(16, 14)
#define ANA_CW_QOS_CFG_DEFAUWT_COSID_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DEFAUWT_COSID_VAW, x)
#define ANA_CW_QOS_CFG_DEFAUWT_COSID_VAW_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DEFAUWT_COSID_VAW, x)

#define ANA_CW_QOS_CFG_DSCP_WEWW_MODE_SEW        GENMASK(13, 12)
#define ANA_CW_QOS_CFG_DSCP_WEWW_MODE_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DSCP_WEWW_MODE_SEW, x)
#define ANA_CW_QOS_CFG_DSCP_WEWW_MODE_SEW_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DSCP_WEWW_MODE_SEW, x)

#define ANA_CW_QOS_CFG_DSCP_TWANSWATE_ENA        BIT(11)
#define ANA_CW_QOS_CFG_DSCP_TWANSWATE_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DSCP_TWANSWATE_ENA, x)
#define ANA_CW_QOS_CFG_DSCP_TWANSWATE_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DSCP_TWANSWATE_ENA, x)

#define ANA_CW_QOS_CFG_DSCP_KEEP_ENA             BIT(10)
#define ANA_CW_QOS_CFG_DSCP_KEEP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DSCP_KEEP_ENA, x)
#define ANA_CW_QOS_CFG_DSCP_KEEP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DSCP_KEEP_ENA, x)

#define ANA_CW_QOS_CFG_KEEP_ENA                  BIT(9)
#define ANA_CW_QOS_CFG_KEEP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_KEEP_ENA, x)
#define ANA_CW_QOS_CFG_KEEP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_KEEP_ENA, x)

#define ANA_CW_QOS_CFG_PCP_DEI_DP_ENA            BIT(8)
#define ANA_CW_QOS_CFG_PCP_DEI_DP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_PCP_DEI_DP_ENA, x)
#define ANA_CW_QOS_CFG_PCP_DEI_DP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_PCP_DEI_DP_ENA, x)

#define ANA_CW_QOS_CFG_PCP_DEI_QOS_ENA           BIT(7)
#define ANA_CW_QOS_CFG_PCP_DEI_QOS_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_PCP_DEI_QOS_ENA, x)
#define ANA_CW_QOS_CFG_PCP_DEI_QOS_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_PCP_DEI_QOS_ENA, x)

#define ANA_CW_QOS_CFG_DSCP_DP_ENA               BIT(6)
#define ANA_CW_QOS_CFG_DSCP_DP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DSCP_DP_ENA, x)
#define ANA_CW_QOS_CFG_DSCP_DP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DSCP_DP_ENA, x)

#define ANA_CW_QOS_CFG_DSCP_QOS_ENA              BIT(5)
#define ANA_CW_QOS_CFG_DSCP_QOS_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DSCP_QOS_ENA, x)
#define ANA_CW_QOS_CFG_DSCP_QOS_ENA_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DSCP_QOS_ENA, x)

#define ANA_CW_QOS_CFG_DEFAUWT_DP_VAW            GENMASK(4, 3)
#define ANA_CW_QOS_CFG_DEFAUWT_DP_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DEFAUWT_DP_VAW, x)
#define ANA_CW_QOS_CFG_DEFAUWT_DP_VAW_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DEFAUWT_DP_VAW, x)

#define ANA_CW_QOS_CFG_DEFAUWT_QOS_VAW           GENMASK(2, 0)
#define ANA_CW_QOS_CFG_DEFAUWT_QOS_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_CFG_DEFAUWT_QOS_VAW, x)
#define ANA_CW_QOS_CFG_DEFAUWT_QOS_VAW_GET(x)\
	FIEWD_GET(ANA_CW_QOS_CFG_DEFAUWT_QOS_VAW, x)

/*      ANA_CW:POWT:CAPTUWE_BPDU_CFG */
#define ANA_CW_CAPTUWE_BPDU_CFG(g) __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 196, 0, 1, 4)

/*      ANA_CW:POWT:ADV_CW_CFG_2 */
#define ANA_CW_ADV_CW_CFG_2(g, w) __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 200, w, 6, 4)

#define ANA_CW_ADV_CW_CFG_2_USE_CW_TCI0_ENA      BIT(1)
#define ANA_CW_ADV_CW_CFG_2_USE_CW_TCI0_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_2_USE_CW_TCI0_ENA, x)
#define ANA_CW_ADV_CW_CFG_2_USE_CW_TCI0_ENA_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_2_USE_CW_TCI0_ENA, x)

#define ANA_CW_ADV_CW_CFG_2_USE_CW_DSCP_ENA      BIT(0)
#define ANA_CW_ADV_CW_CFG_2_USE_CW_DSCP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_2_USE_CW_DSCP_ENA, x)
#define ANA_CW_ADV_CW_CFG_2_USE_CW_DSCP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_2_USE_CW_DSCP_ENA, x)

/*      ANA_CW:POWT:ADV_CW_CFG */
#define ANA_CW_ADV_CW_CFG(g, w)   __WEG(TAWGET_ANA_CW,\
					0, 1, 131072, g, 70, 512, 224, w, 6, 4)

#define ANA_CW_ADV_CW_CFG_IP4_CWM_KEY_SEW        GENMASK(30, 26)
#define ANA_CW_ADV_CW_CFG_IP4_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_IP4_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_IP4_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_IP4_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_IP6_CWM_KEY_SEW        GENMASK(25, 21)
#define ANA_CW_ADV_CW_CFG_IP6_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_IP6_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_IP6_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_IP6_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_MPWS_UC_CWM_KEY_SEW    GENMASK(20, 16)
#define ANA_CW_ADV_CW_CFG_MPWS_UC_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_MPWS_UC_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_MPWS_UC_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_MPWS_UC_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_MPWS_MC_CWM_KEY_SEW    GENMASK(15, 11)
#define ANA_CW_ADV_CW_CFG_MPWS_MC_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_MPWS_MC_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_MPWS_MC_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_MPWS_MC_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_MWBS_CWM_KEY_SEW       GENMASK(10, 6)
#define ANA_CW_ADV_CW_CFG_MWBS_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_MWBS_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_MWBS_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_MWBS_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_ETYPE_CWM_KEY_SEW      GENMASK(5, 1)
#define ANA_CW_ADV_CW_CFG_ETYPE_CWM_KEY_SEW_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_ETYPE_CWM_KEY_SEW, x)
#define ANA_CW_ADV_CW_CFG_ETYPE_CWM_KEY_SEW_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_ETYPE_CWM_KEY_SEW, x)

#define ANA_CW_ADV_CW_CFG_WOOKUP_ENA             BIT(0)
#define ANA_CW_ADV_CW_CFG_WOOKUP_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_ADV_CW_CFG_WOOKUP_ENA, x)
#define ANA_CW_ADV_CW_CFG_WOOKUP_ENA_GET(x)\
	FIEWD_GET(ANA_CW_ADV_CW_CFG_WOOKUP_ENA, x)

/*      ANA_CW:COMMON:OWN_UPSID */
#define ANA_CW_OWN_UPSID(w)       __WEG(TAWGET_ANA_CW,\
					0, 1, 166912, 0, 1, 756, 0, w, 3, 4)

#define ANA_CW_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)
#define ANA_CW_OWN_UPSID_OWN_UPSID_SET(x)\
	FIEWD_PWEP(ANA_CW_OWN_UPSID_OWN_UPSID, x)
#define ANA_CW_OWN_UPSID_OWN_UPSID_GET(x)\
	FIEWD_GET(ANA_CW_OWN_UPSID_OWN_UPSID, x)

/*      ANA_CW:COMMON:DSCP_CFG */
#define ANA_CW_DSCP_CFG(w)        __WEG(TAWGET_ANA_CW,\
					0, 1, 166912, 0, 1, 756, 256, w, 64, 4)

#define ANA_CW_DSCP_CFG_DSCP_TWANSWATE_VAW       GENMASK(12, 7)
#define ANA_CW_DSCP_CFG_DSCP_TWANSWATE_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_DSCP_CFG_DSCP_TWANSWATE_VAW, x)
#define ANA_CW_DSCP_CFG_DSCP_TWANSWATE_VAW_GET(x)\
	FIEWD_GET(ANA_CW_DSCP_CFG_DSCP_TWANSWATE_VAW, x)

#define ANA_CW_DSCP_CFG_DSCP_QOS_VAW             GENMASK(6, 4)
#define ANA_CW_DSCP_CFG_DSCP_QOS_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_DSCP_CFG_DSCP_QOS_VAW, x)
#define ANA_CW_DSCP_CFG_DSCP_QOS_VAW_GET(x)\
	FIEWD_GET(ANA_CW_DSCP_CFG_DSCP_QOS_VAW, x)

#define ANA_CW_DSCP_CFG_DSCP_DP_VAW              GENMASK(3, 2)
#define ANA_CW_DSCP_CFG_DSCP_DP_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_DSCP_CFG_DSCP_DP_VAW, x)
#define ANA_CW_DSCP_CFG_DSCP_DP_VAW_GET(x)\
	FIEWD_GET(ANA_CW_DSCP_CFG_DSCP_DP_VAW, x)

#define ANA_CW_DSCP_CFG_DSCP_WEWW_ENA            BIT(1)
#define ANA_CW_DSCP_CFG_DSCP_WEWW_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_DSCP_CFG_DSCP_WEWW_ENA, x)
#define ANA_CW_DSCP_CFG_DSCP_WEWW_ENA_GET(x)\
	FIEWD_GET(ANA_CW_DSCP_CFG_DSCP_WEWW_ENA, x)

#define ANA_CW_DSCP_CFG_DSCP_TWUST_ENA           BIT(0)
#define ANA_CW_DSCP_CFG_DSCP_TWUST_ENA_SET(x)\
	FIEWD_PWEP(ANA_CW_DSCP_CFG_DSCP_TWUST_ENA, x)
#define ANA_CW_DSCP_CFG_DSCP_TWUST_ENA_GET(x)\
	FIEWD_GET(ANA_CW_DSCP_CFG_DSCP_TWUST_ENA, x)

/*      ANA_CW:COMMON:QOS_MAP_CFG */
#define ANA_CW_QOS_MAP_CFG(w)     __WEG(TAWGET_ANA_CW,\
					0, 1, 166912, 0, 1, 756, 512, w, 32, 4)

#define ANA_CW_QOS_MAP_CFG_DSCP_WEWW_VAW         GENMASK(9, 4)
#define ANA_CW_QOS_MAP_CFG_DSCP_WEWW_VAW_SET(x)\
	FIEWD_PWEP(ANA_CW_QOS_MAP_CFG_DSCP_WEWW_VAW, x)
#define ANA_CW_QOS_MAP_CFG_DSCP_WEWW_VAW_GET(x)\
	FIEWD_GET(ANA_CW_QOS_MAP_CFG_DSCP_WEWW_VAW, x)

/*      ANA_W2:COMMON:FWD_CFG */
#define ANA_W2_FWD_CFG            __WEG(TAWGET_ANA_W2,\
					0, 1, 566024, 0, 1, 700, 0, 0, 1, 4)

#define ANA_W2_FWD_CFG_MAC_TBW_SPWIT_SEW         GENMASK(21, 20)
#define ANA_W2_FWD_CFG_MAC_TBW_SPWIT_SEW_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_MAC_TBW_SPWIT_SEW, x)
#define ANA_W2_FWD_CFG_MAC_TBW_SPWIT_SEW_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_MAC_TBW_SPWIT_SEW, x)

#define ANA_W2_FWD_CFG_POWT_DEFAUWT_BDWB_ENA     BIT(18)
#define ANA_W2_FWD_CFG_POWT_DEFAUWT_BDWB_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_POWT_DEFAUWT_BDWB_ENA, x)
#define ANA_W2_FWD_CFG_POWT_DEFAUWT_BDWB_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_POWT_DEFAUWT_BDWB_ENA, x)

#define ANA_W2_FWD_CFG_QUEUE_DEFAUWT_SDWB_ENA    BIT(17)
#define ANA_W2_FWD_CFG_QUEUE_DEFAUWT_SDWB_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_QUEUE_DEFAUWT_SDWB_ENA, x)
#define ANA_W2_FWD_CFG_QUEUE_DEFAUWT_SDWB_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_QUEUE_DEFAUWT_SDWB_ENA, x)

#define ANA_W2_FWD_CFG_ISDX_WOOKUP_ENA           BIT(16)
#define ANA_W2_FWD_CFG_ISDX_WOOKUP_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_ISDX_WOOKUP_ENA, x)
#define ANA_W2_FWD_CFG_ISDX_WOOKUP_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_ISDX_WOOKUP_ENA, x)

#define ANA_W2_FWD_CFG_CPU_DMAC_QU               GENMASK(10, 8)
#define ANA_W2_FWD_CFG_CPU_DMAC_QU_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_CPU_DMAC_QU, x)
#define ANA_W2_FWD_CFG_CPU_DMAC_QU_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_CPU_DMAC_QU, x)

#define ANA_W2_FWD_CFG_WOOPBACK_ENA              BIT(7)
#define ANA_W2_FWD_CFG_WOOPBACK_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_WOOPBACK_ENA, x)
#define ANA_W2_FWD_CFG_WOOPBACK_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_WOOPBACK_ENA, x)

#define ANA_W2_FWD_CFG_CPU_DMAC_COPY_ENA         BIT(6)
#define ANA_W2_FWD_CFG_CPU_DMAC_COPY_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_CPU_DMAC_COPY_ENA, x)
#define ANA_W2_FWD_CFG_CPU_DMAC_COPY_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_CPU_DMAC_COPY_ENA, x)

#define ANA_W2_FWD_CFG_FIWTEW_MODE_SEW           BIT(4)
#define ANA_W2_FWD_CFG_FIWTEW_MODE_SEW_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_FIWTEW_MODE_SEW, x)
#define ANA_W2_FWD_CFG_FIWTEW_MODE_SEW_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_FIWTEW_MODE_SEW, x)

#define ANA_W2_FWD_CFG_FWOOD_MIWWOW_ENA          BIT(3)
#define ANA_W2_FWD_CFG_FWOOD_MIWWOW_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_FWOOD_MIWWOW_ENA, x)
#define ANA_W2_FWD_CFG_FWOOD_MIWWOW_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_FWOOD_MIWWOW_ENA, x)

#define ANA_W2_FWD_CFG_FWOOD_IGNOWE_VWAN_ENA     BIT(2)
#define ANA_W2_FWD_CFG_FWOOD_IGNOWE_VWAN_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_FWOOD_IGNOWE_VWAN_ENA, x)
#define ANA_W2_FWD_CFG_FWOOD_IGNOWE_VWAN_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_FWOOD_IGNOWE_VWAN_ENA, x)

#define ANA_W2_FWD_CFG_FWOOD_CPU_COPY_ENA        BIT(1)
#define ANA_W2_FWD_CFG_FWOOD_CPU_COPY_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_FWOOD_CPU_COPY_ENA, x)
#define ANA_W2_FWD_CFG_FWOOD_CPU_COPY_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_FWOOD_CPU_COPY_ENA, x)

#define ANA_W2_FWD_CFG_FWD_ENA                   BIT(0)
#define ANA_W2_FWD_CFG_FWD_ENA_SET(x)\
	FIEWD_PWEP(ANA_W2_FWD_CFG_FWD_ENA, x)
#define ANA_W2_FWD_CFG_FWD_ENA_GET(x)\
	FIEWD_GET(ANA_W2_FWD_CFG_FWD_ENA, x)

/*      ANA_W2:COMMON:AUTO_WWN_CFG */
#define ANA_W2_AUTO_WWN_CFG       __WEG(TAWGET_ANA_W2,\
					0, 1, 566024, 0, 1, 700, 24, 0, 1, 4)

/*      ANA_W2:COMMON:AUTO_WWN_CFG1 */
#define ANA_W2_AUTO_WWN_CFG1      __WEG(TAWGET_ANA_W2,\
					0, 1, 566024, 0, 1, 700, 28, 0, 1, 4)

/*      ANA_W2:COMMON:AUTO_WWN_CFG2 */
#define ANA_W2_AUTO_WWN_CFG2      __WEG(TAWGET_ANA_W2,\
					0, 1, 566024, 0, 1, 700, 32, 0, 1, 4)

#define ANA_W2_AUTO_WWN_CFG2_AUTO_WWN_ENA2       BIT(0)
#define ANA_W2_AUTO_WWN_CFG2_AUTO_WWN_ENA2_SET(x)\
	FIEWD_PWEP(ANA_W2_AUTO_WWN_CFG2_AUTO_WWN_ENA2, x)
#define ANA_W2_AUTO_WWN_CFG2_AUTO_WWN_ENA2_GET(x)\
	FIEWD_GET(ANA_W2_AUTO_WWN_CFG2_AUTO_WWN_ENA2, x)

/*      ANA_W2:COMMON:OWN_UPSID */
#define ANA_W2_OWN_UPSID(w)       __WEG(TAWGET_ANA_W2,\
					0, 1, 566024, 0, 1, 700, 672, w, 3, 4)

#define ANA_W2_OWN_UPSID_OWN_UPSID               GENMASK(4, 0)
#define ANA_W2_OWN_UPSID_OWN_UPSID_SET(x)\
	FIEWD_PWEP(ANA_W2_OWN_UPSID_OWN_UPSID, x)
#define ANA_W2_OWN_UPSID_OWN_UPSID_GET(x)\
	FIEWD_GET(ANA_W2_OWN_UPSID_OWN_UPSID, x)

/*      ANA_W2:ISDX:DWB_CFG */
#define ANA_W2_DWB_CFG(g)         __WEG(TAWGET_ANA_W2,\
					0, 1, 0, g, 4096, 128, 56, 0, 1, 4)

#define ANA_W2_DWB_CFG_DWB_IDX                   GENMASK(12, 0)
#define ANA_W2_DWB_CFG_DWB_IDX_SET(x)\
	FIEWD_PWEP(ANA_W2_DWB_CFG_DWB_IDX, x)
#define ANA_W2_DWB_CFG_DWB_IDX_GET(x)\
	FIEWD_GET(ANA_W2_DWB_CFG_DWB_IDX, x)

/*      ANA_W2:ISDX:TSN_CFG */
#define ANA_W2_TSN_CFG(g)         __WEG(TAWGET_ANA_W2,\
					0, 1, 0, g, 4096, 128, 100, 0, 1, 4)

#define ANA_W2_TSN_CFG_TSN_SFID                  GENMASK(9, 0)
#define ANA_W2_TSN_CFG_TSN_SFID_SET(x)\
	FIEWD_PWEP(ANA_W2_TSN_CFG_TSN_SFID, x)
#define ANA_W2_TSN_CFG_TSN_SFID_GET(x)\
	FIEWD_GET(ANA_W2_TSN_CFG_TSN_SFID, x)

/*      ANA_W3:COMMON:VWAN_CTWW */
#define ANA_W3_VWAN_CTWW          __WEG(TAWGET_ANA_W3,\
					0, 1, 493632, 0, 1, 184, 4, 0, 1, 4)

#define ANA_W3_VWAN_CTWW_VWAN_ENA                BIT(0)
#define ANA_W3_VWAN_CTWW_VWAN_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CTWW_VWAN_ENA, x)
#define ANA_W3_VWAN_CTWW_VWAN_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CTWW_VWAN_ENA, x)

/*      ANA_W3:VWAN:VWAN_CFG */
#define ANA_W3_VWAN_CFG(g)        __WEG(TAWGET_ANA_W3,\
					0, 1, 0, g, 5120, 64, 8, 0, 1, 4)

#define ANA_W3_VWAN_CFG_VWAN_MSTP_PTW            GENMASK(30, 24)
#define ANA_W3_VWAN_CFG_VWAN_MSTP_PTW_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_MSTP_PTW, x)
#define ANA_W3_VWAN_CFG_VWAN_MSTP_PTW_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_MSTP_PTW, x)

#define ANA_W3_VWAN_CFG_VWAN_FID                 GENMASK(20, 8)
#define ANA_W3_VWAN_CFG_VWAN_FID_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_FID, x)
#define ANA_W3_VWAN_CFG_VWAN_FID_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_FID, x)

#define ANA_W3_VWAN_CFG_VWAN_IGW_FIWTEW_ENA      BIT(6)
#define ANA_W3_VWAN_CFG_VWAN_IGW_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_IGW_FIWTEW_ENA, x)
#define ANA_W3_VWAN_CFG_VWAN_IGW_FIWTEW_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_IGW_FIWTEW_ENA, x)

#define ANA_W3_VWAN_CFG_VWAN_SEC_FWD_ENA         BIT(5)
#define ANA_W3_VWAN_CFG_VWAN_SEC_FWD_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_SEC_FWD_ENA, x)
#define ANA_W3_VWAN_CFG_VWAN_SEC_FWD_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_SEC_FWD_ENA, x)

#define ANA_W3_VWAN_CFG_VWAN_FWOOD_DIS           BIT(4)
#define ANA_W3_VWAN_CFG_VWAN_FWOOD_DIS_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_FWOOD_DIS, x)
#define ANA_W3_VWAN_CFG_VWAN_FWOOD_DIS_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_FWOOD_DIS, x)

#define ANA_W3_VWAN_CFG_VWAN_WWN_DIS             BIT(3)
#define ANA_W3_VWAN_CFG_VWAN_WWN_DIS_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_WWN_DIS, x)
#define ANA_W3_VWAN_CFG_VWAN_WWN_DIS_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_WWN_DIS, x)

#define ANA_W3_VWAN_CFG_VWAN_WWEG_ENA            BIT(2)
#define ANA_W3_VWAN_CFG_VWAN_WWEG_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_WWEG_ENA, x)
#define ANA_W3_VWAN_CFG_VWAN_WWEG_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_WWEG_ENA, x)

#define ANA_W3_VWAN_CFG_VWAN_PWIVATE_ENA         BIT(1)
#define ANA_W3_VWAN_CFG_VWAN_PWIVATE_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_PWIVATE_ENA, x)
#define ANA_W3_VWAN_CFG_VWAN_PWIVATE_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_PWIVATE_ENA, x)

#define ANA_W3_VWAN_CFG_VWAN_MIWWOW_ENA          BIT(0)
#define ANA_W3_VWAN_CFG_VWAN_MIWWOW_ENA_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_CFG_VWAN_MIWWOW_ENA, x)
#define ANA_W3_VWAN_CFG_VWAN_MIWWOW_ENA_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_CFG_VWAN_MIWWOW_ENA, x)

/*      ANA_W3:VWAN:VWAN_MASK_CFG */
#define ANA_W3_VWAN_MASK_CFG(g)   __WEG(TAWGET_ANA_W3,\
					0, 1, 0, g, 5120, 64, 16, 0, 1, 4)

/*      ANA_W3:VWAN:VWAN_MASK_CFG1 */
#define ANA_W3_VWAN_MASK_CFG1(g)  __WEG(TAWGET_ANA_W3,\
					0, 1, 0, g, 5120, 64, 20, 0, 1, 4)

/*      ANA_W3:VWAN:VWAN_MASK_CFG2 */
#define ANA_W3_VWAN_MASK_CFG2(g)  __WEG(TAWGET_ANA_W3,\
					0, 1, 0, g, 5120, 64, 24, 0, 1, 4)

#define ANA_W3_VWAN_MASK_CFG2_VWAN_POWT_MASK2    BIT(0)
#define ANA_W3_VWAN_MASK_CFG2_VWAN_POWT_MASK2_SET(x)\
	FIEWD_PWEP(ANA_W3_VWAN_MASK_CFG2_VWAN_POWT_MASK2, x)
#define ANA_W3_VWAN_MASK_CFG2_VWAN_POWT_MASK2_GET(x)\
	FIEWD_GET(ANA_W3_VWAN_MASK_CFG2_VWAN_POWT_MASK2, x)

/*      ASM:DEV_STATISTICS:WX_IN_BYTES_CNT */
#define ASM_WX_IN_BYTES_CNT(g)    __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 0, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SYMBOW_EWW_CNT */
#define ASM_WX_SYMBOW_EWW_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 4, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_PAUSE_CNT */
#define ASM_WX_PAUSE_CNT(g)       __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 8, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_UNSUP_OPCODE_CNT */
#define ASM_WX_UNSUP_OPCODE_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 12, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_OK_BYTES_CNT */
#define ASM_WX_OK_BYTES_CNT(g)    __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 16, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_BAD_BYTES_CNT */
#define ASM_WX_BAD_BYTES_CNT(g)   __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 20, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_UC_CNT */
#define ASM_WX_UC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 24, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_MC_CNT */
#define ASM_WX_MC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 28, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_BC_CNT */
#define ASM_WX_BC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 32, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_CWC_EWW_CNT */
#define ASM_WX_CWC_EWW_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 36, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_UNDEWSIZE_CNT */
#define ASM_WX_UNDEWSIZE_CNT(g)   __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 40, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_FWAGMENTS_CNT */
#define ASM_WX_FWAGMENTS_CNT(g)   __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 44, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_IN_WANGE_WEN_EWW_CNT */
#define ASM_WX_IN_WANGE_WEN_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 48, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_OUT_OF_WANGE_WEN_EWW_CNT */
#define ASM_WX_OUT_OF_WANGE_WEN_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 52, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_OVEWSIZE_CNT */
#define ASM_WX_OVEWSIZE_CNT(g)    __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 56, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_JABBEWS_CNT */
#define ASM_WX_JABBEWS_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 60, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE64_CNT */
#define ASM_WX_SIZE64_CNT(g)      __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 64, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE65TO127_CNT */
#define ASM_WX_SIZE65TO127_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 68, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE128TO255_CNT */
#define ASM_WX_SIZE128TO255_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 72, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE256TO511_CNT */
#define ASM_WX_SIZE256TO511_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 76, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE512TO1023_CNT */
#define ASM_WX_SIZE512TO1023_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 80, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE1024TO1518_CNT */
#define ASM_WX_SIZE1024TO1518_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 84, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_SIZE1519TOMAX_CNT */
#define ASM_WX_SIZE1519TOMAX_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 88, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_IPG_SHWINK_CNT */
#define ASM_WX_IPG_SHWINK_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 92, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_OUT_BYTES_CNT */
#define ASM_TX_OUT_BYTES_CNT(g)   __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 96, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_PAUSE_CNT */
#define ASM_TX_PAUSE_CNT(g)       __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 100, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_OK_BYTES_CNT */
#define ASM_TX_OK_BYTES_CNT(g)    __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 104, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_UC_CNT */
#define ASM_TX_UC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 108, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_MC_CNT */
#define ASM_TX_MC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 112, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_BC_CNT */
#define ASM_TX_BC_CNT(g)          __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 116, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE64_CNT */
#define ASM_TX_SIZE64_CNT(g)      __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 120, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE65TO127_CNT */
#define ASM_TX_SIZE65TO127_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 124, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE128TO255_CNT */
#define ASM_TX_SIZE128TO255_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 128, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE256TO511_CNT */
#define ASM_TX_SIZE256TO511_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 132, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE512TO1023_CNT */
#define ASM_TX_SIZE512TO1023_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 136, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE1024TO1518_CNT */
#define ASM_TX_SIZE1024TO1518_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 140, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_SIZE1519TOMAX_CNT */
#define ASM_TX_SIZE1519TOMAX_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 144, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_AWIGNMENT_WOST_CNT */
#define ASM_WX_AWIGNMENT_WOST_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 148, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_TAGGED_FWMS_CNT */
#define ASM_WX_TAGGED_FWMS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 152, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_UNTAGGED_FWMS_CNT */
#define ASM_WX_UNTAGGED_FWMS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 156, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_TAGGED_FWMS_CNT */
#define ASM_TX_TAGGED_FWMS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 160, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_UNTAGGED_FWMS_CNT */
#define ASM_TX_UNTAGGED_FWMS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 164, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SYMBOW_EWW_CNT */
#define ASM_PMAC_WX_SYMBOW_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 168, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_PAUSE_CNT */
#define ASM_PMAC_WX_PAUSE_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 172, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_UNSUP_OPCODE_CNT */
#define ASM_PMAC_WX_UNSUP_OPCODE_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 176, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_OK_BYTES_CNT */
#define ASM_PMAC_WX_OK_BYTES_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 180, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_BAD_BYTES_CNT */
#define ASM_PMAC_WX_BAD_BYTES_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 184, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_UC_CNT */
#define ASM_PMAC_WX_UC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 188, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_MC_CNT */
#define ASM_PMAC_WX_MC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 192, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_BC_CNT */
#define ASM_PMAC_WX_BC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 196, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_CWC_EWW_CNT */
#define ASM_PMAC_WX_CWC_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 200, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_UNDEWSIZE_CNT */
#define ASM_PMAC_WX_UNDEWSIZE_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 204, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_FWAGMENTS_CNT */
#define ASM_PMAC_WX_FWAGMENTS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 208, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_IN_WANGE_WEN_EWW_CNT */
#define ASM_PMAC_WX_IN_WANGE_WEN_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 212, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_OUT_OF_WANGE_WEN_EWW_CNT */
#define ASM_PMAC_WX_OUT_OF_WANGE_WEN_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 216, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_OVEWSIZE_CNT */
#define ASM_PMAC_WX_OVEWSIZE_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 220, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_JABBEWS_CNT */
#define ASM_PMAC_WX_JABBEWS_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 224, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE64_CNT */
#define ASM_PMAC_WX_SIZE64_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 228, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE65TO127_CNT */
#define ASM_PMAC_WX_SIZE65TO127_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 232, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE128TO255_CNT */
#define ASM_PMAC_WX_SIZE128TO255_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 236, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE256TO511_CNT */
#define ASM_PMAC_WX_SIZE256TO511_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 240, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE512TO1023_CNT */
#define ASM_PMAC_WX_SIZE512TO1023_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 244, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE1024TO1518_CNT */
#define ASM_PMAC_WX_SIZE1024TO1518_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 248, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_SIZE1519TOMAX_CNT */
#define ASM_PMAC_WX_SIZE1519TOMAX_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 252, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_PAUSE_CNT */
#define ASM_PMAC_TX_PAUSE_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 256, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_OK_BYTES_CNT */
#define ASM_PMAC_TX_OK_BYTES_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 260, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_UC_CNT */
#define ASM_PMAC_TX_UC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 264, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_MC_CNT */
#define ASM_PMAC_TX_MC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 268, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_BC_CNT */
#define ASM_PMAC_TX_BC_CNT(g)     __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 272, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE64_CNT */
#define ASM_PMAC_TX_SIZE64_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 276, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE65TO127_CNT */
#define ASM_PMAC_TX_SIZE65TO127_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 280, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE128TO255_CNT */
#define ASM_PMAC_TX_SIZE128TO255_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 284, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE256TO511_CNT */
#define ASM_PMAC_TX_SIZE256TO511_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 288, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE512TO1023_CNT */
#define ASM_PMAC_TX_SIZE512TO1023_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 292, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE1024TO1518_CNT */
#define ASM_PMAC_TX_SIZE1024TO1518_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 296, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_TX_SIZE1519TOMAX_CNT */
#define ASM_PMAC_TX_SIZE1519TOMAX_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 300, 0, 1, 4)

/*      ASM:DEV_STATISTICS:PMAC_WX_AWIGNMENT_WOST_CNT */
#define ASM_PMAC_WX_AWIGNMENT_WOST_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 304, 0, 1, 4)

/*      ASM:DEV_STATISTICS:MM_WX_ASSEMBWY_EWW_CNT */
#define ASM_MM_WX_ASSEMBWY_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 308, 0, 1, 4)

/*      ASM:DEV_STATISTICS:MM_WX_SMD_EWW_CNT */
#define ASM_MM_WX_SMD_EWW_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 312, 0, 1, 4)

/*      ASM:DEV_STATISTICS:MM_WX_ASSEMBWY_OK_CNT */
#define ASM_MM_WX_ASSEMBWY_OK_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 316, 0, 1, 4)

/*      ASM:DEV_STATISTICS:MM_WX_MEWGE_FWAG_CNT */
#define ASM_MM_WX_MEWGE_FWAG_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 320, 0, 1, 4)

/*      ASM:DEV_STATISTICS:MM_TX_PFWAGMENT_CNT */
#define ASM_MM_TX_PFWAGMENT_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 324, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_MUWTI_COWW_CNT */
#define ASM_TX_MUWTI_COWW_CNT(g)  __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 328, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_WATE_COWW_CNT */
#define ASM_TX_WATE_COWW_CNT(g)   __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 332, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_XCOWW_CNT */
#define ASM_TX_XCOWW_CNT(g)       __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 336, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_DEFEW_CNT */
#define ASM_TX_DEFEW_CNT(g)       __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 340, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_XDEFEW_CNT */
#define ASM_TX_XDEFEW_CNT(g)      __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 344, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_BACKOFF1_CNT */
#define ASM_TX_BACKOFF1_CNT(g)    __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 348, 0, 1, 4)

/*      ASM:DEV_STATISTICS:TX_CSENSE_CNT */
#define ASM_TX_CSENSE_CNT(g)      __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 352, 0, 1, 4)

/*      ASM:DEV_STATISTICS:WX_IN_BYTES_MSB_CNT */
#define ASM_WX_IN_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 356, 0, 1, 4)

#define ASM_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT, x)
#define ASM_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:WX_OK_BYTES_MSB_CNT */
#define ASM_WX_OK_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 360, 0, 1, 4)

#define ASM_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT, x)
#define ASM_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:PMAC_WX_OK_BYTES_MSB_CNT */
#define ASM_PMAC_WX_OK_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 364, 0, 1, 4)

#define ASM_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT, x)
#define ASM_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:WX_BAD_BYTES_MSB_CNT */
#define ASM_WX_BAD_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 368, 0, 1, 4)

#define ASM_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT, x)
#define ASM_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:PMAC_WX_BAD_BYTES_MSB_CNT */
#define ASM_PMAC_WX_BAD_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 372, 0, 1, 4)

#define ASM_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT, x)
#define ASM_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:TX_OUT_BYTES_MSB_CNT */
#define ASM_TX_OUT_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 376, 0, 1, 4)

#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)
#define ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:TX_OK_BYTES_MSB_CNT */
#define ASM_TX_OK_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 380, 0, 1, 4)

#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)
#define ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:PMAC_TX_OK_BYTES_MSB_CNT */
#define ASM_PMAC_TX_OK_BYTES_MSB_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 384, 0, 1, 4)

#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT GENMASK(3, 0)
#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)
#define ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)

/*      ASM:DEV_STATISTICS:WX_SYNC_WOST_EWW_CNT */
#define ASM_WX_SYNC_WOST_EWW_CNT(g) __WEG(TAWGET_ASM,\
					0, 1, 0, g, 65, 512, 388, 0, 1, 4)

/*      ASM:CFG:STAT_CFG */
#define ASM_STAT_CFG              __WEG(TAWGET_ASM,\
					0, 1, 33280, 0, 1, 1088, 0, 0, 1, 4)

#define ASM_STAT_CFG_STAT_CNT_CWW_SHOT           BIT(0)
#define ASM_STAT_CFG_STAT_CNT_CWW_SHOT_SET(x)\
	FIEWD_PWEP(ASM_STAT_CFG_STAT_CNT_CWW_SHOT, x)
#define ASM_STAT_CFG_STAT_CNT_CWW_SHOT_GET(x)\
	FIEWD_GET(ASM_STAT_CFG_STAT_CNT_CWW_SHOT, x)

/*      ASM:CFG:POWT_CFG */
#define ASM_POWT_CFG(w)           __WEG(TAWGET_ASM,\
					0, 1, 33280, 0, 1, 1088, 540, w, 67, 4)

#define ASM_POWT_CFG_CSC_STAT_DIS                BIT(12)
#define ASM_POWT_CFG_CSC_STAT_DIS_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_CSC_STAT_DIS, x)
#define ASM_POWT_CFG_CSC_STAT_DIS_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_CSC_STAT_DIS, x)

#define ASM_POWT_CFG_HIH_AFTEW_PWEAMBWE_ENA      BIT(11)
#define ASM_POWT_CFG_HIH_AFTEW_PWEAMBWE_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_HIH_AFTEW_PWEAMBWE_ENA, x)
#define ASM_POWT_CFG_HIH_AFTEW_PWEAMBWE_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_HIH_AFTEW_PWEAMBWE_ENA, x)

#define ASM_POWT_CFG_IGN_TAXI_ABOWT_ENA          BIT(10)
#define ASM_POWT_CFG_IGN_TAXI_ABOWT_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_IGN_TAXI_ABOWT_ENA, x)
#define ASM_POWT_CFG_IGN_TAXI_ABOWT_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_IGN_TAXI_ABOWT_ENA, x)

#define ASM_POWT_CFG_NO_PWEAMBWE_ENA             BIT(9)
#define ASM_POWT_CFG_NO_PWEAMBWE_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_NO_PWEAMBWE_ENA, x)
#define ASM_POWT_CFG_NO_PWEAMBWE_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_NO_PWEAMBWE_ENA, x)

#define ASM_POWT_CFG_SKIP_PWEAMBWE_ENA           BIT(8)
#define ASM_POWT_CFG_SKIP_PWEAMBWE_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_SKIP_PWEAMBWE_ENA, x)
#define ASM_POWT_CFG_SKIP_PWEAMBWE_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_SKIP_PWEAMBWE_ENA, x)

#define ASM_POWT_CFG_FWM_AGING_DIS               BIT(7)
#define ASM_POWT_CFG_FWM_AGING_DIS_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_FWM_AGING_DIS, x)
#define ASM_POWT_CFG_FWM_AGING_DIS_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_FWM_AGING_DIS, x)

#define ASM_POWT_CFG_PAD_ENA                     BIT(6)
#define ASM_POWT_CFG_PAD_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_PAD_ENA, x)
#define ASM_POWT_CFG_PAD_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_PAD_ENA, x)

#define ASM_POWT_CFG_INJ_DISCAWD_CFG             GENMASK(5, 4)
#define ASM_POWT_CFG_INJ_DISCAWD_CFG_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_INJ_DISCAWD_CFG, x)
#define ASM_POWT_CFG_INJ_DISCAWD_CFG_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_INJ_DISCAWD_CFG, x)

#define ASM_POWT_CFG_INJ_FOWMAT_CFG              GENMASK(3, 2)
#define ASM_POWT_CFG_INJ_FOWMAT_CFG_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_INJ_FOWMAT_CFG, x)
#define ASM_POWT_CFG_INJ_FOWMAT_CFG_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_INJ_FOWMAT_CFG, x)

#define ASM_POWT_CFG_VSTAX2_AWW_ENA              BIT(1)
#define ASM_POWT_CFG_VSTAX2_AWW_ENA_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_VSTAX2_AWW_ENA, x)
#define ASM_POWT_CFG_VSTAX2_AWW_ENA_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_VSTAX2_AWW_ENA, x)

#define ASM_POWT_CFG_PFWM_FWUSH                  BIT(0)
#define ASM_POWT_CFG_PFWM_FWUSH_SET(x)\
	FIEWD_PWEP(ASM_POWT_CFG_PFWM_FWUSH, x)
#define ASM_POWT_CFG_PFWM_FWUSH_GET(x)\
	FIEWD_GET(ASM_POWT_CFG_PFWM_FWUSH, x)

/*      ASM:WAM_CTWW:WAM_INIT */
#define ASM_WAM_INIT              __WEG(TAWGET_ASM,\
					0, 1, 34832, 0, 1, 4, 0, 0, 1, 4)

#define ASM_WAM_INIT_WAM_INIT                    BIT(1)
#define ASM_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(ASM_WAM_INIT_WAM_INIT, x)
#define ASM_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(ASM_WAM_INIT_WAM_INIT, x)

#define ASM_WAM_INIT_WAM_CFG_HOOK                BIT(0)
#define ASM_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(ASM_WAM_INIT_WAM_CFG_HOOK, x)
#define ASM_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(ASM_WAM_INIT_WAM_CFG_HOOK, x)

/*      CWKGEN:WCPWW1:WCPWW1_COWE_CWK_CFG */
#define CWKGEN_WCPWW1_COWE_CWK_CFG __WEG(TAWGET_CWKGEN,\
					0, 1, 12, 0, 1, 36, 0, 0, 1, 4)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_DIV  GENMASK(7, 0)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_DIV_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_DIV, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_DIV_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_DIV, x)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_PWE_DIV  GENMASK(10, 8)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_PWE_DIV_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_PWE_DIV, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_PWE_DIV_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_PWE_DIV, x)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_DIW  BIT(11)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_DIW_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_DIW, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_DIW_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_DIW, x)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_SEW  GENMASK(13, 12)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_SEW_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_SEW, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_SEW_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_SEW, x)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_ENA  BIT(14)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_ENA_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_ENA, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_ENA_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_WOT_ENA, x)

#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_ENA  BIT(15)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_ENA_SET(x)\
	FIEWD_PWEP(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_ENA, x)
#define CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_ENA_GET(x)\
	FIEWD_GET(CWKGEN_WCPWW1_COWE_CWK_CFG_COWE_CWK_ENA, x)

/*      CPU:CPU_WEGS:PWOC_CTWW */
#define CPU_PWOC_CTWW             __WEG(TAWGET_CPU,\
					0, 1, 0, 0, 1, 204, 176, 0, 1, 4)

#define CPU_PWOC_CTWW_AAWCH64_MODE_ENA           BIT(12)
#define CPU_PWOC_CTWW_AAWCH64_MODE_ENA_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_AAWCH64_MODE_ENA, x)
#define CPU_PWOC_CTWW_AAWCH64_MODE_ENA_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_AAWCH64_MODE_ENA, x)

#define CPU_PWOC_CTWW_W2_WST_INVAWIDATE_DIS      BIT(11)
#define CPU_PWOC_CTWW_W2_WST_INVAWIDATE_DIS_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_W2_WST_INVAWIDATE_DIS, x)
#define CPU_PWOC_CTWW_W2_WST_INVAWIDATE_DIS_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_W2_WST_INVAWIDATE_DIS, x)

#define CPU_PWOC_CTWW_W1_WST_INVAWIDATE_DIS      BIT(10)
#define CPU_PWOC_CTWW_W1_WST_INVAWIDATE_DIS_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_W1_WST_INVAWIDATE_DIS, x)
#define CPU_PWOC_CTWW_W1_WST_INVAWIDATE_DIS_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_W1_WST_INVAWIDATE_DIS, x)

#define CPU_PWOC_CTWW_BE_EXCEP_MODE              BIT(9)
#define CPU_PWOC_CTWW_BE_EXCEP_MODE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_BE_EXCEP_MODE, x)
#define CPU_PWOC_CTWW_BE_EXCEP_MODE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_BE_EXCEP_MODE, x)

#define CPU_PWOC_CTWW_VINITHI                    BIT(8)
#define CPU_PWOC_CTWW_VINITHI_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_VINITHI, x)
#define CPU_PWOC_CTWW_VINITHI_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_VINITHI, x)

#define CPU_PWOC_CTWW_CFGTE                      BIT(7)
#define CPU_PWOC_CTWW_CFGTE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_CFGTE, x)
#define CPU_PWOC_CTWW_CFGTE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_CFGTE, x)

#define CPU_PWOC_CTWW_CP15S_DISABWE              BIT(6)
#define CPU_PWOC_CTWW_CP15S_DISABWE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_CP15S_DISABWE, x)
#define CPU_PWOC_CTWW_CP15S_DISABWE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_CP15S_DISABWE, x)

#define CPU_PWOC_CTWW_PWOC_CWYPTO_DISABWE        BIT(5)
#define CPU_PWOC_CTWW_PWOC_CWYPTO_DISABWE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_PWOC_CWYPTO_DISABWE, x)
#define CPU_PWOC_CTWW_PWOC_CWYPTO_DISABWE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_PWOC_CWYPTO_DISABWE, x)

#define CPU_PWOC_CTWW_ACP_CACHE_FOWCE_ENA        BIT(4)
#define CPU_PWOC_CTWW_ACP_CACHE_FOWCE_ENA_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_ACP_CACHE_FOWCE_ENA, x)
#define CPU_PWOC_CTWW_ACP_CACHE_FOWCE_ENA_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_ACP_CACHE_FOWCE_ENA, x)

#define CPU_PWOC_CTWW_ACP_AWCACHE                BIT(3)
#define CPU_PWOC_CTWW_ACP_AWCACHE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_ACP_AWCACHE, x)
#define CPU_PWOC_CTWW_ACP_AWCACHE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_ACP_AWCACHE, x)

#define CPU_PWOC_CTWW_ACP_AWCACHE                BIT(2)
#define CPU_PWOC_CTWW_ACP_AWCACHE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_ACP_AWCACHE, x)
#define CPU_PWOC_CTWW_ACP_AWCACHE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_ACP_AWCACHE, x)

#define CPU_PWOC_CTWW_W2_FWUSH_WEQ               BIT(1)
#define CPU_PWOC_CTWW_W2_FWUSH_WEQ_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_W2_FWUSH_WEQ, x)
#define CPU_PWOC_CTWW_W2_FWUSH_WEQ_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_W2_FWUSH_WEQ, x)

#define CPU_PWOC_CTWW_ACP_DISABWE                BIT(0)
#define CPU_PWOC_CTWW_ACP_DISABWE_SET(x)\
	FIEWD_PWEP(CPU_PWOC_CTWW_ACP_DISABWE, x)
#define CPU_PWOC_CTWW_ACP_DISABWE_GET(x)\
	FIEWD_GET(CPU_PWOC_CTWW_ACP_DISABWE, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV10G_MAC_ENA_CFG(t)     __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 0, 0, 1, 4)

#define DEV10G_MAC_ENA_CFG_WX_ENA                BIT(4)
#define DEV10G_MAC_ENA_CFG_WX_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ENA_CFG_WX_ENA, x)
#define DEV10G_MAC_ENA_CFG_WX_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ENA_CFG_WX_ENA, x)

#define DEV10G_MAC_ENA_CFG_TX_ENA                BIT(0)
#define DEV10G_MAC_ENA_CFG_TX_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ENA_CFG_TX_ENA, x)
#define DEV10G_MAC_ENA_CFG_TX_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ENA_CFG_TX_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_MAXWEN_CFG */
#define DEV10G_MAC_MAXWEN_CFG(t)  __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 8, 0, 1, 4)

#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK    BIT(16)
#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)
#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_GET(x)\
	FIEWD_GET(DEV10G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)

#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN            GENMASK(15, 0)
#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_MAXWEN_CFG_MAX_WEN, x)
#define DEV10G_MAC_MAXWEN_CFG_MAX_WEN_GET(x)\
	FIEWD_GET(DEV10G_MAC_MAXWEN_CFG_MAX_WEN, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_NUM_TAGS_CFG */
#define DEV10G_MAC_NUM_TAGS_CFG(t) __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 12, 0, 1, 4)

#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS         GENMASK(1, 0)
#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS, x)
#define DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS_GET(x)\
	FIEWD_GET(DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_TAGS_CFG */
#define DEV10G_MAC_TAGS_CFG(t, w) __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 16, w, 3, 4)

#define DEV10G_MAC_TAGS_CFG_TAG_ID               GENMASK(31, 16)
#define DEV10G_MAC_TAGS_CFG_TAG_ID_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TAGS_CFG_TAG_ID, x)
#define DEV10G_MAC_TAGS_CFG_TAG_ID_GET(x)\
	FIEWD_GET(DEV10G_MAC_TAGS_CFG_TAG_ID, x)

#define DEV10G_MAC_TAGS_CFG_TAG_ENA              BIT(4)
#define DEV10G_MAC_TAGS_CFG_TAG_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TAGS_CFG_TAG_ENA, x)
#define DEV10G_MAC_TAGS_CFG_TAG_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_TAGS_CFG_TAG_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ADV_CHK_CFG */
#define DEV10G_MAC_ADV_CHK_CFG(t) __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 28, 0, 1, 4)

#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA   BIT(24)
#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)

#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA   BIT(20)
#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)

#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA       BIT(16)
#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)

#define DEV10G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS   BIT(12)
#define DEV10G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)
#define DEV10G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)

#define DEV10G_MAC_ADV_CHK_CFG_PWM_CHK_ENA       BIT(8)
#define DEV10G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)

#define DEV10G_MAC_ADV_CHK_CFG_OOW_EWW_ENA       BIT(4)
#define DEV10G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)

#define DEV10G_MAC_ADV_CHK_CFG_INW_EWW_ENA       BIT(0)
#define DEV10G_MAC_ADV_CHK_CFG_INW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)
#define DEV10G_MAC_ADV_CHK_CFG_INW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV10G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_TX_MONITOW_STICKY */
#define DEV10G_MAC_TX_MONITOW_STICKY(t) __WEG(TAWGET_DEV10G,\
					t, 12, 0, 0, 1, 60, 48, 0, 1, 4)

#define DEV10G_MAC_TX_MONITOW_STICKY_WOCAW_EWW_STATE_STICKY BIT(4)
#define DEV10G_MAC_TX_MONITOW_STICKY_WOCAW_EWW_STATE_STICKY_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TX_MONITOW_STICKY_WOCAW_EWW_STATE_STICKY, x)
#define DEV10G_MAC_TX_MONITOW_STICKY_WOCAW_EWW_STATE_STICKY_GET(x)\
	FIEWD_GET(DEV10G_MAC_TX_MONITOW_STICKY_WOCAW_EWW_STATE_STICKY, x)

#define DEV10G_MAC_TX_MONITOW_STICKY_WEMOTE_EWW_STATE_STICKY BIT(3)
#define DEV10G_MAC_TX_MONITOW_STICKY_WEMOTE_EWW_STATE_STICKY_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TX_MONITOW_STICKY_WEMOTE_EWW_STATE_STICKY, x)
#define DEV10G_MAC_TX_MONITOW_STICKY_WEMOTE_EWW_STATE_STICKY_GET(x)\
	FIEWD_GET(DEV10G_MAC_TX_MONITOW_STICKY_WEMOTE_EWW_STATE_STICKY, x)

#define DEV10G_MAC_TX_MONITOW_STICKY_WINK_INTEWWUPTION_STATE_STICKY BIT(2)
#define DEV10G_MAC_TX_MONITOW_STICKY_WINK_INTEWWUPTION_STATE_STICKY_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TX_MONITOW_STICKY_WINK_INTEWWUPTION_STATE_STICKY, x)
#define DEV10G_MAC_TX_MONITOW_STICKY_WINK_INTEWWUPTION_STATE_STICKY_GET(x)\
	FIEWD_GET(DEV10G_MAC_TX_MONITOW_STICKY_WINK_INTEWWUPTION_STATE_STICKY, x)

#define DEV10G_MAC_TX_MONITOW_STICKY_IDWE_STATE_STICKY BIT(1)
#define DEV10G_MAC_TX_MONITOW_STICKY_IDWE_STATE_STICKY_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TX_MONITOW_STICKY_IDWE_STATE_STICKY, x)
#define DEV10G_MAC_TX_MONITOW_STICKY_IDWE_STATE_STICKY_GET(x)\
	FIEWD_GET(DEV10G_MAC_TX_MONITOW_STICKY_IDWE_STATE_STICKY, x)

#define DEV10G_MAC_TX_MONITOW_STICKY_DIS_STATE_STICKY BIT(0)
#define DEV10G_MAC_TX_MONITOW_STICKY_DIS_STATE_STICKY_SET(x)\
	FIEWD_PWEP(DEV10G_MAC_TX_MONITOW_STICKY_DIS_STATE_STICKY, x)
#define DEV10G_MAC_TX_MONITOW_STICKY_DIS_STATE_STICKY_GET(x)\
	FIEWD_GET(DEV10G_MAC_TX_MONITOW_STICKY_DIS_STATE_STICKY, x)

/*      DEV10G:DEV_CFG_STATUS:DEV_WST_CTWW */
#define DEV10G_DEV_WST_CTWW(t)    __WEG(TAWGET_DEV10G,\
					t, 12, 436, 0, 1, 52, 0, 0, 1, 4)

#define DEV10G_DEV_WST_CTWW_PAWDET_MODE_ENA      BIT(28)
#define DEV10G_DEV_WST_CTWW_PAWDET_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)
#define DEV10G_DEV_WST_CTWW_PAWDET_MODE_ENA_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)

#define DEV10G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS BIT(27)
#define DEV10G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)
#define DEV10G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)

#define DEV10G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS GENMASK(26, 25)
#define DEV10G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)
#define DEV10G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)

#define DEV10G_DEV_WST_CTWW_SEWDES_SPEED_SEW     GENMASK(24, 23)
#define DEV10G_DEV_WST_CTWW_SEWDES_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)
#define DEV10G_DEV_WST_CTWW_SEWDES_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)

#define DEV10G_DEV_WST_CTWW_SPEED_SEW            GENMASK(22, 20)
#define DEV10G_DEV_WST_CTWW_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_SPEED_SEW, x)
#define DEV10G_DEV_WST_CTWW_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_SPEED_SEW, x)

#define DEV10G_DEV_WST_CTWW_PCS_TX_WST           BIT(12)
#define DEV10G_DEV_WST_CTWW_PCS_TX_WST_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_PCS_TX_WST, x)
#define DEV10G_DEV_WST_CTWW_PCS_TX_WST_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_PCS_TX_WST, x)

#define DEV10G_DEV_WST_CTWW_PCS_WX_WST           BIT(8)
#define DEV10G_DEV_WST_CTWW_PCS_WX_WST_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_PCS_WX_WST, x)
#define DEV10G_DEV_WST_CTWW_PCS_WX_WST_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_PCS_WX_WST, x)

#define DEV10G_DEV_WST_CTWW_MAC_TX_WST           BIT(4)
#define DEV10G_DEV_WST_CTWW_MAC_TX_WST_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_MAC_TX_WST, x)
#define DEV10G_DEV_WST_CTWW_MAC_TX_WST_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_MAC_TX_WST, x)

#define DEV10G_DEV_WST_CTWW_MAC_WX_WST           BIT(0)
#define DEV10G_DEV_WST_CTWW_MAC_WX_WST_SET(x)\
	FIEWD_PWEP(DEV10G_DEV_WST_CTWW_MAC_WX_WST, x)
#define DEV10G_DEV_WST_CTWW_MAC_WX_WST_GET(x)\
	FIEWD_GET(DEV10G_DEV_WST_CTWW_MAC_WX_WST, x)

/*      DEV10G:PCS25G_CFG_STATUS:PCS25G_CFG */
#define DEV10G_PCS25G_CFG(t)      __WEG(TAWGET_DEV10G,\
					t, 12, 488, 0, 1, 32, 0, 0, 1, 4)

#define DEV10G_PCS25G_CFG_PCS25G_ENA             BIT(0)
#define DEV10G_PCS25G_CFG_PCS25G_ENA_SET(x)\
	FIEWD_PWEP(DEV10G_PCS25G_CFG_PCS25G_ENA, x)
#define DEV10G_PCS25G_CFG_PCS25G_ENA_GET(x)\
	FIEWD_GET(DEV10G_PCS25G_CFG_PCS25G_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV25G_MAC_ENA_CFG(t)     __WEG(TAWGET_DEV25G,\
					t, 8, 0, 0, 1, 60, 0, 0, 1, 4)

#define DEV25G_MAC_ENA_CFG_WX_ENA                BIT(4)
#define DEV25G_MAC_ENA_CFG_WX_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ENA_CFG_WX_ENA, x)
#define DEV25G_MAC_ENA_CFG_WX_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ENA_CFG_WX_ENA, x)

#define DEV25G_MAC_ENA_CFG_TX_ENA                BIT(0)
#define DEV25G_MAC_ENA_CFG_TX_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ENA_CFG_TX_ENA, x)
#define DEV25G_MAC_ENA_CFG_TX_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ENA_CFG_TX_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_MAXWEN_CFG */
#define DEV25G_MAC_MAXWEN_CFG(t)  __WEG(TAWGET_DEV25G,\
					t, 8, 0, 0, 1, 60, 8, 0, 1, 4)

#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK    BIT(16)
#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)
#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_GET(x)\
	FIEWD_GET(DEV25G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)

#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN            GENMASK(15, 0)
#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_MAXWEN_CFG_MAX_WEN, x)
#define DEV25G_MAC_MAXWEN_CFG_MAX_WEN_GET(x)\
	FIEWD_GET(DEV25G_MAC_MAXWEN_CFG_MAX_WEN, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ADV_CHK_CFG */
#define DEV25G_MAC_ADV_CHK_CFG(t) __WEG(TAWGET_DEV25G,\
					t, 8, 0, 0, 1, 60, 28, 0, 1, 4)

#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA   BIT(24)
#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)

#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA   BIT(20)
#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)

#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA       BIT(16)
#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)

#define DEV25G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS   BIT(12)
#define DEV25G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)
#define DEV25G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)

#define DEV25G_MAC_ADV_CHK_CFG_PWM_CHK_ENA       BIT(8)
#define DEV25G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)

#define DEV25G_MAC_ADV_CHK_CFG_OOW_EWW_ENA       BIT(4)
#define DEV25G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)

#define DEV25G_MAC_ADV_CHK_CFG_INW_EWW_ENA       BIT(0)
#define DEV25G_MAC_ADV_CHK_CFG_INW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)
#define DEV25G_MAC_ADV_CHK_CFG_INW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV25G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)

/*      DEV10G:DEV_CFG_STATUS:DEV_WST_CTWW */
#define DEV25G_DEV_WST_CTWW(t)    __WEG(TAWGET_DEV25G,\
					t, 8, 436, 0, 1, 52, 0, 0, 1, 4)

#define DEV25G_DEV_WST_CTWW_PAWDET_MODE_ENA      BIT(28)
#define DEV25G_DEV_WST_CTWW_PAWDET_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)
#define DEV25G_DEV_WST_CTWW_PAWDET_MODE_ENA_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)

#define DEV25G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS BIT(27)
#define DEV25G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)
#define DEV25G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)

#define DEV25G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS GENMASK(26, 25)
#define DEV25G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)
#define DEV25G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)

#define DEV25G_DEV_WST_CTWW_SEWDES_SPEED_SEW     GENMASK(24, 23)
#define DEV25G_DEV_WST_CTWW_SEWDES_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)
#define DEV25G_DEV_WST_CTWW_SEWDES_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)

#define DEV25G_DEV_WST_CTWW_SPEED_SEW            GENMASK(22, 20)
#define DEV25G_DEV_WST_CTWW_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_SPEED_SEW, x)
#define DEV25G_DEV_WST_CTWW_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_SPEED_SEW, x)

#define DEV25G_DEV_WST_CTWW_PCS_TX_WST           BIT(12)
#define DEV25G_DEV_WST_CTWW_PCS_TX_WST_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_PCS_TX_WST, x)
#define DEV25G_DEV_WST_CTWW_PCS_TX_WST_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_PCS_TX_WST, x)

#define DEV25G_DEV_WST_CTWW_PCS_WX_WST           BIT(8)
#define DEV25G_DEV_WST_CTWW_PCS_WX_WST_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_PCS_WX_WST, x)
#define DEV25G_DEV_WST_CTWW_PCS_WX_WST_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_PCS_WX_WST, x)

#define DEV25G_DEV_WST_CTWW_MAC_TX_WST           BIT(4)
#define DEV25G_DEV_WST_CTWW_MAC_TX_WST_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_MAC_TX_WST, x)
#define DEV25G_DEV_WST_CTWW_MAC_TX_WST_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_MAC_TX_WST, x)

#define DEV25G_DEV_WST_CTWW_MAC_WX_WST           BIT(0)
#define DEV25G_DEV_WST_CTWW_MAC_WX_WST_SET(x)\
	FIEWD_PWEP(DEV25G_DEV_WST_CTWW_MAC_WX_WST, x)
#define DEV25G_DEV_WST_CTWW_MAC_WX_WST_GET(x)\
	FIEWD_GET(DEV25G_DEV_WST_CTWW_MAC_WX_WST, x)

/*      DEV10G:PCS25G_CFG_STATUS:PCS25G_CFG */
#define DEV25G_PCS25G_CFG(t)      __WEG(TAWGET_DEV25G,\
					t, 8, 488, 0, 1, 32, 0, 0, 1, 4)

#define DEV25G_PCS25G_CFG_PCS25G_ENA             BIT(0)
#define DEV25G_PCS25G_CFG_PCS25G_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_PCS25G_CFG_PCS25G_ENA, x)
#define DEV25G_PCS25G_CFG_PCS25G_ENA_GET(x)\
	FIEWD_GET(DEV25G_PCS25G_CFG_PCS25G_ENA, x)

/*      DEV10G:PCS25G_CFG_STATUS:PCS25G_SD_CFG */
#define DEV25G_PCS25G_SD_CFG(t)   __WEG(TAWGET_DEV25G,\
					t, 8, 488, 0, 1, 32, 4, 0, 1, 4)

#define DEV25G_PCS25G_SD_CFG_SD_SEW              BIT(8)
#define DEV25G_PCS25G_SD_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(DEV25G_PCS25G_SD_CFG_SD_SEW, x)
#define DEV25G_PCS25G_SD_CFG_SD_SEW_GET(x)\
	FIEWD_GET(DEV25G_PCS25G_SD_CFG_SD_SEW, x)

#define DEV25G_PCS25G_SD_CFG_SD_POW              BIT(4)
#define DEV25G_PCS25G_SD_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(DEV25G_PCS25G_SD_CFG_SD_POW, x)
#define DEV25G_PCS25G_SD_CFG_SD_POW_GET(x)\
	FIEWD_GET(DEV25G_PCS25G_SD_CFG_SD_POW, x)

#define DEV25G_PCS25G_SD_CFG_SD_ENA              BIT(0)
#define DEV25G_PCS25G_SD_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(DEV25G_PCS25G_SD_CFG_SD_ENA, x)
#define DEV25G_PCS25G_SD_CFG_SD_ENA_GET(x)\
	FIEWD_GET(DEV25G_PCS25G_SD_CFG_SD_ENA, x)

/*      DEV1G:DEV_CFG_STATUS:DEV_WST_CTWW */
#define DEV2G5_DEV_WST_CTWW(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 0, 0, 1, 36, 0, 0, 1, 4)

#define DEV2G5_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS BIT(23)
#define DEV2G5_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)
#define DEV2G5_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)

#define DEV2G5_DEV_WST_CTWW_SPEED_SEW            GENMASK(22, 20)
#define DEV2G5_DEV_WST_CTWW_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_SPEED_SEW, x)
#define DEV2G5_DEV_WST_CTWW_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_SPEED_SEW, x)

#define DEV2G5_DEV_WST_CTWW_USX_PCS_TX_WST       BIT(17)
#define DEV2G5_DEV_WST_CTWW_USX_PCS_TX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_USX_PCS_TX_WST, x)
#define DEV2G5_DEV_WST_CTWW_USX_PCS_TX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_USX_PCS_TX_WST, x)

#define DEV2G5_DEV_WST_CTWW_USX_PCS_WX_WST       BIT(16)
#define DEV2G5_DEV_WST_CTWW_USX_PCS_WX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_USX_PCS_WX_WST, x)
#define DEV2G5_DEV_WST_CTWW_USX_PCS_WX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_USX_PCS_WX_WST, x)

#define DEV2G5_DEV_WST_CTWW_PCS_TX_WST           BIT(12)
#define DEV2G5_DEV_WST_CTWW_PCS_TX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_PCS_TX_WST, x)
#define DEV2G5_DEV_WST_CTWW_PCS_TX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_PCS_TX_WST, x)

#define DEV2G5_DEV_WST_CTWW_PCS_WX_WST           BIT(8)
#define DEV2G5_DEV_WST_CTWW_PCS_WX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_PCS_WX_WST, x)
#define DEV2G5_DEV_WST_CTWW_PCS_WX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_PCS_WX_WST, x)

#define DEV2G5_DEV_WST_CTWW_MAC_TX_WST           BIT(4)
#define DEV2G5_DEV_WST_CTWW_MAC_TX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_MAC_TX_WST, x)
#define DEV2G5_DEV_WST_CTWW_MAC_TX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_MAC_TX_WST, x)

#define DEV2G5_DEV_WST_CTWW_MAC_WX_WST           BIT(0)
#define DEV2G5_DEV_WST_CTWW_MAC_WX_WST_SET(x)\
	FIEWD_PWEP(DEV2G5_DEV_WST_CTWW_MAC_WX_WST, x)
#define DEV2G5_DEV_WST_CTWW_MAC_WX_WST_GET(x)\
	FIEWD_GET(DEV2G5_DEV_WST_CTWW_MAC_WX_WST, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV2G5_MAC_ENA_CFG(t)     __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 0, 0, 1, 4)

#define DEV2G5_MAC_ENA_CFG_WX_ENA                BIT(4)
#define DEV2G5_MAC_ENA_CFG_WX_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_ENA_CFG_WX_ENA, x)
#define DEV2G5_MAC_ENA_CFG_WX_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_ENA_CFG_WX_ENA, x)

#define DEV2G5_MAC_ENA_CFG_TX_ENA                BIT(0)
#define DEV2G5_MAC_ENA_CFG_TX_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_ENA_CFG_TX_ENA, x)
#define DEV2G5_MAC_ENA_CFG_TX_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_ENA_CFG_TX_ENA, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_MODE_CFG */
#define DEV2G5_MAC_MODE_CFG(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 4, 0, 1, 4)

#define DEV2G5_MAC_MODE_CFG_FC_WOWD_SYNC_ENA     BIT(8)
#define DEV2G5_MAC_MODE_CFG_FC_WOWD_SYNC_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_MODE_CFG_FC_WOWD_SYNC_ENA, x)
#define DEV2G5_MAC_MODE_CFG_FC_WOWD_SYNC_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_MODE_CFG_FC_WOWD_SYNC_ENA, x)

#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA        BIT(4)
#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA, x)
#define DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_MODE_CFG_GIGA_MODE_ENA, x)

#define DEV2G5_MAC_MODE_CFG_FDX_ENA              BIT(0)
#define DEV2G5_MAC_MODE_CFG_FDX_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_MODE_CFG_FDX_ENA, x)
#define DEV2G5_MAC_MODE_CFG_FDX_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_MODE_CFG_FDX_ENA, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_MAXWEN_CFG */
#define DEV2G5_MAC_MAXWEN_CFG(t)  __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 8, 0, 1, 4)

#define DEV2G5_MAC_MAXWEN_CFG_MAX_WEN            GENMASK(15, 0)
#define DEV2G5_MAC_MAXWEN_CFG_MAX_WEN_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_MAXWEN_CFG_MAX_WEN, x)
#define DEV2G5_MAC_MAXWEN_CFG_MAX_WEN_GET(x)\
	FIEWD_GET(DEV2G5_MAC_MAXWEN_CFG_MAX_WEN, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_TAGS_CFG */
#define DEV2G5_MAC_TAGS_CFG(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 12, 0, 1, 4)

#define DEV2G5_MAC_TAGS_CFG_TAG_ID               GENMASK(31, 16)
#define DEV2G5_MAC_TAGS_CFG_TAG_ID_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG_TAG_ID, x)
#define DEV2G5_MAC_TAGS_CFG_TAG_ID_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG_TAG_ID, x)

#define DEV2G5_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA     BIT(3)
#define DEV2G5_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA, x)
#define DEV2G5_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG_VWAN_WEN_AWW_ENA, x)

#define DEV2G5_MAC_TAGS_CFG_PB_ENA               GENMASK(2, 1)
#define DEV2G5_MAC_TAGS_CFG_PB_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG_PB_ENA, x)
#define DEV2G5_MAC_TAGS_CFG_PB_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG_PB_ENA, x)

#define DEV2G5_MAC_TAGS_CFG_VWAN_AWW_ENA         BIT(0)
#define DEV2G5_MAC_TAGS_CFG_VWAN_AWW_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG_VWAN_AWW_ENA, x)
#define DEV2G5_MAC_TAGS_CFG_VWAN_AWW_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG_VWAN_AWW_ENA, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_TAGS_CFG2 */
#define DEV2G5_MAC_TAGS_CFG2(t)   __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 16, 0, 1, 4)

#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3             GENMASK(31, 16)
#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG2_TAG_ID3, x)
#define DEV2G5_MAC_TAGS_CFG2_TAG_ID3_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG2_TAG_ID3, x)

#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2             GENMASK(15, 0)
#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_TAGS_CFG2_TAG_ID2, x)
#define DEV2G5_MAC_TAGS_CFG2_TAG_ID2_GET(x)\
	FIEWD_GET(DEV2G5_MAC_TAGS_CFG2_TAG_ID2, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_ADV_CHK_CFG */
#define DEV2G5_MAC_ADV_CHK_CFG(t) __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 20, 0, 1, 4)

#define DEV2G5_MAC_ADV_CHK_CFG_WEN_DWOP_ENA      BIT(0)
#define DEV2G5_MAC_ADV_CHK_CFG_WEN_DWOP_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_ADV_CHK_CFG_WEN_DWOP_ENA, x)
#define DEV2G5_MAC_ADV_CHK_CFG_WEN_DWOP_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_ADV_CHK_CFG_WEN_DWOP_ENA, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_IFG_CFG */
#define DEV2G5_MAC_IFG_CFG(t)     __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 24, 0, 1, 4)

#define DEV2G5_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK BIT(17)
#define DEV2G5_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK, x)
#define DEV2G5_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK_GET(x)\
	FIEWD_GET(DEV2G5_MAC_IFG_CFG_WESTOWE_OWD_IPG_CHECK, x)

#define DEV2G5_MAC_IFG_CFG_TX_IFG                GENMASK(12, 8)
#define DEV2G5_MAC_IFG_CFG_TX_IFG_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_IFG_CFG_TX_IFG, x)
#define DEV2G5_MAC_IFG_CFG_TX_IFG_GET(x)\
	FIEWD_GET(DEV2G5_MAC_IFG_CFG_TX_IFG, x)

#define DEV2G5_MAC_IFG_CFG_WX_IFG2               GENMASK(7, 4)
#define DEV2G5_MAC_IFG_CFG_WX_IFG2_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_IFG_CFG_WX_IFG2, x)
#define DEV2G5_MAC_IFG_CFG_WX_IFG2_GET(x)\
	FIEWD_GET(DEV2G5_MAC_IFG_CFG_WX_IFG2, x)

#define DEV2G5_MAC_IFG_CFG_WX_IFG1               GENMASK(3, 0)
#define DEV2G5_MAC_IFG_CFG_WX_IFG1_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_IFG_CFG_WX_IFG1, x)
#define DEV2G5_MAC_IFG_CFG_WX_IFG1_GET(x)\
	FIEWD_GET(DEV2G5_MAC_IFG_CFG_WX_IFG1, x)

/*      DEV1G:MAC_CFG_STATUS:MAC_HDX_CFG */
#define DEV2G5_MAC_HDX_CFG(t)     __WEG(TAWGET_DEV2G5,\
					t, 65, 52, 0, 1, 36, 28, 0, 1, 4)

#define DEV2G5_MAC_HDX_CFG_BYPASS_COW_SYNC       BIT(26)
#define DEV2G5_MAC_HDX_CFG_BYPASS_COW_SYNC_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_HDX_CFG_BYPASS_COW_SYNC, x)
#define DEV2G5_MAC_HDX_CFG_BYPASS_COW_SYNC_GET(x)\
	FIEWD_GET(DEV2G5_MAC_HDX_CFG_BYPASS_COW_SYNC, x)

#define DEV2G5_MAC_HDX_CFG_SEED                  GENMASK(23, 16)
#define DEV2G5_MAC_HDX_CFG_SEED_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_HDX_CFG_SEED, x)
#define DEV2G5_MAC_HDX_CFG_SEED_GET(x)\
	FIEWD_GET(DEV2G5_MAC_HDX_CFG_SEED, x)

#define DEV2G5_MAC_HDX_CFG_SEED_WOAD             BIT(12)
#define DEV2G5_MAC_HDX_CFG_SEED_WOAD_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_HDX_CFG_SEED_WOAD, x)
#define DEV2G5_MAC_HDX_CFG_SEED_WOAD_GET(x)\
	FIEWD_GET(DEV2G5_MAC_HDX_CFG_SEED_WOAD, x)

#define DEV2G5_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA BIT(8)
#define DEV2G5_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA, x)
#define DEV2G5_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA_GET(x)\
	FIEWD_GET(DEV2G5_MAC_HDX_CFG_WETWY_AFTEW_EXC_COW_ENA, x)

#define DEV2G5_MAC_HDX_CFG_WATE_COW_POS          GENMASK(6, 0)
#define DEV2G5_MAC_HDX_CFG_WATE_COW_POS_SET(x)\
	FIEWD_PWEP(DEV2G5_MAC_HDX_CFG_WATE_COW_POS, x)
#define DEV2G5_MAC_HDX_CFG_WATE_COW_POS_GET(x)\
	FIEWD_GET(DEV2G5_MAC_HDX_CFG_WATE_COW_POS, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_CFG */
#define DEV2G5_PCS1G_CFG(t)       __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 0, 0, 1, 4)

#define DEV2G5_PCS1G_CFG_WINK_STATUS_TYPE        BIT(4)
#define DEV2G5_PCS1G_CFG_WINK_STATUS_TYPE_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_CFG_WINK_STATUS_TYPE, x)
#define DEV2G5_PCS1G_CFG_WINK_STATUS_TYPE_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_CFG_WINK_STATUS_TYPE, x)

#define DEV2G5_PCS1G_CFG_AN_WINK_CTWW_ENA        BIT(1)
#define DEV2G5_PCS1G_CFG_AN_WINK_CTWW_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_CFG_AN_WINK_CTWW_ENA, x)
#define DEV2G5_PCS1G_CFG_AN_WINK_CTWW_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_CFG_AN_WINK_CTWW_ENA, x)

#define DEV2G5_PCS1G_CFG_PCS_ENA                 BIT(0)
#define DEV2G5_PCS1G_CFG_PCS_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_CFG_PCS_ENA, x)
#define DEV2G5_PCS1G_CFG_PCS_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_CFG_PCS_ENA, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_MODE_CFG */
#define DEV2G5_PCS1G_MODE_CFG(t)  __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 4, 0, 1, 4)

#define DEV2G5_PCS1G_MODE_CFG_UNIDIW_MODE_ENA    BIT(4)
#define DEV2G5_PCS1G_MODE_CFG_UNIDIW_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_MODE_CFG_UNIDIW_MODE_ENA, x)
#define DEV2G5_PCS1G_MODE_CFG_UNIDIW_MODE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_MODE_CFG_UNIDIW_MODE_ENA, x)

#define DEV2G5_PCS1G_MODE_CFG_SAVE_PWEAMBWE_ENA  BIT(1)
#define DEV2G5_PCS1G_MODE_CFG_SAVE_PWEAMBWE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_MODE_CFG_SAVE_PWEAMBWE_ENA, x)
#define DEV2G5_PCS1G_MODE_CFG_SAVE_PWEAMBWE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_MODE_CFG_SAVE_PWEAMBWE_ENA, x)

#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA     BIT(0)
#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)
#define DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_MODE_CFG_SGMII_MODE_ENA, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_SD_CFG */
#define DEV2G5_PCS1G_SD_CFG(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 8, 0, 1, 4)

#define DEV2G5_PCS1G_SD_CFG_SD_SEW               BIT(8)
#define DEV2G5_PCS1G_SD_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_SD_CFG_SD_SEW, x)
#define DEV2G5_PCS1G_SD_CFG_SD_SEW_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_SD_CFG_SD_SEW, x)

#define DEV2G5_PCS1G_SD_CFG_SD_POW               BIT(4)
#define DEV2G5_PCS1G_SD_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_SD_CFG_SD_POW, x)
#define DEV2G5_PCS1G_SD_CFG_SD_POW_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_SD_CFG_SD_POW, x)

#define DEV2G5_PCS1G_SD_CFG_SD_ENA               BIT(0)
#define DEV2G5_PCS1G_SD_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_SD_CFG_SD_ENA, x)
#define DEV2G5_PCS1G_SD_CFG_SD_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_SD_CFG_SD_ENA, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_ANEG_CFG */
#define DEV2G5_PCS1G_ANEG_CFG(t)  __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 12, 0, 1, 4)

#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABIWITY        GENMASK(31, 16)
#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABIWITY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_CFG_ADV_ABIWITY, x)
#define DEV2G5_PCS1G_ANEG_CFG_ADV_ABIWITY_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_CFG_ADV_ABIWITY, x)

#define DEV2G5_PCS1G_ANEG_CFG_SW_WESOWVE_ENA     BIT(8)
#define DEV2G5_PCS1G_ANEG_CFG_SW_WESOWVE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_CFG_SW_WESOWVE_ENA, x)
#define DEV2G5_PCS1G_ANEG_CFG_SW_WESOWVE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_CFG_SW_WESOWVE_ENA, x)

#define DEV2G5_PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT BIT(1)
#define DEV2G5_PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT, x)
#define DEV2G5_PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_CFG_ANEG_WESTAWT_ONE_SHOT, x)

#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA           BIT(0)
#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA, x)
#define DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_CFG_ANEG_ENA, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_WB_CFG */
#define DEV2G5_PCS1G_WB_CFG(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 20, 0, 1, 4)

#define DEV2G5_PCS1G_WB_CFG_WA_ENA               BIT(4)
#define DEV2G5_PCS1G_WB_CFG_WA_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WB_CFG_WA_ENA, x)
#define DEV2G5_PCS1G_WB_CFG_WA_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WB_CFG_WA_ENA, x)

#define DEV2G5_PCS1G_WB_CFG_GMII_PHY_WB_ENA      BIT(1)
#define DEV2G5_PCS1G_WB_CFG_GMII_PHY_WB_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WB_CFG_GMII_PHY_WB_ENA, x)
#define DEV2G5_PCS1G_WB_CFG_GMII_PHY_WB_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WB_CFG_GMII_PHY_WB_ENA, x)

#define DEV2G5_PCS1G_WB_CFG_TBI_HOST_WB_ENA      BIT(0)
#define DEV2G5_PCS1G_WB_CFG_TBI_HOST_WB_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WB_CFG_TBI_HOST_WB_ENA, x)
#define DEV2G5_PCS1G_WB_CFG_TBI_HOST_WB_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WB_CFG_TBI_HOST_WB_ENA, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_ANEG_STATUS */
#define DEV2G5_PCS1G_ANEG_STATUS(t) __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 32, 0, 1, 4)

#define DEV2G5_PCS1G_ANEG_STATUS_WP_ADV_ABIWITY  GENMASK(31, 16)
#define DEV2G5_PCS1G_ANEG_STATUS_WP_ADV_ABIWITY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_STATUS_WP_ADV_ABIWITY, x)
#define DEV2G5_PCS1G_ANEG_STATUS_WP_ADV_ABIWITY_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_STATUS_WP_ADV_ABIWITY, x)

#define DEV2G5_PCS1G_ANEG_STATUS_PW              BIT(4)
#define DEV2G5_PCS1G_ANEG_STATUS_PW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_STATUS_PW, x)
#define DEV2G5_PCS1G_ANEG_STATUS_PW_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_STATUS_PW, x)

#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_WX_STICKY  BIT(3)
#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_WX_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_STATUS_PAGE_WX_STICKY, x)
#define DEV2G5_PCS1G_ANEG_STATUS_PAGE_WX_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_STATUS_PAGE_WX_STICKY, x)

#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPWETE   BIT(0)
#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPWETE_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPWETE, x)
#define DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPWETE_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_ANEG_STATUS_ANEG_COMPWETE, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_WINK_STATUS */
#define DEV2G5_PCS1G_WINK_STATUS(t) __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 40, 0, 1, 4)

#define DEV2G5_PCS1G_WINK_STATUS_DEWAY_VAW       GENMASK(15, 12)
#define DEV2G5_PCS1G_WINK_STATUS_DEWAY_VAW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WINK_STATUS_DEWAY_VAW, x)
#define DEV2G5_PCS1G_WINK_STATUS_DEWAY_VAW_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WINK_STATUS_DEWAY_VAW, x)

#define DEV2G5_PCS1G_WINK_STATUS_SIGNAW_DETECT   BIT(8)
#define DEV2G5_PCS1G_WINK_STATUS_SIGNAW_DETECT_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WINK_STATUS_SIGNAW_DETECT, x)
#define DEV2G5_PCS1G_WINK_STATUS_SIGNAW_DETECT_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WINK_STATUS_SIGNAW_DETECT, x)

#define DEV2G5_PCS1G_WINK_STATUS_WINK_STATUS     BIT(4)
#define DEV2G5_PCS1G_WINK_STATUS_WINK_STATUS_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WINK_STATUS_WINK_STATUS, x)
#define DEV2G5_PCS1G_WINK_STATUS_WINK_STATUS_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WINK_STATUS_WINK_STATUS, x)

#define DEV2G5_PCS1G_WINK_STATUS_SYNC_STATUS     BIT(0)
#define DEV2G5_PCS1G_WINK_STATUS_SYNC_STATUS_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_WINK_STATUS_SYNC_STATUS, x)
#define DEV2G5_PCS1G_WINK_STATUS_SYNC_STATUS_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_WINK_STATUS_SYNC_STATUS, x)

/*      DEV1G:PCS1G_CFG_STATUS:PCS1G_STICKY */
#define DEV2G5_PCS1G_STICKY(t)    __WEG(TAWGET_DEV2G5,\
					t, 65, 88, 0, 1, 68, 48, 0, 1, 4)

#define DEV2G5_PCS1G_STICKY_WINK_DOWN_STICKY     BIT(4)
#define DEV2G5_PCS1G_STICKY_WINK_DOWN_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_STICKY_WINK_DOWN_STICKY, x)
#define DEV2G5_PCS1G_STICKY_WINK_DOWN_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_STICKY_WINK_DOWN_STICKY, x)

#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY   BIT(0)
#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)
#define DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS1G_STICKY_OUT_OF_SYNC_STICKY, x)

/*      DEV1G:PCS_FX100_CONFIGUWATION:PCS_FX100_CFG */
#define DEV2G5_PCS_FX100_CFG(t)   __WEG(TAWGET_DEV2G5,\
					t, 65, 164, 0, 1, 4, 0, 0, 1, 4)

#define DEV2G5_PCS_FX100_CFG_SD_SEW              BIT(26)
#define DEV2G5_PCS_FX100_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_SD_SEW, x)
#define DEV2G5_PCS_FX100_CFG_SD_SEW_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_SD_SEW, x)

#define DEV2G5_PCS_FX100_CFG_SD_POW              BIT(25)
#define DEV2G5_PCS_FX100_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_SD_POW, x)
#define DEV2G5_PCS_FX100_CFG_SD_POW_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_SD_POW, x)

#define DEV2G5_PCS_FX100_CFG_SD_ENA              BIT(24)
#define DEV2G5_PCS_FX100_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_SD_ENA, x)
#define DEV2G5_PCS_FX100_CFG_SD_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_SD_ENA, x)

#define DEV2G5_PCS_FX100_CFG_WOOPBACK_ENA        BIT(20)
#define DEV2G5_PCS_FX100_CFG_WOOPBACK_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_WOOPBACK_ENA, x)
#define DEV2G5_PCS_FX100_CFG_WOOPBACK_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_WOOPBACK_ENA, x)

#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA        BIT(16)
#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA, x)
#define DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_SWAP_MII_ENA, x)

#define DEV2G5_PCS_FX100_CFG_WXBITSEW            GENMASK(15, 12)
#define DEV2G5_PCS_FX100_CFG_WXBITSEW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_WXBITSEW, x)
#define DEV2G5_PCS_FX100_CFG_WXBITSEW_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_WXBITSEW, x)

#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG          GENMASK(10, 9)
#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_SIGDET_CFG, x)
#define DEV2G5_PCS_FX100_CFG_SIGDET_CFG_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_SIGDET_CFG, x)

#define DEV2G5_PCS_FX100_CFG_WINKHYST_TM_ENA     BIT(8)
#define DEV2G5_PCS_FX100_CFG_WINKHYST_TM_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_WINKHYST_TM_ENA, x)
#define DEV2G5_PCS_FX100_CFG_WINKHYST_TM_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_WINKHYST_TM_ENA, x)

#define DEV2G5_PCS_FX100_CFG_WINKHYSTTIMEW       GENMASK(7, 4)
#define DEV2G5_PCS_FX100_CFG_WINKHYSTTIMEW_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_WINKHYSTTIMEW, x)
#define DEV2G5_PCS_FX100_CFG_WINKHYSTTIMEW_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_WINKHYSTTIMEW, x)

#define DEV2G5_PCS_FX100_CFG_UNIDIW_MODE_ENA     BIT(3)
#define DEV2G5_PCS_FX100_CFG_UNIDIW_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_UNIDIW_MODE_ENA, x)
#define DEV2G5_PCS_FX100_CFG_UNIDIW_MODE_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_UNIDIW_MODE_ENA, x)

#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA          BIT(2)
#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_FEFCHK_ENA, x)
#define DEV2G5_PCS_FX100_CFG_FEFCHK_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_FEFCHK_ENA, x)

#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA          BIT(1)
#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_FEFGEN_ENA, x)
#define DEV2G5_PCS_FX100_CFG_FEFGEN_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_FEFGEN_ENA, x)

#define DEV2G5_PCS_FX100_CFG_PCS_ENA             BIT(0)
#define DEV2G5_PCS_FX100_CFG_PCS_ENA_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_CFG_PCS_ENA, x)
#define DEV2G5_PCS_FX100_CFG_PCS_ENA_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_CFG_PCS_ENA, x)

/*      DEV1G:PCS_FX100_STATUS:PCS_FX100_STATUS */
#define DEV2G5_PCS_FX100_STATUS(t) __WEG(TAWGET_DEV2G5,\
					t, 65, 168, 0, 1, 4, 0, 0, 1, 4)

#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP     GENMASK(11, 8)
#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP, x)
#define DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_EDGE_POS_PTP, x)

#define DEV2G5_PCS_FX100_STATUS_PCS_EWWOW_STICKY BIT(7)
#define DEV2G5_PCS_FX100_STATUS_PCS_EWWOW_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_PCS_EWWOW_STICKY, x)
#define DEV2G5_PCS_FX100_STATUS_PCS_EWWOW_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_PCS_EWWOW_STICKY, x)

#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY BIT(6)
#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY, x)
#define DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_FEF_FOUND_STICKY, x)

#define DEV2G5_PCS_FX100_STATUS_SSD_EWWOW_STICKY BIT(5)
#define DEV2G5_PCS_FX100_STATUS_SSD_EWWOW_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_SSD_EWWOW_STICKY, x)
#define DEV2G5_PCS_FX100_STATUS_SSD_EWWOW_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_SSD_EWWOW_STICKY, x)

#define DEV2G5_PCS_FX100_STATUS_SYNC_WOST_STICKY BIT(4)
#define DEV2G5_PCS_FX100_STATUS_SYNC_WOST_STICKY_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_SYNC_WOST_STICKY, x)
#define DEV2G5_PCS_FX100_STATUS_SYNC_WOST_STICKY_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_SYNC_WOST_STICKY, x)

#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS       BIT(2)
#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_FEF_STATUS, x)
#define DEV2G5_PCS_FX100_STATUS_FEF_STATUS_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_FEF_STATUS, x)

#define DEV2G5_PCS_FX100_STATUS_SIGNAW_DETECT    BIT(1)
#define DEV2G5_PCS_FX100_STATUS_SIGNAW_DETECT_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_SIGNAW_DETECT, x)
#define DEV2G5_PCS_FX100_STATUS_SIGNAW_DETECT_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_SIGNAW_DETECT, x)

#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS      BIT(0)
#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS_SET(x)\
	FIEWD_PWEP(DEV2G5_PCS_FX100_STATUS_SYNC_STATUS, x)
#define DEV2G5_PCS_FX100_STATUS_SYNC_STATUS_GET(x)\
	FIEWD_GET(DEV2G5_PCS_FX100_STATUS_SYNC_STATUS, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV5G_MAC_ENA_CFG(t)      __WEG(TAWGET_DEV5G,\
					t, 13, 0, 0, 1, 60, 0, 0, 1, 4)

#define DEV5G_MAC_ENA_CFG_WX_ENA                 BIT(4)
#define DEV5G_MAC_ENA_CFG_WX_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ENA_CFG_WX_ENA, x)
#define DEV5G_MAC_ENA_CFG_WX_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ENA_CFG_WX_ENA, x)

#define DEV5G_MAC_ENA_CFG_TX_ENA                 BIT(0)
#define DEV5G_MAC_ENA_CFG_TX_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ENA_CFG_TX_ENA, x)
#define DEV5G_MAC_ENA_CFG_TX_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ENA_CFG_TX_ENA, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_MAXWEN_CFG */
#define DEV5G_MAC_MAXWEN_CFG(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 0, 0, 1, 60, 8, 0, 1, 4)

#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK     BIT(16)
#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)
#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK_GET(x)\
	FIEWD_GET(DEV5G_MAC_MAXWEN_CFG_MAX_WEN_TAG_CHK, x)

#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN             GENMASK(15, 0)
#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_MAXWEN_CFG_MAX_WEN, x)
#define DEV5G_MAC_MAXWEN_CFG_MAX_WEN_GET(x)\
	FIEWD_GET(DEV5G_MAC_MAXWEN_CFG_MAX_WEN, x)

/*      DEV10G:MAC_CFG_STATUS:MAC_ADV_CHK_CFG */
#define DEV5G_MAC_ADV_CHK_CFG(t)  __WEG(TAWGET_DEV5G,\
					t, 13, 0, 0, 1, 60, 28, 0, 1, 4)

#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA    BIT(24)
#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA, x)

#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA    BIT(20)
#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA, x)

#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA        BIT(16)
#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_SFD_CHK_ENA, x)

#define DEV5G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS    BIT(12)
#define DEV5G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)
#define DEV5G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_PWM_SHK_CHK_DIS, x)

#define DEV5G_MAC_ADV_CHK_CFG_PWM_CHK_ENA        BIT(8)
#define DEV5G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_PWM_CHK_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_PWM_CHK_ENA, x)

#define DEV5G_MAC_ADV_CHK_CFG_OOW_EWW_ENA        BIT(4)
#define DEV5G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_OOW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_OOW_EWW_ENA, x)

#define DEV5G_MAC_ADV_CHK_CFG_INW_EWW_ENA        BIT(0)
#define DEV5G_MAC_ADV_CHK_CFG_INW_EWW_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)
#define DEV5G_MAC_ADV_CHK_CFG_INW_EWW_ENA_GET(x)\
	FIEWD_GET(DEV5G_MAC_ADV_CHK_CFG_INW_EWW_ENA, x)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SYMBOW_EWW_CNT */
#define DEV5G_WX_SYMBOW_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 0, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_PAUSE_CNT */
#define DEV5G_WX_PAUSE_CNT(t)     __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 4, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_UNSUP_OPCODE_CNT */
#define DEV5G_WX_UNSUP_OPCODE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 8, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_UC_CNT */
#define DEV5G_WX_UC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 12, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_MC_CNT */
#define DEV5G_WX_MC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 16, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_BC_CNT */
#define DEV5G_WX_BC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 20, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_CWC_EWW_CNT */
#define DEV5G_WX_CWC_EWW_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 24, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_UNDEWSIZE_CNT */
#define DEV5G_WX_UNDEWSIZE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 28, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_FWAGMENTS_CNT */
#define DEV5G_WX_FWAGMENTS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 32, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_IN_WANGE_WEN_EWW_CNT */
#define DEV5G_WX_IN_WANGE_WEN_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 36, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_OUT_OF_WANGE_WEN_EWW_CNT */
#define DEV5G_WX_OUT_OF_WANGE_WEN_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 40, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_OVEWSIZE_CNT */
#define DEV5G_WX_OVEWSIZE_CNT(t)  __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 44, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_JABBEWS_CNT */
#define DEV5G_WX_JABBEWS_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 48, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE64_CNT */
#define DEV5G_WX_SIZE64_CNT(t)    __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 52, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE65TO127_CNT */
#define DEV5G_WX_SIZE65TO127_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 56, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE128TO255_CNT */
#define DEV5G_WX_SIZE128TO255_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 60, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE256TO511_CNT */
#define DEV5G_WX_SIZE256TO511_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 64, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE512TO1023_CNT */
#define DEV5G_WX_SIZE512TO1023_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 68, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE1024TO1518_CNT */
#define DEV5G_WX_SIZE1024TO1518_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 72, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_SIZE1519TOMAX_CNT */
#define DEV5G_WX_SIZE1519TOMAX_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 76, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_IPG_SHWINK_CNT */
#define DEV5G_WX_IPG_SHWINK_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 80, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_PAUSE_CNT */
#define DEV5G_TX_PAUSE_CNT(t)     __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 84, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_UC_CNT */
#define DEV5G_TX_UC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 88, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_MC_CNT */
#define DEV5G_TX_MC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 92, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_BC_CNT */
#define DEV5G_TX_BC_CNT(t)        __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 96, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE64_CNT */
#define DEV5G_TX_SIZE64_CNT(t)    __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 100, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE65TO127_CNT */
#define DEV5G_TX_SIZE65TO127_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 104, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE128TO255_CNT */
#define DEV5G_TX_SIZE128TO255_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 108, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE256TO511_CNT */
#define DEV5G_TX_SIZE256TO511_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 112, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE512TO1023_CNT */
#define DEV5G_TX_SIZE512TO1023_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 116, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE1024TO1518_CNT */
#define DEV5G_TX_SIZE1024TO1518_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 120, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_SIZE1519TOMAX_CNT */
#define DEV5G_TX_SIZE1519TOMAX_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 124, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_AWIGNMENT_WOST_CNT */
#define DEV5G_WX_AWIGNMENT_WOST_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 128, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_TAGGED_FWMS_CNT */
#define DEV5G_WX_TAGGED_FWMS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 132, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_UNTAGGED_FWMS_CNT */
#define DEV5G_WX_UNTAGGED_FWMS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 136, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_TAGGED_FWMS_CNT */
#define DEV5G_TX_TAGGED_FWMS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 140, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:TX_UNTAGGED_FWMS_CNT */
#define DEV5G_TX_UNTAGGED_FWMS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 144, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SYMBOW_EWW_CNT */
#define DEV5G_PMAC_WX_SYMBOW_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 148, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_PAUSE_CNT */
#define DEV5G_PMAC_WX_PAUSE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 152, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_UNSUP_OPCODE_CNT */
#define DEV5G_PMAC_WX_UNSUP_OPCODE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 156, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_UC_CNT */
#define DEV5G_PMAC_WX_UC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 160, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_MC_CNT */
#define DEV5G_PMAC_WX_MC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 164, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_BC_CNT */
#define DEV5G_PMAC_WX_BC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 168, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_CWC_EWW_CNT */
#define DEV5G_PMAC_WX_CWC_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 172, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_UNDEWSIZE_CNT */
#define DEV5G_PMAC_WX_UNDEWSIZE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 176, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_FWAGMENTS_CNT */
#define DEV5G_PMAC_WX_FWAGMENTS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 180, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_IN_WANGE_WEN_EWW_CNT */
#define DEV5G_PMAC_WX_IN_WANGE_WEN_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 184, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_OUT_OF_WANGE_WEN_EWW_CNT */
#define DEV5G_PMAC_WX_OUT_OF_WANGE_WEN_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 188, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_OVEWSIZE_CNT */
#define DEV5G_PMAC_WX_OVEWSIZE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 192, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_JABBEWS_CNT */
#define DEV5G_PMAC_WX_JABBEWS_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 196, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE64_CNT */
#define DEV5G_PMAC_WX_SIZE64_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 200, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE65TO127_CNT */
#define DEV5G_PMAC_WX_SIZE65TO127_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 204, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE128TO255_CNT */
#define DEV5G_PMAC_WX_SIZE128TO255_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 208, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE256TO511_CNT */
#define DEV5G_PMAC_WX_SIZE256TO511_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 212, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE512TO1023_CNT */
#define DEV5G_PMAC_WX_SIZE512TO1023_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 216, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE1024TO1518_CNT */
#define DEV5G_PMAC_WX_SIZE1024TO1518_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 220, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_SIZE1519TOMAX_CNT */
#define DEV5G_PMAC_WX_SIZE1519TOMAX_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 224, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_PAUSE_CNT */
#define DEV5G_PMAC_TX_PAUSE_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 228, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_UC_CNT */
#define DEV5G_PMAC_TX_UC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 232, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_MC_CNT */
#define DEV5G_PMAC_TX_MC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 236, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_BC_CNT */
#define DEV5G_PMAC_TX_BC_CNT(t)   __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 240, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE64_CNT */
#define DEV5G_PMAC_TX_SIZE64_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 244, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE65TO127_CNT */
#define DEV5G_PMAC_TX_SIZE65TO127_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 248, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE128TO255_CNT */
#define DEV5G_PMAC_TX_SIZE128TO255_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 252, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE256TO511_CNT */
#define DEV5G_PMAC_TX_SIZE256TO511_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 256, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE512TO1023_CNT */
#define DEV5G_PMAC_TX_SIZE512TO1023_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 260, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE1024TO1518_CNT */
#define DEV5G_PMAC_TX_SIZE1024TO1518_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 264, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_TX_SIZE1519TOMAX_CNT */
#define DEV5G_PMAC_TX_SIZE1519TOMAX_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 268, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_AWIGNMENT_WOST_CNT */
#define DEV5G_PMAC_WX_AWIGNMENT_WOST_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 272, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:MM_WX_ASSEMBWY_EWW_CNT */
#define DEV5G_MM_WX_ASSEMBWY_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 276, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:MM_WX_SMD_EWW_CNT */
#define DEV5G_MM_WX_SMD_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 280, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:MM_WX_ASSEMBWY_OK_CNT */
#define DEV5G_MM_WX_ASSEMBWY_OK_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 284, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:MM_WX_MEWGE_FWAG_CNT */
#define DEV5G_MM_WX_MEWGE_FWAG_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 288, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:MM_TX_PFWAGMENT_CNT */
#define DEV5G_MM_TX_PFWAGMENT_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 292, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_HIH_CKSM_EWW_CNT */
#define DEV5G_WX_HIH_CKSM_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 296, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:WX_XGMII_PWOT_EWW_CNT */
#define DEV5G_WX_XGMII_PWOT_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 300, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_HIH_CKSM_EWW_CNT */
#define DEV5G_PMAC_WX_HIH_CKSM_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 304, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_32BIT:PMAC_WX_XGMII_PWOT_EWW_CNT */
#define DEV5G_PMAC_WX_XGMII_PWOT_EWW_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 60, 0, 1, 312, 308, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_IN_BYTES_CNT */
#define DEV5G_WX_IN_BYTES_CNT(t)  __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 0, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_IN_BYTES_MSB_CNT */
#define DEV5G_WX_IN_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 4, 0, 1, 4)

#define DEV5G_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT, x)
#define DEV5G_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_WX_IN_BYTES_MSB_CNT_WX_IN_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_OK_BYTES_CNT */
#define DEV5G_WX_OK_BYTES_CNT(t)  __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 8, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_OK_BYTES_MSB_CNT */
#define DEV5G_WX_OK_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 12, 0, 1, 4)

#define DEV5G_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT, x)
#define DEV5G_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_WX_OK_BYTES_MSB_CNT_WX_OK_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_BAD_BYTES_CNT */
#define DEV5G_WX_BAD_BYTES_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 16, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:WX_BAD_BYTES_MSB_CNT */
#define DEV5G_WX_BAD_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 20, 0, 1, 4)

#define DEV5G_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT, x)
#define DEV5G_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_WX_BAD_BYTES_MSB_CNT_WX_BAD_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:TX_OUT_BYTES_CNT */
#define DEV5G_TX_OUT_BYTES_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 24, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:TX_OUT_BYTES_MSB_CNT */
#define DEV5G_TX_OUT_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 28, 0, 1, 4)

#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)
#define DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:TX_OK_BYTES_CNT */
#define DEV5G_TX_OK_BYTES_CNT(t)  __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 32, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:TX_OK_BYTES_MSB_CNT */
#define DEV5G_TX_OK_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 36, 0, 1, 4)

#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)
#define DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_WX_OK_BYTES_CNT */
#define DEV5G_PMAC_WX_OK_BYTES_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 40, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_WX_OK_BYTES_MSB_CNT */
#define DEV5G_PMAC_WX_OK_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 44, 0, 1, 4)

#define DEV5G_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT, x)
#define DEV5G_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_PMAC_WX_OK_BYTES_MSB_CNT_PMAC_WX_OK_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_WX_BAD_BYTES_CNT */
#define DEV5G_PMAC_WX_BAD_BYTES_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 48, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_WX_BAD_BYTES_MSB_CNT */
#define DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 52, 0, 1, 4)

#define DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT, x)
#define DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_PMAC_WX_BAD_BYTES_MSB_CNT_PMAC_WX_BAD_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_TX_OK_BYTES_CNT */
#define DEV5G_PMAC_TX_OK_BYTES_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 56, 0, 1, 4)

/*      DEV10G:DEV_STATISTICS_40BIT:PMAC_TX_OK_BYTES_MSB_CNT */
#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT(t) __WEG(TAWGET_DEV5G,\
					t, 13, 372, 0, 1, 64, 60, 0, 1, 4)

#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT GENMASK(7, 0)
#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_SET(x)\
	FIEWD_PWEP(DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)
#define DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT_GET(x)\
	FIEWD_GET(DEV5G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT, x)

/*      DEV10G:DEV_CFG_STATUS:DEV_WST_CTWW */
#define DEV5G_DEV_WST_CTWW(t)     __WEG(TAWGET_DEV5G,\
					t, 13, 436, 0, 1, 52, 0, 0, 1, 4)

#define DEV5G_DEV_WST_CTWW_PAWDET_MODE_ENA       BIT(28)
#define DEV5G_DEV_WST_CTWW_PAWDET_MODE_ENA_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)
#define DEV5G_DEV_WST_CTWW_PAWDET_MODE_ENA_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_PAWDET_MODE_ENA, x)

#define DEV5G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS BIT(27)
#define DEV5G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)
#define DEV5G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_USXGMII_OSET_FIWTEW_DIS, x)

#define DEV5G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS GENMASK(26, 25)
#define DEV5G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)
#define DEV5G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_MUXED_USXGMII_NETWOWK_POWTS, x)

#define DEV5G_DEV_WST_CTWW_SEWDES_SPEED_SEW      GENMASK(24, 23)
#define DEV5G_DEV_WST_CTWW_SEWDES_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)
#define DEV5G_DEV_WST_CTWW_SEWDES_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_SEWDES_SPEED_SEW, x)

#define DEV5G_DEV_WST_CTWW_SPEED_SEW             GENMASK(22, 20)
#define DEV5G_DEV_WST_CTWW_SPEED_SEW_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_SPEED_SEW, x)
#define DEV5G_DEV_WST_CTWW_SPEED_SEW_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_SPEED_SEW, x)

#define DEV5G_DEV_WST_CTWW_PCS_TX_WST            BIT(12)
#define DEV5G_DEV_WST_CTWW_PCS_TX_WST_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_PCS_TX_WST, x)
#define DEV5G_DEV_WST_CTWW_PCS_TX_WST_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_PCS_TX_WST, x)

#define DEV5G_DEV_WST_CTWW_PCS_WX_WST            BIT(8)
#define DEV5G_DEV_WST_CTWW_PCS_WX_WST_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_PCS_WX_WST, x)
#define DEV5G_DEV_WST_CTWW_PCS_WX_WST_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_PCS_WX_WST, x)

#define DEV5G_DEV_WST_CTWW_MAC_TX_WST            BIT(4)
#define DEV5G_DEV_WST_CTWW_MAC_TX_WST_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_MAC_TX_WST, x)
#define DEV5G_DEV_WST_CTWW_MAC_TX_WST_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_MAC_TX_WST, x)

#define DEV5G_DEV_WST_CTWW_MAC_WX_WST            BIT(0)
#define DEV5G_DEV_WST_CTWW_MAC_WX_WST_SET(x)\
	FIEWD_PWEP(DEV5G_DEV_WST_CTWW_MAC_WX_WST, x)
#define DEV5G_DEV_WST_CTWW_MAC_WX_WST_GET(x)\
	FIEWD_GET(DEV5G_DEV_WST_CTWW_MAC_WX_WST, x)

/*      DSM:WAM_CTWW:WAM_INIT */
#define DSM_WAM_INIT              __WEG(TAWGET_DSM,\
					0, 1, 0, 0, 1, 4, 0, 0, 1, 4)

#define DSM_WAM_INIT_WAM_INIT                    BIT(1)
#define DSM_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(DSM_WAM_INIT_WAM_INIT, x)
#define DSM_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(DSM_WAM_INIT_WAM_INIT, x)

#define DSM_WAM_INIT_WAM_CFG_HOOK                BIT(0)
#define DSM_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(DSM_WAM_INIT_WAM_CFG_HOOK, x)
#define DSM_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(DSM_WAM_INIT_WAM_CFG_HOOK, x)

/*      DSM:CFG:BUF_CFG */
#define DSM_BUF_CFG(w)            __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 0, w, 67, 4)

#define DSM_BUF_CFG_CSC_STAT_DIS                 BIT(13)
#define DSM_BUF_CFG_CSC_STAT_DIS_SET(x)\
	FIEWD_PWEP(DSM_BUF_CFG_CSC_STAT_DIS, x)
#define DSM_BUF_CFG_CSC_STAT_DIS_GET(x)\
	FIEWD_GET(DSM_BUF_CFG_CSC_STAT_DIS, x)

#define DSM_BUF_CFG_AGING_ENA                    BIT(12)
#define DSM_BUF_CFG_AGING_ENA_SET(x)\
	FIEWD_PWEP(DSM_BUF_CFG_AGING_ENA, x)
#define DSM_BUF_CFG_AGING_ENA_GET(x)\
	FIEWD_GET(DSM_BUF_CFG_AGING_ENA, x)

#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_DIS       BIT(11)
#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_DIS_SET(x)\
	FIEWD_PWEP(DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_DIS, x)
#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_DIS_GET(x)\
	FIEWD_GET(DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_DIS, x)

#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_TIMEOUT   GENMASK(10, 0)
#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_TIMEOUT_SET(x)\
	FIEWD_PWEP(DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_TIMEOUT, x)
#define DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_TIMEOUT_GET(x)\
	FIEWD_GET(DSM_BUF_CFG_UNDEWFWOW_WATCHDOG_TIMEOUT, x)

/*      DSM:CFG:DEV_TX_STOP_WM_CFG */
#define DSM_DEV_TX_STOP_WM_CFG(w) __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 1360, w, 67, 4)

#define DSM_DEV_TX_STOP_WM_CFG_FAST_STAWTUP_ENA  BIT(9)
#define DSM_DEV_TX_STOP_WM_CFG_FAST_STAWTUP_ENA_SET(x)\
	FIEWD_PWEP(DSM_DEV_TX_STOP_WM_CFG_FAST_STAWTUP_ENA, x)
#define DSM_DEV_TX_STOP_WM_CFG_FAST_STAWTUP_ENA_GET(x)\
	FIEWD_GET(DSM_DEV_TX_STOP_WM_CFG_FAST_STAWTUP_ENA, x)

#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA BIT(8)
#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA_SET(x)\
	FIEWD_PWEP(DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA, x)
#define DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA_GET(x)\
	FIEWD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA, x)

#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM    GENMASK(7, 1)
#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_SET(x)\
	FIEWD_PWEP(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM, x)
#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_GET(x)\
	FIEWD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM, x)

#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CWW    BIT(0)
#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CWW_SET(x)\
	FIEWD_PWEP(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CWW, x)
#define DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CWW_GET(x)\
	FIEWD_GET(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CWW, x)

/*      DSM:CFG:WX_PAUSE_CFG */
#define DSM_WX_PAUSE_CFG(w)       __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 1628, w, 67, 4)

#define DSM_WX_PAUSE_CFG_WX_PAUSE_EN             BIT(1)
#define DSM_WX_PAUSE_CFG_WX_PAUSE_EN_SET(x)\
	FIEWD_PWEP(DSM_WX_PAUSE_CFG_WX_PAUSE_EN, x)
#define DSM_WX_PAUSE_CFG_WX_PAUSE_EN_GET(x)\
	FIEWD_GET(DSM_WX_PAUSE_CFG_WX_PAUSE_EN, x)

#define DSM_WX_PAUSE_CFG_FC_OBEY_WOCAW           BIT(0)
#define DSM_WX_PAUSE_CFG_FC_OBEY_WOCAW_SET(x)\
	FIEWD_PWEP(DSM_WX_PAUSE_CFG_FC_OBEY_WOCAW, x)
#define DSM_WX_PAUSE_CFG_FC_OBEY_WOCAW_GET(x)\
	FIEWD_GET(DSM_WX_PAUSE_CFG_FC_OBEY_WOCAW, x)

/*      DSM:CFG:MAC_CFG */
#define DSM_MAC_CFG(w)            __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 2432, w, 67, 4)

#define DSM_MAC_CFG_TX_PAUSE_VAW                 GENMASK(31, 16)
#define DSM_MAC_CFG_TX_PAUSE_VAW_SET(x)\
	FIEWD_PWEP(DSM_MAC_CFG_TX_PAUSE_VAW, x)
#define DSM_MAC_CFG_TX_PAUSE_VAW_GET(x)\
	FIEWD_GET(DSM_MAC_CFG_TX_PAUSE_VAW, x)

#define DSM_MAC_CFG_HDX_BACKPWEASSUWE            BIT(2)
#define DSM_MAC_CFG_HDX_BACKPWEASSUWE_SET(x)\
	FIEWD_PWEP(DSM_MAC_CFG_HDX_BACKPWEASSUWE, x)
#define DSM_MAC_CFG_HDX_BACKPWEASSUWE_GET(x)\
	FIEWD_GET(DSM_MAC_CFG_HDX_BACKPWEASSUWE, x)

#define DSM_MAC_CFG_SEND_PAUSE_FWM_TWICE         BIT(1)
#define DSM_MAC_CFG_SEND_PAUSE_FWM_TWICE_SET(x)\
	FIEWD_PWEP(DSM_MAC_CFG_SEND_PAUSE_FWM_TWICE, x)
#define DSM_MAC_CFG_SEND_PAUSE_FWM_TWICE_GET(x)\
	FIEWD_GET(DSM_MAC_CFG_SEND_PAUSE_FWM_TWICE, x)

#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF            BIT(0)
#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF_SET(x)\
	FIEWD_PWEP(DSM_MAC_CFG_TX_PAUSE_XON_XOFF, x)
#define DSM_MAC_CFG_TX_PAUSE_XON_XOFF_GET(x)\
	FIEWD_GET(DSM_MAC_CFG_TX_PAUSE_XON_XOFF, x)

/*      DSM:CFG:MAC_ADDW_BASE_HIGH_CFG */
#define DSM_MAC_ADDW_BASE_HIGH_CFG(w) __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 2700, w, 65, 4)

#define DSM_MAC_ADDW_BASE_HIGH_CFG_MAC_ADDW_HIGH GENMASK(23, 0)
#define DSM_MAC_ADDW_BASE_HIGH_CFG_MAC_ADDW_HIGH_SET(x)\
	FIEWD_PWEP(DSM_MAC_ADDW_BASE_HIGH_CFG_MAC_ADDW_HIGH, x)
#define DSM_MAC_ADDW_BASE_HIGH_CFG_MAC_ADDW_HIGH_GET(x)\
	FIEWD_GET(DSM_MAC_ADDW_BASE_HIGH_CFG_MAC_ADDW_HIGH, x)

/*      DSM:CFG:MAC_ADDW_BASE_WOW_CFG */
#define DSM_MAC_ADDW_BASE_WOW_CFG(w) __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 2960, w, 65, 4)

#define DSM_MAC_ADDW_BASE_WOW_CFG_MAC_ADDW_WOW   GENMASK(23, 0)
#define DSM_MAC_ADDW_BASE_WOW_CFG_MAC_ADDW_WOW_SET(x)\
	FIEWD_PWEP(DSM_MAC_ADDW_BASE_WOW_CFG_MAC_ADDW_WOW, x)
#define DSM_MAC_ADDW_BASE_WOW_CFG_MAC_ADDW_WOW_GET(x)\
	FIEWD_GET(DSM_MAC_ADDW_BASE_WOW_CFG_MAC_ADDW_WOW, x)

/*      DSM:CFG:TAXI_CAW_CFG */
#define DSM_TAXI_CAW_CFG(w)       __WEG(TAWGET_DSM,\
					0, 1, 20, 0, 1, 3528, 3224, w, 9, 4)

#define DSM_TAXI_CAW_CFG_CAW_IDX                 GENMASK(20, 15)
#define DSM_TAXI_CAW_CFG_CAW_IDX_SET(x)\
	FIEWD_PWEP(DSM_TAXI_CAW_CFG_CAW_IDX, x)
#define DSM_TAXI_CAW_CFG_CAW_IDX_GET(x)\
	FIEWD_GET(DSM_TAXI_CAW_CFG_CAW_IDX, x)

#define DSM_TAXI_CAW_CFG_CAW_CUW_WEN             GENMASK(14, 9)
#define DSM_TAXI_CAW_CFG_CAW_CUW_WEN_SET(x)\
	FIEWD_PWEP(DSM_TAXI_CAW_CFG_CAW_CUW_WEN, x)
#define DSM_TAXI_CAW_CFG_CAW_CUW_WEN_GET(x)\
	FIEWD_GET(DSM_TAXI_CAW_CFG_CAW_CUW_WEN, x)

#define DSM_TAXI_CAW_CFG_CAW_CUW_VAW             GENMASK(8, 5)
#define DSM_TAXI_CAW_CFG_CAW_CUW_VAW_SET(x)\
	FIEWD_PWEP(DSM_TAXI_CAW_CFG_CAW_CUW_VAW, x)
#define DSM_TAXI_CAW_CFG_CAW_CUW_VAW_GET(x)\
	FIEWD_GET(DSM_TAXI_CAW_CFG_CAW_CUW_VAW, x)

#define DSM_TAXI_CAW_CFG_CAW_PGM_VAW             GENMASK(4, 1)
#define DSM_TAXI_CAW_CFG_CAW_PGM_VAW_SET(x)\
	FIEWD_PWEP(DSM_TAXI_CAW_CFG_CAW_PGM_VAW, x)
#define DSM_TAXI_CAW_CFG_CAW_PGM_VAW_GET(x)\
	FIEWD_GET(DSM_TAXI_CAW_CFG_CAW_PGM_VAW, x)

#define DSM_TAXI_CAW_CFG_CAW_PGM_ENA             BIT(0)
#define DSM_TAXI_CAW_CFG_CAW_PGM_ENA_SET(x)\
	FIEWD_PWEP(DSM_TAXI_CAW_CFG_CAW_PGM_ENA, x)
#define DSM_TAXI_CAW_CFG_CAW_PGM_ENA_GET(x)\
	FIEWD_GET(DSM_TAXI_CAW_CFG_CAW_PGM_ENA, x)

/*      EACW:ES2_KEY_SEWECT_PWOFIWE:VCAP_ES2_KEY_SEW */
#define EACW_VCAP_ES2_KEY_SEW(g, w) __WEG(TAWGET_EACW,\
					0, 1, 149504, g, 138, 8, 0, w, 2, 4)

#define EACW_VCAP_ES2_KEY_SEW_IP6_KEY_SEW        GENMASK(7, 5)
#define EACW_VCAP_ES2_KEY_SEW_IP6_KEY_SEW_SET(x)\
	FIEWD_PWEP(EACW_VCAP_ES2_KEY_SEW_IP6_KEY_SEW, x)
#define EACW_VCAP_ES2_KEY_SEW_IP6_KEY_SEW_GET(x)\
	FIEWD_GET(EACW_VCAP_ES2_KEY_SEW_IP6_KEY_SEW, x)

#define EACW_VCAP_ES2_KEY_SEW_IP4_KEY_SEW        GENMASK(4, 2)
#define EACW_VCAP_ES2_KEY_SEW_IP4_KEY_SEW_SET(x)\
	FIEWD_PWEP(EACW_VCAP_ES2_KEY_SEW_IP4_KEY_SEW, x)
#define EACW_VCAP_ES2_KEY_SEW_IP4_KEY_SEW_GET(x)\
	FIEWD_GET(EACW_VCAP_ES2_KEY_SEW_IP4_KEY_SEW, x)

#define EACW_VCAP_ES2_KEY_SEW_AWP_KEY_SEW        BIT(1)
#define EACW_VCAP_ES2_KEY_SEW_AWP_KEY_SEW_SET(x)\
	FIEWD_PWEP(EACW_VCAP_ES2_KEY_SEW_AWP_KEY_SEW, x)
#define EACW_VCAP_ES2_KEY_SEW_AWP_KEY_SEW_GET(x)\
	FIEWD_GET(EACW_VCAP_ES2_KEY_SEW_AWP_KEY_SEW, x)

#define EACW_VCAP_ES2_KEY_SEW_KEY_ENA            BIT(0)
#define EACW_VCAP_ES2_KEY_SEW_KEY_ENA_SET(x)\
	FIEWD_PWEP(EACW_VCAP_ES2_KEY_SEW_KEY_ENA, x)
#define EACW_VCAP_ES2_KEY_SEW_KEY_ENA_GET(x)\
	FIEWD_GET(EACW_VCAP_ES2_KEY_SEW_KEY_ENA, x)

/*      EACW:CNT_TBW:ES2_CNT */
#define EACW_ES2_CNT(g)           __WEG(TAWGET_EACW,\
					0, 1, 122880, g, 2048, 4, 0, 0, 1, 4)

/*      EACW:POW_CFG:POW_EACW_CFG */
#define EACW_POW_EACW_CFG         __WEG(TAWGET_EACW,\
					0, 1, 150608, 0, 1, 780, 768, 0, 1, 4)

#define EACW_POW_EACW_CFG_EACW_CNT_MAWKED_AS_DWOPPED BIT(5)
#define EACW_POW_EACW_CFG_EACW_CNT_MAWKED_AS_DWOPPED_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_CNT_MAWKED_AS_DWOPPED, x)
#define EACW_POW_EACW_CFG_EACW_CNT_MAWKED_AS_DWOPPED_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_CNT_MAWKED_AS_DWOPPED, x)

#define EACW_POW_EACW_CFG_EACW_AWWOW_FP_COPY     BIT(4)
#define EACW_POW_EACW_CFG_EACW_AWWOW_FP_COPY_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_AWWOW_FP_COPY, x)
#define EACW_POW_EACW_CFG_EACW_AWWOW_FP_COPY_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_AWWOW_FP_COPY, x)

#define EACW_POW_EACW_CFG_EACW_AWWOW_CPU_COPY    BIT(3)
#define EACW_POW_EACW_CFG_EACW_AWWOW_CPU_COPY_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_AWWOW_CPU_COPY, x)
#define EACW_POW_EACW_CFG_EACW_AWWOW_CPU_COPY_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_AWWOW_CPU_COPY, x)

#define EACW_POW_EACW_CFG_EACW_FOWCE_CWOSE       BIT(2)
#define EACW_POW_EACW_CFG_EACW_FOWCE_CWOSE_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_FOWCE_CWOSE, x)
#define EACW_POW_EACW_CFG_EACW_FOWCE_CWOSE_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_FOWCE_CWOSE, x)

#define EACW_POW_EACW_CFG_EACW_FOWCE_OPEN        BIT(1)
#define EACW_POW_EACW_CFG_EACW_FOWCE_OPEN_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_FOWCE_OPEN, x)
#define EACW_POW_EACW_CFG_EACW_FOWCE_OPEN_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_FOWCE_OPEN, x)

#define EACW_POW_EACW_CFG_EACW_FOWCE_INIT        BIT(0)
#define EACW_POW_EACW_CFG_EACW_FOWCE_INIT_SET(x)\
	FIEWD_PWEP(EACW_POW_EACW_CFG_EACW_FOWCE_INIT, x)
#define EACW_POW_EACW_CFG_EACW_FOWCE_INIT_GET(x)\
	FIEWD_GET(EACW_POW_EACW_CFG_EACW_FOWCE_INIT, x)

/*      EACW:ES2_STICKY:SEC_WOOKUP_STICKY */
#define EACW_SEC_WOOKUP_STICKY(w) __WEG(TAWGET_EACW,\
					0, 1, 118696, 0, 1, 8, 0, w, 2, 4)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY BIT(7)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP_7TUPWE_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY BIT(6)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY BIT(5)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY BIT(4)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY BIT(3)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY BIT(2)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_IP4_OTHEW_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY BIT(1)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_AWP_STICKY, x)

#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY BIT(0)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_SET(x)\
	FIEWD_PWEP(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)
#define EACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY_GET(x)\
	FIEWD_GET(EACW_SEC_WOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY, x)

/*      EACW:WAM_CTWW:WAM_INIT */
#define EACW_WAM_INIT             __WEG(TAWGET_EACW,\
					0, 1, 118736, 0, 1, 4, 0, 0, 1, 4)

#define EACW_WAM_INIT_WAM_INIT                   BIT(1)
#define EACW_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(EACW_WAM_INIT_WAM_INIT, x)
#define EACW_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(EACW_WAM_INIT_WAM_INIT, x)

#define EACW_WAM_INIT_WAM_CFG_HOOK               BIT(0)
#define EACW_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(EACW_WAM_INIT_WAM_CFG_HOOK, x)
#define EACW_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(EACW_WAM_INIT_WAM_CFG_HOOK, x)

/*      FDMA:FDMA:FDMA_CH_ACTIVATE */
#define FDMA_CH_ACTIVATE          __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 0, 0, 1, 4)

#define FDMA_CH_ACTIVATE_CH_ACTIVATE             GENMASK(7, 0)
#define FDMA_CH_ACTIVATE_CH_ACTIVATE_SET(x)\
	FIEWD_PWEP(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)
#define FDMA_CH_ACTIVATE_CH_ACTIVATE_GET(x)\
	FIEWD_GET(FDMA_CH_ACTIVATE_CH_ACTIVATE, x)

/*      FDMA:FDMA:FDMA_CH_WEWOAD */
#define FDMA_CH_WEWOAD            __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 4, 0, 1, 4)

#define FDMA_CH_WEWOAD_CH_WEWOAD                 GENMASK(7, 0)
#define FDMA_CH_WEWOAD_CH_WEWOAD_SET(x)\
	FIEWD_PWEP(FDMA_CH_WEWOAD_CH_WEWOAD, x)
#define FDMA_CH_WEWOAD_CH_WEWOAD_GET(x)\
	FIEWD_GET(FDMA_CH_WEWOAD_CH_WEWOAD, x)

/*      FDMA:FDMA:FDMA_CH_DISABWE */
#define FDMA_CH_DISABWE           __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 8, 0, 1, 4)

#define FDMA_CH_DISABWE_CH_DISABWE               GENMASK(7, 0)
#define FDMA_CH_DISABWE_CH_DISABWE_SET(x)\
	FIEWD_PWEP(FDMA_CH_DISABWE_CH_DISABWE, x)
#define FDMA_CH_DISABWE_CH_DISABWE_GET(x)\
	FIEWD_GET(FDMA_CH_DISABWE_CH_DISABWE, x)

/*      FDMA:FDMA:FDMA_DCB_WWP */
#define FDMA_DCB_WWP(w)           __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 52, w, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_WWP1 */
#define FDMA_DCB_WWP1(w)          __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 84, w, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_WWP_PWEV */
#define FDMA_DCB_WWP_PWEV(w)      __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 116, w, 8, 4)

/*      FDMA:FDMA:FDMA_DCB_WWP_PWEV1 */
#define FDMA_DCB_WWP_PWEV1(w)     __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 148, w, 8, 4)

/*      FDMA:FDMA:FDMA_CH_CFG */
#define FDMA_CH_CFG(w)            __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 224, w, 8, 4)

#define FDMA_CH_CFG_CH_XTW_STATUS_MODE           BIT(7)
#define FDMA_CH_CFG_CH_XTW_STATUS_MODE_SET(x)\
	FIEWD_PWEP(FDMA_CH_CFG_CH_XTW_STATUS_MODE, x)
#define FDMA_CH_CFG_CH_XTW_STATUS_MODE_GET(x)\
	FIEWD_GET(FDMA_CH_CFG_CH_XTW_STATUS_MODE, x)

#define FDMA_CH_CFG_CH_INTW_DB_EOF_ONWY          BIT(6)
#define FDMA_CH_CFG_CH_INTW_DB_EOF_ONWY_SET(x)\
	FIEWD_PWEP(FDMA_CH_CFG_CH_INTW_DB_EOF_ONWY, x)
#define FDMA_CH_CFG_CH_INTW_DB_EOF_ONWY_GET(x)\
	FIEWD_GET(FDMA_CH_CFG_CH_INTW_DB_EOF_ONWY, x)

#define FDMA_CH_CFG_CH_INJ_POWT                  BIT(5)
#define FDMA_CH_CFG_CH_INJ_POWT_SET(x)\
	FIEWD_PWEP(FDMA_CH_CFG_CH_INJ_POWT, x)
#define FDMA_CH_CFG_CH_INJ_POWT_GET(x)\
	FIEWD_GET(FDMA_CH_CFG_CH_INJ_POWT, x)

#define FDMA_CH_CFG_CH_DCB_DB_CNT                GENMASK(4, 1)
#define FDMA_CH_CFG_CH_DCB_DB_CNT_SET(x)\
	FIEWD_PWEP(FDMA_CH_CFG_CH_DCB_DB_CNT, x)
#define FDMA_CH_CFG_CH_DCB_DB_CNT_GET(x)\
	FIEWD_GET(FDMA_CH_CFG_CH_DCB_DB_CNT, x)

#define FDMA_CH_CFG_CH_MEM                       BIT(0)
#define FDMA_CH_CFG_CH_MEM_SET(x)\
	FIEWD_PWEP(FDMA_CH_CFG_CH_MEM, x)
#define FDMA_CH_CFG_CH_MEM_GET(x)\
	FIEWD_GET(FDMA_CH_CFG_CH_MEM, x)

/*      FDMA:FDMA:FDMA_CH_TWANSWATE */
#define FDMA_CH_TWANSWATE(w)      __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 256, w, 8, 4)

#define FDMA_CH_TWANSWATE_OFFSET                 GENMASK(15, 0)
#define FDMA_CH_TWANSWATE_OFFSET_SET(x)\
	FIEWD_PWEP(FDMA_CH_TWANSWATE_OFFSET, x)
#define FDMA_CH_TWANSWATE_OFFSET_GET(x)\
	FIEWD_GET(FDMA_CH_TWANSWATE_OFFSET, x)

/*      FDMA:FDMA:FDMA_XTW_CFG */
#define FDMA_XTW_CFG              __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 364, 0, 1, 4)

#define FDMA_XTW_CFG_XTW_FIFO_WM                 GENMASK(15, 11)
#define FDMA_XTW_CFG_XTW_FIFO_WM_SET(x)\
	FIEWD_PWEP(FDMA_XTW_CFG_XTW_FIFO_WM, x)
#define FDMA_XTW_CFG_XTW_FIFO_WM_GET(x)\
	FIEWD_GET(FDMA_XTW_CFG_XTW_FIFO_WM, x)

#define FDMA_XTW_CFG_XTW_AWB_SAT                 GENMASK(10, 0)
#define FDMA_XTW_CFG_XTW_AWB_SAT_SET(x)\
	FIEWD_PWEP(FDMA_XTW_CFG_XTW_AWB_SAT, x)
#define FDMA_XTW_CFG_XTW_AWB_SAT_GET(x)\
	FIEWD_GET(FDMA_XTW_CFG_XTW_AWB_SAT, x)

/*      FDMA:FDMA:FDMA_POWT_CTWW */
#define FDMA_POWT_CTWW(w)         __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 376, w, 2, 4)

#define FDMA_POWT_CTWW_INJ_STOP                  BIT(4)
#define FDMA_POWT_CTWW_INJ_STOP_SET(x)\
	FIEWD_PWEP(FDMA_POWT_CTWW_INJ_STOP, x)
#define FDMA_POWT_CTWW_INJ_STOP_GET(x)\
	FIEWD_GET(FDMA_POWT_CTWW_INJ_STOP, x)

#define FDMA_POWT_CTWW_INJ_STOP_FOWCE            BIT(3)
#define FDMA_POWT_CTWW_INJ_STOP_FOWCE_SET(x)\
	FIEWD_PWEP(FDMA_POWT_CTWW_INJ_STOP_FOWCE, x)
#define FDMA_POWT_CTWW_INJ_STOP_FOWCE_GET(x)\
	FIEWD_GET(FDMA_POWT_CTWW_INJ_STOP_FOWCE, x)

#define FDMA_POWT_CTWW_XTW_STOP                  BIT(2)
#define FDMA_POWT_CTWW_XTW_STOP_SET(x)\
	FIEWD_PWEP(FDMA_POWT_CTWW_XTW_STOP, x)
#define FDMA_POWT_CTWW_XTW_STOP_GET(x)\
	FIEWD_GET(FDMA_POWT_CTWW_XTW_STOP, x)

#define FDMA_POWT_CTWW_XTW_BUF_IS_EMPTY          BIT(1)
#define FDMA_POWT_CTWW_XTW_BUF_IS_EMPTY_SET(x)\
	FIEWD_PWEP(FDMA_POWT_CTWW_XTW_BUF_IS_EMPTY, x)
#define FDMA_POWT_CTWW_XTW_BUF_IS_EMPTY_GET(x)\
	FIEWD_GET(FDMA_POWT_CTWW_XTW_BUF_IS_EMPTY, x)

#define FDMA_POWT_CTWW_XTW_BUF_WST               BIT(0)
#define FDMA_POWT_CTWW_XTW_BUF_WST_SET(x)\
	FIEWD_PWEP(FDMA_POWT_CTWW_XTW_BUF_WST, x)
#define FDMA_POWT_CTWW_XTW_BUF_WST_GET(x)\
	FIEWD_GET(FDMA_POWT_CTWW_XTW_BUF_WST, x)

/*      FDMA:FDMA:FDMA_INTW_DCB */
#define FDMA_INTW_DCB             __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 384, 0, 1, 4)

#define FDMA_INTW_DCB_INTW_DCB                   GENMASK(7, 0)
#define FDMA_INTW_DCB_INTW_DCB_SET(x)\
	FIEWD_PWEP(FDMA_INTW_DCB_INTW_DCB, x)
#define FDMA_INTW_DCB_INTW_DCB_GET(x)\
	FIEWD_GET(FDMA_INTW_DCB_INTW_DCB, x)

/*      FDMA:FDMA:FDMA_INTW_DCB_ENA */
#define FDMA_INTW_DCB_ENA         __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 388, 0, 1, 4)

#define FDMA_INTW_DCB_ENA_INTW_DCB_ENA           GENMASK(7, 0)
#define FDMA_INTW_DCB_ENA_INTW_DCB_ENA_SET(x)\
	FIEWD_PWEP(FDMA_INTW_DCB_ENA_INTW_DCB_ENA, x)
#define FDMA_INTW_DCB_ENA_INTW_DCB_ENA_GET(x)\
	FIEWD_GET(FDMA_INTW_DCB_ENA_INTW_DCB_ENA, x)

/*      FDMA:FDMA:FDMA_INTW_DB */
#define FDMA_INTW_DB              __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 392, 0, 1, 4)

#define FDMA_INTW_DB_INTW_DB                     GENMASK(7, 0)
#define FDMA_INTW_DB_INTW_DB_SET(x)\
	FIEWD_PWEP(FDMA_INTW_DB_INTW_DB, x)
#define FDMA_INTW_DB_INTW_DB_GET(x)\
	FIEWD_GET(FDMA_INTW_DB_INTW_DB, x)

/*      FDMA:FDMA:FDMA_INTW_DB_ENA */
#define FDMA_INTW_DB_ENA          __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 396, 0, 1, 4)

#define FDMA_INTW_DB_ENA_INTW_DB_ENA             GENMASK(7, 0)
#define FDMA_INTW_DB_ENA_INTW_DB_ENA_SET(x)\
	FIEWD_PWEP(FDMA_INTW_DB_ENA_INTW_DB_ENA, x)
#define FDMA_INTW_DB_ENA_INTW_DB_ENA_GET(x)\
	FIEWD_GET(FDMA_INTW_DB_ENA_INTW_DB_ENA, x)

/*      FDMA:FDMA:FDMA_INTW_EWW */
#define FDMA_INTW_EWW             __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 400, 0, 1, 4)

#define FDMA_INTW_EWW_INTW_POWT_EWW              GENMASK(9, 8)
#define FDMA_INTW_EWW_INTW_POWT_EWW_SET(x)\
	FIEWD_PWEP(FDMA_INTW_EWW_INTW_POWT_EWW, x)
#define FDMA_INTW_EWW_INTW_POWT_EWW_GET(x)\
	FIEWD_GET(FDMA_INTW_EWW_INTW_POWT_EWW, x)

#define FDMA_INTW_EWW_INTW_CH_EWW                GENMASK(7, 0)
#define FDMA_INTW_EWW_INTW_CH_EWW_SET(x)\
	FIEWD_PWEP(FDMA_INTW_EWW_INTW_CH_EWW, x)
#define FDMA_INTW_EWW_INTW_CH_EWW_GET(x)\
	FIEWD_GET(FDMA_INTW_EWW_INTW_CH_EWW, x)

/*      FDMA:FDMA:FDMA_EWWOWS */
#define FDMA_EWWOWS               __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 412, 0, 1, 4)

#define FDMA_EWWOWS_EWW_XTW_WW                   GENMASK(31, 30)
#define FDMA_EWWOWS_EWW_XTW_WW_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_XTW_WW, x)
#define FDMA_EWWOWS_EWW_XTW_WW_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_XTW_WW, x)

#define FDMA_EWWOWS_EWW_XTW_OVF                  GENMASK(29, 28)
#define FDMA_EWWOWS_EWW_XTW_OVF_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_XTW_OVF, x)
#define FDMA_EWWOWS_EWW_XTW_OVF_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_XTW_OVF, x)

#define FDMA_EWWOWS_EWW_XTW_TAXI32_OVF           GENMASK(27, 26)
#define FDMA_EWWOWS_EWW_XTW_TAXI32_OVF_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_XTW_TAXI32_OVF, x)
#define FDMA_EWWOWS_EWW_XTW_TAXI32_OVF_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_XTW_TAXI32_OVF, x)

#define FDMA_EWWOWS_EWW_DCB_XTW_DATAW            GENMASK(25, 24)
#define FDMA_EWWOWS_EWW_DCB_XTW_DATAW_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_DCB_XTW_DATAW, x)
#define FDMA_EWWOWS_EWW_DCB_XTW_DATAW_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_DCB_XTW_DATAW, x)

#define FDMA_EWWOWS_EWW_DCB_WD                   GENMASK(23, 16)
#define FDMA_EWWOWS_EWW_DCB_WD_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_DCB_WD, x)
#define FDMA_EWWOWS_EWW_DCB_WD_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_DCB_WD, x)

#define FDMA_EWWOWS_EWW_INJ_WD                   GENMASK(15, 10)
#define FDMA_EWWOWS_EWW_INJ_WD_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_INJ_WD, x)
#define FDMA_EWWOWS_EWW_INJ_WD_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_INJ_WD, x)

#define FDMA_EWWOWS_EWW_INJ_OUT_OF_SYNC          GENMASK(9, 8)
#define FDMA_EWWOWS_EWW_INJ_OUT_OF_SYNC_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_INJ_OUT_OF_SYNC, x)
#define FDMA_EWWOWS_EWW_INJ_OUT_OF_SYNC_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_INJ_OUT_OF_SYNC, x)

#define FDMA_EWWOWS_EWW_CH_WW                    GENMASK(7, 0)
#define FDMA_EWWOWS_EWW_CH_WW_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_EWW_CH_WW, x)
#define FDMA_EWWOWS_EWW_CH_WW_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_EWW_CH_WW, x)

/*      FDMA:FDMA:FDMA_EWWOWS_2 */
#define FDMA_EWWOWS_2             __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 416, 0, 1, 4)

#define FDMA_EWWOWS_2_EWW_XTW_FWAG               GENMASK(1, 0)
#define FDMA_EWWOWS_2_EWW_XTW_FWAG_SET(x)\
	FIEWD_PWEP(FDMA_EWWOWS_2_EWW_XTW_FWAG, x)
#define FDMA_EWWOWS_2_EWW_XTW_FWAG_GET(x)\
	FIEWD_GET(FDMA_EWWOWS_2_EWW_XTW_FWAG, x)

/*      FDMA:FDMA:FDMA_CTWW */
#define FDMA_CTWW                 __WEG(TAWGET_FDMA,\
					0, 1, 8, 0, 1, 428, 424, 0, 1, 4)

#define FDMA_CTWW_NWESET                         BIT(0)
#define FDMA_CTWW_NWESET_SET(x)\
	FIEWD_PWEP(FDMA_CTWW_NWESET, x)
#define FDMA_CTWW_NWESET_GET(x)\
	FIEWD_GET(FDMA_CTWW_NWESET, x)

/*      DEVCPU_GCB:CHIP_WEGS:CHIP_ID */
#define GCB_CHIP_ID               __WEG(TAWGET_GCB,\
					0, 1, 0, 0, 1, 424, 0, 0, 1, 4)

#define GCB_CHIP_ID_WEV_ID                       GENMASK(31, 28)
#define GCB_CHIP_ID_WEV_ID_SET(x)\
	FIEWD_PWEP(GCB_CHIP_ID_WEV_ID, x)
#define GCB_CHIP_ID_WEV_ID_GET(x)\
	FIEWD_GET(GCB_CHIP_ID_WEV_ID, x)

#define GCB_CHIP_ID_PAWT_ID                      GENMASK(27, 12)
#define GCB_CHIP_ID_PAWT_ID_SET(x)\
	FIEWD_PWEP(GCB_CHIP_ID_PAWT_ID, x)
#define GCB_CHIP_ID_PAWT_ID_GET(x)\
	FIEWD_GET(GCB_CHIP_ID_PAWT_ID, x)

#define GCB_CHIP_ID_MFG_ID                       GENMASK(11, 1)
#define GCB_CHIP_ID_MFG_ID_SET(x)\
	FIEWD_PWEP(GCB_CHIP_ID_MFG_ID, x)
#define GCB_CHIP_ID_MFG_ID_GET(x)\
	FIEWD_GET(GCB_CHIP_ID_MFG_ID, x)

#define GCB_CHIP_ID_ONE                          BIT(0)
#define GCB_CHIP_ID_ONE_SET(x)\
	FIEWD_PWEP(GCB_CHIP_ID_ONE, x)
#define GCB_CHIP_ID_ONE_GET(x)\
	FIEWD_GET(GCB_CHIP_ID_ONE, x)

/*      DEVCPU_GCB:CHIP_WEGS:SOFT_WST */
#define GCB_SOFT_WST              __WEG(TAWGET_GCB,\
					0, 1, 0, 0, 1, 424, 8, 0, 1, 4)

#define GCB_SOFT_WST_SOFT_NON_CFG_WST            BIT(2)
#define GCB_SOFT_WST_SOFT_NON_CFG_WST_SET(x)\
	FIEWD_PWEP(GCB_SOFT_WST_SOFT_NON_CFG_WST, x)
#define GCB_SOFT_WST_SOFT_NON_CFG_WST_GET(x)\
	FIEWD_GET(GCB_SOFT_WST_SOFT_NON_CFG_WST, x)

#define GCB_SOFT_WST_SOFT_SWC_WST                BIT(1)
#define GCB_SOFT_WST_SOFT_SWC_WST_SET(x)\
	FIEWD_PWEP(GCB_SOFT_WST_SOFT_SWC_WST, x)
#define GCB_SOFT_WST_SOFT_SWC_WST_GET(x)\
	FIEWD_GET(GCB_SOFT_WST_SOFT_SWC_WST, x)

#define GCB_SOFT_WST_SOFT_CHIP_WST               BIT(0)
#define GCB_SOFT_WST_SOFT_CHIP_WST_SET(x)\
	FIEWD_PWEP(GCB_SOFT_WST_SOFT_CHIP_WST, x)
#define GCB_SOFT_WST_SOFT_CHIP_WST_GET(x)\
	FIEWD_GET(GCB_SOFT_WST_SOFT_CHIP_WST, x)

/*      DEVCPU_GCB:CHIP_WEGS:HW_SGPIO_SD_CFG */
#define GCB_HW_SGPIO_SD_CFG       __WEG(TAWGET_GCB,\
					0, 1, 0, 0, 1, 424, 20, 0, 1, 4)

#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA          BIT(1)
#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA_SET(x)\
	FIEWD_PWEP(GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA, x)
#define GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA_GET(x)\
	FIEWD_GET(GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA, x)

#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEW           BIT(0)
#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEW_SET(x)\
	FIEWD_PWEP(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEW, x)
#define GCB_HW_SGPIO_SD_CFG_SD_MAP_SEW_GET(x)\
	FIEWD_GET(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEW, x)

/*      DEVCPU_GCB:CHIP_WEGS:HW_SGPIO_TO_SD_MAP_CFG */
#define GCB_HW_SGPIO_TO_SD_MAP_CFG(w) __WEG(TAWGET_GCB,\
					0, 1, 0, 0, 1, 424, 24, w, 65, 4)

#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEW GENMASK(8, 0)
#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEW_SET(x)\
	FIEWD_PWEP(GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEW, x)
#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEW_GET(x)\
	FIEWD_GET(GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEW, x)

/*      DEVCPU_GCB:SIO_CTWW:SIO_CWOCK */
#define GCB_SIO_CWOCK(g)          __WEG(TAWGET_GCB,\
					0, 1, 876, g, 3, 280, 20, 0, 1, 4)

#define GCB_SIO_CWOCK_SIO_CWK_FWEQ               GENMASK(19, 8)
#define GCB_SIO_CWOCK_SIO_CWK_FWEQ_SET(x)\
	FIEWD_PWEP(GCB_SIO_CWOCK_SIO_CWK_FWEQ, x)
#define GCB_SIO_CWOCK_SIO_CWK_FWEQ_GET(x)\
	FIEWD_GET(GCB_SIO_CWOCK_SIO_CWK_FWEQ, x)

#define GCB_SIO_CWOCK_SYS_CWK_PEWIOD             GENMASK(7, 0)
#define GCB_SIO_CWOCK_SYS_CWK_PEWIOD_SET(x)\
	FIEWD_PWEP(GCB_SIO_CWOCK_SYS_CWK_PEWIOD, x)
#define GCB_SIO_CWOCK_SYS_CWK_PEWIOD_GET(x)\
	FIEWD_GET(GCB_SIO_CWOCK_SYS_CWK_PEWIOD, x)

/*      HSCH:HSCH_CFG:CIW_CFG */
#define HSCH_CIW_CFG(g)           __WEG(TAWGET_HSCH,\
					0, 1, 0, g, 5040, 32, 0, 0, 1, 4)

#define HSCH_CIW_CFG_CIW_WATE                    GENMASK(22, 6)
#define HSCH_CIW_CFG_CIW_WATE_SET(x)\
	FIEWD_PWEP(HSCH_CIW_CFG_CIW_WATE, x)
#define HSCH_CIW_CFG_CIW_WATE_GET(x)\
	FIEWD_GET(HSCH_CIW_CFG_CIW_WATE, x)

#define HSCH_CIW_CFG_CIW_BUWST                   GENMASK(5, 0)
#define HSCH_CIW_CFG_CIW_BUWST_SET(x)\
	FIEWD_PWEP(HSCH_CIW_CFG_CIW_BUWST, x)
#define HSCH_CIW_CFG_CIW_BUWST_GET(x)\
	FIEWD_GET(HSCH_CIW_CFG_CIW_BUWST, x)

/*      HSCH:HSCH_CFG:EIW_CFG */
#define HSCH_EIW_CFG(g)           __WEG(TAWGET_HSCH,\
					0, 1, 0, g, 5040, 32, 4, 0, 1, 4)

#define HSCH_EIW_CFG_EIW_WATE                    GENMASK(22, 6)
#define HSCH_EIW_CFG_EIW_WATE_SET(x)\
	FIEWD_PWEP(HSCH_EIW_CFG_EIW_WATE, x)
#define HSCH_EIW_CFG_EIW_WATE_GET(x)\
	FIEWD_GET(HSCH_EIW_CFG_EIW_WATE, x)

#define HSCH_EIW_CFG_EIW_BUWST                   GENMASK(5, 0)
#define HSCH_EIW_CFG_EIW_BUWST_SET(x)\
	FIEWD_PWEP(HSCH_EIW_CFG_EIW_BUWST, x)
#define HSCH_EIW_CFG_EIW_BUWST_GET(x)\
	FIEWD_GET(HSCH_EIW_CFG_EIW_BUWST, x)

/*      HSCH:HSCH_CFG:SE_CFG */
#define HSCH_SE_CFG(g)            __WEG(TAWGET_HSCH,\
					0, 1, 0, g, 5040, 32, 8, 0, 1, 4)

#define HSCH_SE_CFG_SE_DWWW_CNT                  GENMASK(12, 6)
#define HSCH_SE_CFG_SE_DWWW_CNT_SET(x)\
	FIEWD_PWEP(HSCH_SE_CFG_SE_DWWW_CNT, x)
#define HSCH_SE_CFG_SE_DWWW_CNT_GET(x)\
	FIEWD_GET(HSCH_SE_CFG_SE_DWWW_CNT, x)

#define HSCH_SE_CFG_SE_AVB_ENA                   BIT(5)
#define HSCH_SE_CFG_SE_AVB_ENA_SET(x)\
	FIEWD_PWEP(HSCH_SE_CFG_SE_AVB_ENA, x)
#define HSCH_SE_CFG_SE_AVB_ENA_GET(x)\
	FIEWD_GET(HSCH_SE_CFG_SE_AVB_ENA, x)

#define HSCH_SE_CFG_SE_FWM_MODE                  GENMASK(4, 3)
#define HSCH_SE_CFG_SE_FWM_MODE_SET(x)\
	FIEWD_PWEP(HSCH_SE_CFG_SE_FWM_MODE, x)
#define HSCH_SE_CFG_SE_FWM_MODE_GET(x)\
	FIEWD_GET(HSCH_SE_CFG_SE_FWM_MODE, x)

#define HSCH_SE_CFG_SE_DWWW_FWM_MODE             GENMASK(2, 1)
#define HSCH_SE_CFG_SE_DWWW_FWM_MODE_SET(x)\
	FIEWD_PWEP(HSCH_SE_CFG_SE_DWWW_FWM_MODE, x)
#define HSCH_SE_CFG_SE_DWWW_FWM_MODE_GET(x)\
	FIEWD_GET(HSCH_SE_CFG_SE_DWWW_FWM_MODE, x)

#define HSCH_SE_CFG_SE_STOP                      BIT(0)
#define HSCH_SE_CFG_SE_STOP_SET(x)\
	FIEWD_PWEP(HSCH_SE_CFG_SE_STOP, x)
#define HSCH_SE_CFG_SE_STOP_GET(x)\
	FIEWD_GET(HSCH_SE_CFG_SE_STOP, x)

/*      HSCH:HSCH_CFG:SE_CONNECT */
#define HSCH_SE_CONNECT(g)        __WEG(TAWGET_HSCH,\
					0, 1, 0, g, 5040, 32, 12, 0, 1, 4)

#define HSCH_SE_CONNECT_SE_WEAK_WINK             GENMASK(15, 0)
#define HSCH_SE_CONNECT_SE_WEAK_WINK_SET(x)\
	FIEWD_PWEP(HSCH_SE_CONNECT_SE_WEAK_WINK, x)
#define HSCH_SE_CONNECT_SE_WEAK_WINK_GET(x)\
	FIEWD_GET(HSCH_SE_CONNECT_SE_WEAK_WINK, x)

/*      HSCH:HSCH_CFG:SE_DWB_SENSE */
#define HSCH_SE_DWB_SENSE(g)      __WEG(TAWGET_HSCH,\
					0, 1, 0, g, 5040, 32, 16, 0, 1, 4)

#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO            GENMASK(12, 10)
#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO_SET(x)\
	FIEWD_PWEP(HSCH_SE_DWB_SENSE_SE_DWB_PWIO, x)
#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO_GET(x)\
	FIEWD_GET(HSCH_SE_DWB_SENSE_SE_DWB_PWIO, x)

#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT           GENMASK(9, 3)
#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_SET(x)\
	FIEWD_PWEP(HSCH_SE_DWB_SENSE_SE_DWB_DPOWT, x)
#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_GET(x)\
	FIEWD_GET(HSCH_SE_DWB_SENSE_SE_DWB_DPOWT, x)

#define HSCH_SE_DWB_SENSE_SE_DWB_SE_ENA          BIT(2)
#define HSCH_SE_DWB_SENSE_SE_DWB_SE_ENA_SET(x)\
	FIEWD_PWEP(HSCH_SE_DWB_SENSE_SE_DWB_SE_ENA, x)
#define HSCH_SE_DWB_SENSE_SE_DWB_SE_ENA_GET(x)\
	FIEWD_GET(HSCH_SE_DWB_SENSE_SE_DWB_SE_ENA, x)

#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO_ENA        BIT(1)
#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO_ENA_SET(x)\
	FIEWD_PWEP(HSCH_SE_DWB_SENSE_SE_DWB_PWIO_ENA, x)
#define HSCH_SE_DWB_SENSE_SE_DWB_PWIO_ENA_GET(x)\
	FIEWD_GET(HSCH_SE_DWB_SENSE_SE_DWB_PWIO_ENA, x)

#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_ENA       BIT(0)
#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_ENA_SET(x)\
	FIEWD_PWEP(HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_ENA, x)
#define HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_ENA_GET(x)\
	FIEWD_GET(HSCH_SE_DWB_SENSE_SE_DWB_DPOWT_ENA, x)

/*      HSCH:HSCH_DWWW:DWWW_ENTWY */
#define HSCH_DWWW_ENTWY(g)        __WEG(TAWGET_HSCH,\
					0, 1, 162816, g, 72, 4, 0, 0, 1, 4)

#define HSCH_DWWW_ENTWY_DWWW_COST                GENMASK(24, 20)
#define HSCH_DWWW_ENTWY_DWWW_COST_SET(x)\
	FIEWD_PWEP(HSCH_DWWW_ENTWY_DWWW_COST, x)
#define HSCH_DWWW_ENTWY_DWWW_COST_GET(x)\
	FIEWD_GET(HSCH_DWWW_ENTWY_DWWW_COST, x)

#define HSCH_DWWW_ENTWY_DWWW_BAWANCE             GENMASK(19, 0)
#define HSCH_DWWW_ENTWY_DWWW_BAWANCE_SET(x)\
	FIEWD_PWEP(HSCH_DWWW_ENTWY_DWWW_BAWANCE, x)
#define HSCH_DWWW_ENTWY_DWWW_BAWANCE_GET(x)\
	FIEWD_GET(HSCH_DWWW_ENTWY_DWWW_BAWANCE, x)

/*      HSCH:HSCH_MISC:HSCH_CFG_CFG */
#define HSCH_HSCH_CFG_CFG         __WEG(TAWGET_HSCH,\
					0, 1, 163104, 0, 1, 648, 284, 0, 1, 4)

#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX             GENMASK(26, 14)
#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_CFG_CFG_CFG_SE_IDX, x)
#define HSCH_HSCH_CFG_CFG_CFG_SE_IDX_GET(x)\
	FIEWD_GET(HSCH_HSCH_CFG_CFG_CFG_SE_IDX, x)

#define HSCH_HSCH_CFG_CFG_HSCH_WAYEW             GENMASK(13, 12)
#define HSCH_HSCH_CFG_CFG_HSCH_WAYEW_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_CFG_CFG_HSCH_WAYEW, x)
#define HSCH_HSCH_CFG_CFG_HSCH_WAYEW_GET(x)\
	FIEWD_GET(HSCH_HSCH_CFG_CFG_HSCH_WAYEW, x)

#define HSCH_HSCH_CFG_CFG_CSW_GWANT              GENMASK(11, 0)
#define HSCH_HSCH_CFG_CFG_CSW_GWANT_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_CFG_CFG_CSW_GWANT, x)
#define HSCH_HSCH_CFG_CFG_CSW_GWANT_GET(x)\
	FIEWD_GET(HSCH_HSCH_CFG_CFG_CSW_GWANT, x)

/*      HSCH:HSCH_MISC:SYS_CWK_PEW */
#define HSCH_SYS_CWK_PEW          __WEG(TAWGET_HSCH,\
					0, 1, 163104, 0, 1, 648, 640, 0, 1, 4)

#define HSCH_SYS_CWK_PEW_100PS                   GENMASK(7, 0)
#define HSCH_SYS_CWK_PEW_100PS_SET(x)\
	FIEWD_PWEP(HSCH_SYS_CWK_PEW_100PS, x)
#define HSCH_SYS_CWK_PEW_100PS_GET(x)\
	FIEWD_GET(HSCH_SYS_CWK_PEW_100PS, x)

/*      HSCH:HSCH_WEAK_WISTS:HSCH_TIMEW_CFG */
#define HSCH_HSCH_TIMEW_CFG(g, w) __WEG(TAWGET_HSCH,\
					0, 1, 161664, g, 4, 32, 0, w, 4, 4)

#define HSCH_HSCH_TIMEW_CFG_WEAK_TIME            GENMASK(17, 0)
#define HSCH_HSCH_TIMEW_CFG_WEAK_TIME_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_TIMEW_CFG_WEAK_TIME, x)
#define HSCH_HSCH_TIMEW_CFG_WEAK_TIME_GET(x)\
	FIEWD_GET(HSCH_HSCH_TIMEW_CFG_WEAK_TIME, x)

/*      HSCH:HSCH_WEAK_WISTS:HSCH_WEAK_CFG */
#define HSCH_HSCH_WEAK_CFG(g, w)  __WEG(TAWGET_HSCH,\
					0, 1, 161664, g, 4, 32, 16, w, 4, 4)

#define HSCH_HSCH_WEAK_CFG_WEAK_FIWST            GENMASK(16, 1)
#define HSCH_HSCH_WEAK_CFG_WEAK_FIWST_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_WEAK_CFG_WEAK_FIWST, x)
#define HSCH_HSCH_WEAK_CFG_WEAK_FIWST_GET(x)\
	FIEWD_GET(HSCH_HSCH_WEAK_CFG_WEAK_FIWST, x)

#define HSCH_HSCH_WEAK_CFG_WEAK_EWW              BIT(0)
#define HSCH_HSCH_WEAK_CFG_WEAK_EWW_SET(x)\
	FIEWD_PWEP(HSCH_HSCH_WEAK_CFG_WEAK_EWW, x)
#define HSCH_HSCH_WEAK_CFG_WEAK_EWW_GET(x)\
	FIEWD_GET(HSCH_HSCH_WEAK_CFG_WEAK_EWW, x)

/*      HSCH:SYSTEM:FWUSH_CTWW */
#define HSCH_FWUSH_CTWW           __WEG(TAWGET_HSCH,\
					0, 1, 184000, 0, 1, 312, 4, 0, 1, 4)

#define HSCH_FWUSH_CTWW_FWUSH_ENA                BIT(27)
#define HSCH_FWUSH_CTWW_FWUSH_ENA_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_ENA, x)
#define HSCH_FWUSH_CTWW_FWUSH_ENA_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_ENA, x)

#define HSCH_FWUSH_CTWW_FWUSH_SWC                BIT(26)
#define HSCH_FWUSH_CTWW_FWUSH_SWC_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_SWC, x)
#define HSCH_FWUSH_CTWW_FWUSH_SWC_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_SWC, x)

#define HSCH_FWUSH_CTWW_FWUSH_DST                BIT(25)
#define HSCH_FWUSH_CTWW_FWUSH_DST_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_DST, x)
#define HSCH_FWUSH_CTWW_FWUSH_DST_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_DST, x)

#define HSCH_FWUSH_CTWW_FWUSH_POWT               GENMASK(24, 18)
#define HSCH_FWUSH_CTWW_FWUSH_POWT_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_POWT, x)
#define HSCH_FWUSH_CTWW_FWUSH_POWT_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_POWT, x)

#define HSCH_FWUSH_CTWW_FWUSH_QUEUE              BIT(17)
#define HSCH_FWUSH_CTWW_FWUSH_QUEUE_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_QUEUE, x)
#define HSCH_FWUSH_CTWW_FWUSH_QUEUE_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_QUEUE, x)

#define HSCH_FWUSH_CTWW_FWUSH_SE                 BIT(16)
#define HSCH_FWUSH_CTWW_FWUSH_SE_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_SE, x)
#define HSCH_FWUSH_CTWW_FWUSH_SE_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_SE, x)

#define HSCH_FWUSH_CTWW_FWUSH_HIEW               GENMASK(15, 0)
#define HSCH_FWUSH_CTWW_FWUSH_HIEW_SET(x)\
	FIEWD_PWEP(HSCH_FWUSH_CTWW_FWUSH_HIEW, x)
#define HSCH_FWUSH_CTWW_FWUSH_HIEW_GET(x)\
	FIEWD_GET(HSCH_FWUSH_CTWW_FWUSH_HIEW, x)

/*      HSCH:SYSTEM:POWT_MODE */
#define HSCH_POWT_MODE(w)         __WEG(TAWGET_HSCH,\
					0, 1, 184000, 0, 1, 312, 8, w, 70, 4)

#define HSCH_POWT_MODE_DEQUEUE_DIS               BIT(4)
#define HSCH_POWT_MODE_DEQUEUE_DIS_SET(x)\
	FIEWD_PWEP(HSCH_POWT_MODE_DEQUEUE_DIS, x)
#define HSCH_POWT_MODE_DEQUEUE_DIS_GET(x)\
	FIEWD_GET(HSCH_POWT_MODE_DEQUEUE_DIS, x)

#define HSCH_POWT_MODE_AGE_DIS                   BIT(3)
#define HSCH_POWT_MODE_AGE_DIS_SET(x)\
	FIEWD_PWEP(HSCH_POWT_MODE_AGE_DIS, x)
#define HSCH_POWT_MODE_AGE_DIS_GET(x)\
	FIEWD_GET(HSCH_POWT_MODE_AGE_DIS, x)

#define HSCH_POWT_MODE_TWUNC_ENA                 BIT(2)
#define HSCH_POWT_MODE_TWUNC_ENA_SET(x)\
	FIEWD_PWEP(HSCH_POWT_MODE_TWUNC_ENA, x)
#define HSCH_POWT_MODE_TWUNC_ENA_GET(x)\
	FIEWD_GET(HSCH_POWT_MODE_TWUNC_ENA, x)

#define HSCH_POWT_MODE_EIW_WEMAWK_ENA            BIT(1)
#define HSCH_POWT_MODE_EIW_WEMAWK_ENA_SET(x)\
	FIEWD_PWEP(HSCH_POWT_MODE_EIW_WEMAWK_ENA, x)
#define HSCH_POWT_MODE_EIW_WEMAWK_ENA_GET(x)\
	FIEWD_GET(HSCH_POWT_MODE_EIW_WEMAWK_ENA, x)

#define HSCH_POWT_MODE_CPU_PWIO_MODE             BIT(0)
#define HSCH_POWT_MODE_CPU_PWIO_MODE_SET(x)\
	FIEWD_PWEP(HSCH_POWT_MODE_CPU_PWIO_MODE, x)
#define HSCH_POWT_MODE_CPU_PWIO_MODE_GET(x)\
	FIEWD_GET(HSCH_POWT_MODE_CPU_PWIO_MODE, x)

/*      HSCH:SYSTEM:OUTB_SHAWE_ENA */
#define HSCH_OUTB_SHAWE_ENA(w)    __WEG(TAWGET_HSCH,\
					0, 1, 184000, 0, 1, 312, 288, w, 5, 4)

#define HSCH_OUTB_SHAWE_ENA_OUTB_SHAWE_ENA       GENMASK(7, 0)
#define HSCH_OUTB_SHAWE_ENA_OUTB_SHAWE_ENA_SET(x)\
	FIEWD_PWEP(HSCH_OUTB_SHAWE_ENA_OUTB_SHAWE_ENA, x)
#define HSCH_OUTB_SHAWE_ENA_OUTB_SHAWE_ENA_GET(x)\
	FIEWD_GET(HSCH_OUTB_SHAWE_ENA_OUTB_SHAWE_ENA, x)

/*      HSCH:MMGT:WESET_CFG */
#define HSCH_WESET_CFG            __WEG(TAWGET_HSCH,\
					0, 1, 162368, 0, 1, 16, 8, 0, 1, 4)

#define HSCH_WESET_CFG_COWE_ENA                  BIT(0)
#define HSCH_WESET_CFG_COWE_ENA_SET(x)\
	FIEWD_PWEP(HSCH_WESET_CFG_COWE_ENA, x)
#define HSCH_WESET_CFG_COWE_ENA_GET(x)\
	FIEWD_GET(HSCH_WESET_CFG_COWE_ENA, x)

/*      HSCH:TAS_CONFIG:TAS_STATEMACHINE_CFG */
#define HSCH_TAS_STATEMACHINE_CFG __WEG(TAWGET_HSCH,\
					0, 1, 162384, 0, 1, 12, 8, 0, 1, 4)

#define HSCH_TAS_STATEMACHINE_CFG_WEVISIT_DWY    GENMASK(7, 0)
#define HSCH_TAS_STATEMACHINE_CFG_WEVISIT_DWY_SET(x)\
	FIEWD_PWEP(HSCH_TAS_STATEMACHINE_CFG_WEVISIT_DWY, x)
#define HSCH_TAS_STATEMACHINE_CFG_WEVISIT_DWY_GET(x)\
	FIEWD_GET(HSCH_TAS_STATEMACHINE_CFG_WEVISIT_DWY, x)

/*      WWN:COMMON:COMMON_ACCESS_CTWW */
#define WWN_COMMON_ACCESS_CTWW    __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 0, 0, 1, 4)

#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_COW GENMASK(21, 20)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_COW_SET(x)\
	FIEWD_PWEP(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_COW, x)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_COW_GET(x)\
	FIEWD_GET(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_COW, x)

#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_TYPE BIT(19)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_TYPE_SET(x)\
	FIEWD_PWEP(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_TYPE, x)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_TYPE_GET(x)\
	FIEWD_GET(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_TYPE, x)

#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_WOW GENMASK(18, 5)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_WOW_SET(x)\
	FIEWD_PWEP(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_WOW, x)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_WOW_GET(x)\
	FIEWD_GET(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_DIWECT_WOW, x)

#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_CMD    GENMASK(4, 1)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_CMD_SET(x)\
	FIEWD_PWEP(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_CMD, x)
#define WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_CMD_GET(x)\
	FIEWD_GET(WWN_COMMON_ACCESS_CTWW_CPU_ACCESS_CMD, x)

#define WWN_COMMON_ACCESS_CTWW_MAC_TABWE_ACCESS_SHOT BIT(0)
#define WWN_COMMON_ACCESS_CTWW_MAC_TABWE_ACCESS_SHOT_SET(x)\
	FIEWD_PWEP(WWN_COMMON_ACCESS_CTWW_MAC_TABWE_ACCESS_SHOT, x)
#define WWN_COMMON_ACCESS_CTWW_MAC_TABWE_ACCESS_SHOT_GET(x)\
	FIEWD_GET(WWN_COMMON_ACCESS_CTWW_MAC_TABWE_ACCESS_SHOT, x)

/*      WWN:COMMON:MAC_ACCESS_CFG_0 */
#define WWN_MAC_ACCESS_CFG_0      __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 4, 0, 1, 4)

#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_FID       GENMASK(28, 16)
#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_FID_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_FID, x)
#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_FID_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_FID, x)

#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_MAC_MSB   GENMASK(15, 0)
#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_MAC_MSB_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_MAC_MSB, x)
#define WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_MAC_MSB_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_0_MAC_ENTWY_MAC_MSB, x)

/*      WWN:COMMON:MAC_ACCESS_CFG_1 */
#define WWN_MAC_ACCESS_CFG_1      __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 8, 0, 1, 4)

/*      WWN:COMMON:MAC_ACCESS_CFG_2 */
#define WWN_MAC_ACCESS_CFG_2      __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 12, 0, 1, 4)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_SWC_KIWW_FWD BIT(28)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_SWC_KIWW_FWD_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_SWC_KIWW_FWD, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_SWC_KIWW_FWD_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_SWC_KIWW_FWD, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_NXT_WWN_AWW BIT(27)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_NXT_WWN_AWW_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_NXT_WWN_AWW, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_NXT_WWN_AWW_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_NXT_WWN_AWW, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_QU    GENMASK(26, 24)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_QU_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_QU, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_QU_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_QU, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_COPY  BIT(23)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_COPY_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_COPY, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_COPY_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_CPU_COPY, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWAN_IGNOWE BIT(22)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWAN_IGNOWE_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWAN_IGNOWE, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWAN_IGNOWE_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWAN_IGNOWE, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_MIWWOW    BIT(21)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_MIWWOW_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_MIWWOW, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_MIWWOW_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_MIWWOW, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_FWAG  GENMASK(20, 19)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_FWAG_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_FWAG, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_FWAG_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_FWAG, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_INTEWVAW GENMASK(18, 17)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_INTEWVAW_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_INTEWVAW, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_INTEWVAW_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_AGE_INTEWVAW, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_WOCKED    BIT(16)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_WOCKED_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_WOCKED, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_WOCKED_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_WOCKED, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWD       BIT(15)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWD_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWD, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWD_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_VWD, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_TYPE GENMASK(14, 12)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_TYPE_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_TYPE, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_TYPE_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_TYPE, x)

#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW      GENMASK(11, 0)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW, x)
#define WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_2_MAC_ENTWY_ADDW, x)

/*      WWN:COMMON:MAC_ACCESS_CFG_3 */
#define WWN_MAC_ACCESS_CFG_3      __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 16, 0, 1, 4)

#define WWN_MAC_ACCESS_CFG_3_MAC_ENTWY_ISDX_WIMIT_IDX GENMASK(10, 0)
#define WWN_MAC_ACCESS_CFG_3_MAC_ENTWY_ISDX_WIMIT_IDX_SET(x)\
	FIEWD_PWEP(WWN_MAC_ACCESS_CFG_3_MAC_ENTWY_ISDX_WIMIT_IDX, x)
#define WWN_MAC_ACCESS_CFG_3_MAC_ENTWY_ISDX_WIMIT_IDX_GET(x)\
	FIEWD_GET(WWN_MAC_ACCESS_CFG_3_MAC_ENTWY_ISDX_WIMIT_IDX, x)

/*      WWN:COMMON:SCAN_NEXT_CFG */
#define WWN_SCAN_NEXT_CFG         __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 20, 0, 1, 4)

#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FWAG_UPDATE_SEW GENMASK(21, 19)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FWAG_UPDATE_SEW_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_AGE_FWAG_UPDATE_SEW, x)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FWAG_UPDATE_SEW_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_AGE_FWAG_UPDATE_SEW, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NXT_WWN_AWW_UPDATE_SEW GENMASK(18, 17)
#define WWN_SCAN_NEXT_CFG_SCAN_NXT_WWN_AWW_UPDATE_SEW_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NXT_WWN_AWW_UPDATE_SEW, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NXT_WWN_AWW_UPDATE_SEW_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NXT_WWN_AWW_UPDATE_SEW, x)

#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FIWTEW_SEW    GENMASK(16, 15)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FIWTEW_SEW_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_AGE_FIWTEW_SEW, x)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_FIWTEW_SEW_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_AGE_FIWTEW_SEW, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA BIT(14)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA, x)

#define WWN_SCAN_NEXT_CFG_NXT_WWN_AWW_FIWTEW_ENA BIT(13)
#define WWN_SCAN_NEXT_CFG_NXT_WWN_AWW_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_NXT_WWN_AWW_FIWTEW_ENA, x)
#define WWN_SCAN_NEXT_CFG_NXT_WWN_AWW_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_NXT_WWN_AWW_FIWTEW_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_USE_POWT_FIWTEW_ENA BIT(12)
#define WWN_SCAN_NEXT_CFG_SCAN_USE_POWT_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_USE_POWT_FIWTEW_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_USE_POWT_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_USE_POWT_FIWTEW_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_WEMOVE_FOUND_ENA BIT(11)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_WEMOVE_FOUND_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_WEMOVE_FOUND_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_WEMOVE_FOUND_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_WEMOVE_FOUND_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIW_FOUND_ENA BIT(10)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIW_FOUND_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIW_FOUND_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIW_FOUND_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIW_FOUND_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA BIT(9)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONWY_ENA BIT(8)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONWY_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONWY_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONWY_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONWY_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_IGNOWE_WOCKED_ENA BIT(7)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_IGNOWE_WOCKED_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_NEXT_IGNOWE_WOCKED_ENA, x)
#define WWN_SCAN_NEXT_CFG_SCAN_NEXT_IGNOWE_WOCKED_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_NEXT_IGNOWE_WOCKED_ENA, x)

#define WWN_SCAN_NEXT_CFG_SCAN_AGE_INTEWVAW_MASK GENMASK(6, 3)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_INTEWVAW_MASK_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_SCAN_AGE_INTEWVAW_MASK, x)
#define WWN_SCAN_NEXT_CFG_SCAN_AGE_INTEWVAW_MASK_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_SCAN_AGE_INTEWVAW_MASK, x)

#define WWN_SCAN_NEXT_CFG_ISDX_WIMIT_IDX_FIWTEW_ENA BIT(2)
#define WWN_SCAN_NEXT_CFG_ISDX_WIMIT_IDX_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_ISDX_WIMIT_IDX_FIWTEW_ENA, x)
#define WWN_SCAN_NEXT_CFG_ISDX_WIMIT_IDX_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_ISDX_WIMIT_IDX_FIWTEW_ENA, x)

#define WWN_SCAN_NEXT_CFG_FID_FIWTEW_ENA         BIT(1)
#define WWN_SCAN_NEXT_CFG_FID_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_FID_FIWTEW_ENA, x)
#define WWN_SCAN_NEXT_CFG_FID_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_FID_FIWTEW_ENA, x)

#define WWN_SCAN_NEXT_CFG_ADDW_FIWTEW_ENA        BIT(0)
#define WWN_SCAN_NEXT_CFG_ADDW_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_ADDW_FIWTEW_ENA, x)
#define WWN_SCAN_NEXT_CFG_ADDW_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_ADDW_FIWTEW_ENA, x)

/*      WWN:COMMON:SCAN_NEXT_CFG_1 */
#define WWN_SCAN_NEXT_CFG_1       __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 24, 0, 1, 4)

#define WWN_SCAN_NEXT_CFG_1_POWT_MOVE_NEW_ADDW   GENMASK(30, 16)
#define WWN_SCAN_NEXT_CFG_1_POWT_MOVE_NEW_ADDW_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_1_POWT_MOVE_NEW_ADDW, x)
#define WWN_SCAN_NEXT_CFG_1_POWT_MOVE_NEW_ADDW_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_1_POWT_MOVE_NEW_ADDW, x)

#define WWN_SCAN_NEXT_CFG_1_SCAN_ENTWY_ADDW_MASK GENMASK(14, 0)
#define WWN_SCAN_NEXT_CFG_1_SCAN_ENTWY_ADDW_MASK_SET(x)\
	FIEWD_PWEP(WWN_SCAN_NEXT_CFG_1_SCAN_ENTWY_ADDW_MASK, x)
#define WWN_SCAN_NEXT_CFG_1_SCAN_ENTWY_ADDW_MASK_GET(x)\
	FIEWD_GET(WWN_SCAN_NEXT_CFG_1_SCAN_ENTWY_ADDW_MASK, x)

/*      WWN:COMMON:AUTOAGE_CFG */
#define WWN_AUTOAGE_CFG(w)        __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 36, w, 4, 4)

#define WWN_AUTOAGE_CFG_UNIT_SIZE                GENMASK(29, 28)
#define WWN_AUTOAGE_CFG_UNIT_SIZE_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_UNIT_SIZE, x)
#define WWN_AUTOAGE_CFG_UNIT_SIZE_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_UNIT_SIZE, x)

#define WWN_AUTOAGE_CFG_PEWIOD_VAW               GENMASK(27, 0)
#define WWN_AUTOAGE_CFG_PEWIOD_VAW_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_PEWIOD_VAW, x)
#define WWN_AUTOAGE_CFG_PEWIOD_VAW_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_PEWIOD_VAW, x)

/*      WWN:COMMON:AUTOAGE_CFG_1 */
#define WWN_AUTOAGE_CFG_1         __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 52, 0, 1, 4)

#define WWN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA     BIT(25)
#define WWN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA, x)
#define WWN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA, x)

#define WWN_AUTOAGE_CFG_1_CEWWS_BETWEEN_ENTWY_SCAN GENMASK(24, 15)
#define WWN_AUTOAGE_CFG_1_CEWWS_BETWEEN_ENTWY_SCAN_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_CEWWS_BETWEEN_ENTWY_SCAN, x)
#define WWN_AUTOAGE_CFG_1_CEWWS_BETWEEN_ENTWY_SCAN_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_CEWWS_BETWEEN_ENTWY_SCAN, x)

#define WWN_AUTOAGE_CFG_1_CWK_PEWIOD_01NS        GENMASK(14, 7)
#define WWN_AUTOAGE_CFG_1_CWK_PEWIOD_01NS_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_CWK_PEWIOD_01NS, x)
#define WWN_AUTOAGE_CFG_1_CWK_PEWIOD_01NS_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_CWK_PEWIOD_01NS, x)

#define WWN_AUTOAGE_CFG_1_USE_POWT_FIWTEW_ENA    BIT(6)
#define WWN_AUTOAGE_CFG_1_USE_POWT_FIWTEW_ENA_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_USE_POWT_FIWTEW_ENA, x)
#define WWN_AUTOAGE_CFG_1_USE_POWT_FIWTEW_ENA_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_USE_POWT_FIWTEW_ENA, x)

#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_SHOT     GENMASK(5, 2)
#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_SHOT_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_SHOT, x)
#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_SHOT_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_SHOT, x)

#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_STOP_SHOT BIT(1)
#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_STOP_SHOT_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_STOP_SHOT, x)
#define WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_STOP_SHOT_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_FOWCE_HW_SCAN_STOP_SHOT, x)

#define WWN_AUTOAGE_CFG_1_FOWCE_IDWE_ENA         BIT(0)
#define WWN_AUTOAGE_CFG_1_FOWCE_IDWE_ENA_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_1_FOWCE_IDWE_ENA, x)
#define WWN_AUTOAGE_CFG_1_FOWCE_IDWE_ENA_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_1_FOWCE_IDWE_ENA, x)

/*      WWN:COMMON:AUTOAGE_CFG_2 */
#define WWN_AUTOAGE_CFG_2         __WEG(TAWGET_WWN,\
					0, 1, 0, 0, 1, 72, 56, 0, 1, 4)

#define WWN_AUTOAGE_CFG_2_NEXT_WOW               GENMASK(17, 4)
#define WWN_AUTOAGE_CFG_2_NEXT_WOW_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_2_NEXT_WOW, x)
#define WWN_AUTOAGE_CFG_2_NEXT_WOW_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_2_NEXT_WOW, x)

#define WWN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS    GENMASK(3, 0)
#define WWN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS_SET(x)\
	FIEWD_PWEP(WWN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS, x)
#define WWN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS_GET(x)\
	FIEWD_GET(WWN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS, x)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_WEGION_CTWW_2_OFF_OUTBOUND_0 */
#define PCEP_WCTWW_2_OUT_0        __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 4, 0, 1, 4)

#define PCEP_WCTWW_2_OUT_0_MSG_CODE              GENMASK(7, 0)
#define PCEP_WCTWW_2_OUT_0_MSG_CODE_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_MSG_CODE, x)
#define PCEP_WCTWW_2_OUT_0_MSG_CODE_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_MSG_CODE, x)

#define PCEP_WCTWW_2_OUT_0_TAG                   GENMASK(15, 8)
#define PCEP_WCTWW_2_OUT_0_TAG_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_TAG, x)
#define PCEP_WCTWW_2_OUT_0_TAG_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_TAG, x)

#define PCEP_WCTWW_2_OUT_0_TAG_SUBSTITUTE_EN     BIT(16)
#define PCEP_WCTWW_2_OUT_0_TAG_SUBSTITUTE_EN_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_TAG_SUBSTITUTE_EN, x)
#define PCEP_WCTWW_2_OUT_0_TAG_SUBSTITUTE_EN_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_TAG_SUBSTITUTE_EN, x)

#define PCEP_WCTWW_2_OUT_0_FUNC_BYPASS           BIT(19)
#define PCEP_WCTWW_2_OUT_0_FUNC_BYPASS_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_FUNC_BYPASS, x)
#define PCEP_WCTWW_2_OUT_0_FUNC_BYPASS_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_FUNC_BYPASS, x)

#define PCEP_WCTWW_2_OUT_0_SNP                   BIT(20)
#define PCEP_WCTWW_2_OUT_0_SNP_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_SNP, x)
#define PCEP_WCTWW_2_OUT_0_SNP_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_SNP, x)

#define PCEP_WCTWW_2_OUT_0_INHIBIT_PAYWOAD       BIT(22)
#define PCEP_WCTWW_2_OUT_0_INHIBIT_PAYWOAD_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_INHIBIT_PAYWOAD, x)
#define PCEP_WCTWW_2_OUT_0_INHIBIT_PAYWOAD_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_INHIBIT_PAYWOAD, x)

#define PCEP_WCTWW_2_OUT_0_HEADEW_SUBSTITUTE_EN  BIT(23)
#define PCEP_WCTWW_2_OUT_0_HEADEW_SUBSTITUTE_EN_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_HEADEW_SUBSTITUTE_EN, x)
#define PCEP_WCTWW_2_OUT_0_HEADEW_SUBSTITUTE_EN_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_HEADEW_SUBSTITUTE_EN, x)

#define PCEP_WCTWW_2_OUT_0_CFG_SHIFT_MODE        BIT(28)
#define PCEP_WCTWW_2_OUT_0_CFG_SHIFT_MODE_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_CFG_SHIFT_MODE, x)
#define PCEP_WCTWW_2_OUT_0_CFG_SHIFT_MODE_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_CFG_SHIFT_MODE, x)

#define PCEP_WCTWW_2_OUT_0_INVEWT_MODE           BIT(29)
#define PCEP_WCTWW_2_OUT_0_INVEWT_MODE_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_INVEWT_MODE, x)
#define PCEP_WCTWW_2_OUT_0_INVEWT_MODE_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_INVEWT_MODE, x)

#define PCEP_WCTWW_2_OUT_0_WEGION_EN             BIT(31)
#define PCEP_WCTWW_2_OUT_0_WEGION_EN_SET(x)\
	FIEWD_PWEP(PCEP_WCTWW_2_OUT_0_WEGION_EN, x)
#define PCEP_WCTWW_2_OUT_0_WEGION_EN_GET(x)\
	FIEWD_GET(PCEP_WCTWW_2_OUT_0_WEGION_EN, x)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_WWW_BASE_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_WWW_OUT_0       __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 8, 0, 1, 4)

#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_HW          GENMASK(15, 0)
#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_HW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_WWW_OUT_0_WWW_BASE_HW, x)
#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_HW_GET(x)\
	FIEWD_GET(PCEP_ADDW_WWW_OUT_0_WWW_BASE_HW, x)

#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_WW          GENMASK(31, 16)
#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_WW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_WWW_OUT_0_WWW_BASE_WW, x)
#define PCEP_ADDW_WWW_OUT_0_WWW_BASE_WW_GET(x)\
	FIEWD_GET(PCEP_ADDW_WWW_OUT_0_WWW_BASE_WW, x)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_UPPEW_BASE_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_UPW_OUT_0       __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 12, 0, 1, 4)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_WIMIT_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_WIM_OUT_0       __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 16, 0, 1, 4)

#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_HW        GENMASK(15, 0)
#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_HW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_HW, x)
#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_HW_GET(x)\
	FIEWD_GET(PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_HW, x)

#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_WW        GENMASK(31, 16)
#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_WW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_WW, x)
#define PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_WW_GET(x)\
	FIEWD_GET(PCEP_ADDW_WIM_OUT_0_WIMIT_ADDW_WW, x)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_WWW_TAWGET_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_WWW_TGT_OUT_0   __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 20, 0, 1, 4)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_UPPEW_TAWGET_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_UPW_TGT_OUT_0   __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 24, 0, 1, 4)

/*      PCIE_DM_EP:PF0_ATU_CAP:IATU_UPPW_WIMIT_ADDW_OFF_OUTBOUND_0 */
#define PCEP_ADDW_UPW_WIM_OUT_0   __WEG(TAWGET_PCEP,\
					0, 1, 3145728, 0, 1, 130852, 32, 0, 1, 4)

#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_WW GENMASK(1, 0)
#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_WW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_WW, x)
#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_WW_GET(x)\
	FIEWD_GET(PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_WW, x)

#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_HW GENMASK(31, 2)
#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_HW_SET(x)\
	FIEWD_PWEP(PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_HW, x)
#define PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_HW_GET(x)\
	FIEWD_GET(PCEP_ADDW_UPW_WIM_OUT_0_UPPW_WIMIT_ADDW_HW, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_CFG */
#define PCS10G_BW_PCS_CFG(t)      __WEG(TAWGET_PCS10G_BW,\
					t, 12, 0, 0, 1, 56, 0, 0, 1, 4)

#define PCS10G_BW_PCS_CFG_PCS_ENA                BIT(31)
#define PCS10G_BW_PCS_CFG_PCS_ENA_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_PCS_ENA, x)
#define PCS10G_BW_PCS_CFG_PCS_ENA_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_PCS_ENA, x)

#define PCS10G_BW_PCS_CFG_PMA_WOOPBACK_ENA       BIT(30)
#define PCS10G_BW_PCS_CFG_PMA_WOOPBACK_ENA_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)
#define PCS10G_BW_PCS_CFG_PMA_WOOPBACK_ENA_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)

#define PCS10G_BW_PCS_CFG_SH_CNT_MAX             GENMASK(29, 24)
#define PCS10G_BW_PCS_CFG_SH_CNT_MAX_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_SH_CNT_MAX, x)
#define PCS10G_BW_PCS_CFG_SH_CNT_MAX_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_SH_CNT_MAX, x)

#define PCS10G_BW_PCS_CFG_WX_DATA_FWIP           BIT(18)
#define PCS10G_BW_PCS_CFG_WX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_WX_DATA_FWIP, x)
#define PCS10G_BW_PCS_CFG_WX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_WX_DATA_FWIP, x)

#define PCS10G_BW_PCS_CFG_WESYNC_ENA             BIT(15)
#define PCS10G_BW_PCS_CFG_WESYNC_ENA_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_WESYNC_ENA, x)
#define PCS10G_BW_PCS_CFG_WESYNC_ENA_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_WESYNC_ENA, x)

#define PCS10G_BW_PCS_CFG_WF_GEN_DIS             BIT(14)
#define PCS10G_BW_PCS_CFG_WF_GEN_DIS_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_WF_GEN_DIS, x)
#define PCS10G_BW_PCS_CFG_WF_GEN_DIS_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_WF_GEN_DIS, x)

#define PCS10G_BW_PCS_CFG_WX_TEST_MODE           BIT(13)
#define PCS10G_BW_PCS_CFG_WX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_WX_TEST_MODE, x)
#define PCS10G_BW_PCS_CFG_WX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_WX_TEST_MODE, x)

#define PCS10G_BW_PCS_CFG_WX_SCW_DISABWE         BIT(12)
#define PCS10G_BW_PCS_CFG_WX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_WX_SCW_DISABWE, x)
#define PCS10G_BW_PCS_CFG_WX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_WX_SCW_DISABWE, x)

#define PCS10G_BW_PCS_CFG_TX_DATA_FWIP           BIT(7)
#define PCS10G_BW_PCS_CFG_TX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_TX_DATA_FWIP, x)
#define PCS10G_BW_PCS_CFG_TX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_TX_DATA_FWIP, x)

#define PCS10G_BW_PCS_CFG_AN_WINK_CTWW_ENA       BIT(6)
#define PCS10G_BW_PCS_CFG_AN_WINK_CTWW_ENA_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)
#define PCS10G_BW_PCS_CFG_AN_WINK_CTWW_ENA_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)

#define PCS10G_BW_PCS_CFG_TX_TEST_MODE           BIT(4)
#define PCS10G_BW_PCS_CFG_TX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_TX_TEST_MODE, x)
#define PCS10G_BW_PCS_CFG_TX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_TX_TEST_MODE, x)

#define PCS10G_BW_PCS_CFG_TX_SCW_DISABWE         BIT(3)
#define PCS10G_BW_PCS_CFG_TX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_CFG_TX_SCW_DISABWE, x)
#define PCS10G_BW_PCS_CFG_TX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_CFG_TX_SCW_DISABWE, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_SD_CFG */
#define PCS10G_BW_PCS_SD_CFG(t)   __WEG(TAWGET_PCS10G_BW,\
					t, 12, 0, 0, 1, 56, 4, 0, 1, 4)

#define PCS10G_BW_PCS_SD_CFG_SD_SEW              BIT(8)
#define PCS10G_BW_PCS_SD_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_SD_CFG_SD_SEW, x)
#define PCS10G_BW_PCS_SD_CFG_SD_SEW_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_SD_CFG_SD_SEW, x)

#define PCS10G_BW_PCS_SD_CFG_SD_POW              BIT(4)
#define PCS10G_BW_PCS_SD_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_SD_CFG_SD_POW, x)
#define PCS10G_BW_PCS_SD_CFG_SD_POW_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_SD_CFG_SD_POW, x)

#define PCS10G_BW_PCS_SD_CFG_SD_ENA              BIT(0)
#define PCS10G_BW_PCS_SD_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(PCS10G_BW_PCS_SD_CFG_SD_ENA, x)
#define PCS10G_BW_PCS_SD_CFG_SD_ENA_GET(x)\
	FIEWD_GET(PCS10G_BW_PCS_SD_CFG_SD_ENA, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_CFG */
#define PCS25G_BW_PCS_CFG(t)      __WEG(TAWGET_PCS25G_BW,\
					t, 8, 0, 0, 1, 56, 0, 0, 1, 4)

#define PCS25G_BW_PCS_CFG_PCS_ENA                BIT(31)
#define PCS25G_BW_PCS_CFG_PCS_ENA_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_PCS_ENA, x)
#define PCS25G_BW_PCS_CFG_PCS_ENA_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_PCS_ENA, x)

#define PCS25G_BW_PCS_CFG_PMA_WOOPBACK_ENA       BIT(30)
#define PCS25G_BW_PCS_CFG_PMA_WOOPBACK_ENA_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)
#define PCS25G_BW_PCS_CFG_PMA_WOOPBACK_ENA_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)

#define PCS25G_BW_PCS_CFG_SH_CNT_MAX             GENMASK(29, 24)
#define PCS25G_BW_PCS_CFG_SH_CNT_MAX_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_SH_CNT_MAX, x)
#define PCS25G_BW_PCS_CFG_SH_CNT_MAX_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_SH_CNT_MAX, x)

#define PCS25G_BW_PCS_CFG_WX_DATA_FWIP           BIT(18)
#define PCS25G_BW_PCS_CFG_WX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_WX_DATA_FWIP, x)
#define PCS25G_BW_PCS_CFG_WX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_WX_DATA_FWIP, x)

#define PCS25G_BW_PCS_CFG_WESYNC_ENA             BIT(15)
#define PCS25G_BW_PCS_CFG_WESYNC_ENA_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_WESYNC_ENA, x)
#define PCS25G_BW_PCS_CFG_WESYNC_ENA_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_WESYNC_ENA, x)

#define PCS25G_BW_PCS_CFG_WF_GEN_DIS             BIT(14)
#define PCS25G_BW_PCS_CFG_WF_GEN_DIS_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_WF_GEN_DIS, x)
#define PCS25G_BW_PCS_CFG_WF_GEN_DIS_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_WF_GEN_DIS, x)

#define PCS25G_BW_PCS_CFG_WX_TEST_MODE           BIT(13)
#define PCS25G_BW_PCS_CFG_WX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_WX_TEST_MODE, x)
#define PCS25G_BW_PCS_CFG_WX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_WX_TEST_MODE, x)

#define PCS25G_BW_PCS_CFG_WX_SCW_DISABWE         BIT(12)
#define PCS25G_BW_PCS_CFG_WX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_WX_SCW_DISABWE, x)
#define PCS25G_BW_PCS_CFG_WX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_WX_SCW_DISABWE, x)

#define PCS25G_BW_PCS_CFG_TX_DATA_FWIP           BIT(7)
#define PCS25G_BW_PCS_CFG_TX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_TX_DATA_FWIP, x)
#define PCS25G_BW_PCS_CFG_TX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_TX_DATA_FWIP, x)

#define PCS25G_BW_PCS_CFG_AN_WINK_CTWW_ENA       BIT(6)
#define PCS25G_BW_PCS_CFG_AN_WINK_CTWW_ENA_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)
#define PCS25G_BW_PCS_CFG_AN_WINK_CTWW_ENA_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)

#define PCS25G_BW_PCS_CFG_TX_TEST_MODE           BIT(4)
#define PCS25G_BW_PCS_CFG_TX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_TX_TEST_MODE, x)
#define PCS25G_BW_PCS_CFG_TX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_TX_TEST_MODE, x)

#define PCS25G_BW_PCS_CFG_TX_SCW_DISABWE         BIT(3)
#define PCS25G_BW_PCS_CFG_TX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_CFG_TX_SCW_DISABWE, x)
#define PCS25G_BW_PCS_CFG_TX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_CFG_TX_SCW_DISABWE, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_SD_CFG */
#define PCS25G_BW_PCS_SD_CFG(t)   __WEG(TAWGET_PCS25G_BW,\
					t, 8, 0, 0, 1, 56, 4, 0, 1, 4)

#define PCS25G_BW_PCS_SD_CFG_SD_SEW              BIT(8)
#define PCS25G_BW_PCS_SD_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_SD_CFG_SD_SEW, x)
#define PCS25G_BW_PCS_SD_CFG_SD_SEW_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_SD_CFG_SD_SEW, x)

#define PCS25G_BW_PCS_SD_CFG_SD_POW              BIT(4)
#define PCS25G_BW_PCS_SD_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_SD_CFG_SD_POW, x)
#define PCS25G_BW_PCS_SD_CFG_SD_POW_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_SD_CFG_SD_POW, x)

#define PCS25G_BW_PCS_SD_CFG_SD_ENA              BIT(0)
#define PCS25G_BW_PCS_SD_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(PCS25G_BW_PCS_SD_CFG_SD_ENA, x)
#define PCS25G_BW_PCS_SD_CFG_SD_ENA_GET(x)\
	FIEWD_GET(PCS25G_BW_PCS_SD_CFG_SD_ENA, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_CFG */
#define PCS5G_BW_PCS_CFG(t)       __WEG(TAWGET_PCS5G_BW,\
					t, 13, 0, 0, 1, 56, 0, 0, 1, 4)

#define PCS5G_BW_PCS_CFG_PCS_ENA                 BIT(31)
#define PCS5G_BW_PCS_CFG_PCS_ENA_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_PCS_ENA, x)
#define PCS5G_BW_PCS_CFG_PCS_ENA_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_PCS_ENA, x)

#define PCS5G_BW_PCS_CFG_PMA_WOOPBACK_ENA        BIT(30)
#define PCS5G_BW_PCS_CFG_PMA_WOOPBACK_ENA_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)
#define PCS5G_BW_PCS_CFG_PMA_WOOPBACK_ENA_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_PMA_WOOPBACK_ENA, x)

#define PCS5G_BW_PCS_CFG_SH_CNT_MAX              GENMASK(29, 24)
#define PCS5G_BW_PCS_CFG_SH_CNT_MAX_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_SH_CNT_MAX, x)
#define PCS5G_BW_PCS_CFG_SH_CNT_MAX_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_SH_CNT_MAX, x)

#define PCS5G_BW_PCS_CFG_WX_DATA_FWIP            BIT(18)
#define PCS5G_BW_PCS_CFG_WX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_WX_DATA_FWIP, x)
#define PCS5G_BW_PCS_CFG_WX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_WX_DATA_FWIP, x)

#define PCS5G_BW_PCS_CFG_WESYNC_ENA              BIT(15)
#define PCS5G_BW_PCS_CFG_WESYNC_ENA_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_WESYNC_ENA, x)
#define PCS5G_BW_PCS_CFG_WESYNC_ENA_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_WESYNC_ENA, x)

#define PCS5G_BW_PCS_CFG_WF_GEN_DIS              BIT(14)
#define PCS5G_BW_PCS_CFG_WF_GEN_DIS_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_WF_GEN_DIS, x)
#define PCS5G_BW_PCS_CFG_WF_GEN_DIS_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_WF_GEN_DIS, x)

#define PCS5G_BW_PCS_CFG_WX_TEST_MODE            BIT(13)
#define PCS5G_BW_PCS_CFG_WX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_WX_TEST_MODE, x)
#define PCS5G_BW_PCS_CFG_WX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_WX_TEST_MODE, x)

#define PCS5G_BW_PCS_CFG_WX_SCW_DISABWE          BIT(12)
#define PCS5G_BW_PCS_CFG_WX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_WX_SCW_DISABWE, x)
#define PCS5G_BW_PCS_CFG_WX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_WX_SCW_DISABWE, x)

#define PCS5G_BW_PCS_CFG_TX_DATA_FWIP            BIT(7)
#define PCS5G_BW_PCS_CFG_TX_DATA_FWIP_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_TX_DATA_FWIP, x)
#define PCS5G_BW_PCS_CFG_TX_DATA_FWIP_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_TX_DATA_FWIP, x)

#define PCS5G_BW_PCS_CFG_AN_WINK_CTWW_ENA        BIT(6)
#define PCS5G_BW_PCS_CFG_AN_WINK_CTWW_ENA_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)
#define PCS5G_BW_PCS_CFG_AN_WINK_CTWW_ENA_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_AN_WINK_CTWW_ENA, x)

#define PCS5G_BW_PCS_CFG_TX_TEST_MODE            BIT(4)
#define PCS5G_BW_PCS_CFG_TX_TEST_MODE_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_TX_TEST_MODE, x)
#define PCS5G_BW_PCS_CFG_TX_TEST_MODE_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_TX_TEST_MODE, x)

#define PCS5G_BW_PCS_CFG_TX_SCW_DISABWE          BIT(3)
#define PCS5G_BW_PCS_CFG_TX_SCW_DISABWE_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_CFG_TX_SCW_DISABWE, x)
#define PCS5G_BW_PCS_CFG_TX_SCW_DISABWE_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_CFG_TX_SCW_DISABWE, x)

/*      PCS_10GBASE_W:PCS_10GBW_CFG:PCS_SD_CFG */
#define PCS5G_BW_PCS_SD_CFG(t)    __WEG(TAWGET_PCS5G_BW,\
					t, 13, 0, 0, 1, 56, 4, 0, 1, 4)

#define PCS5G_BW_PCS_SD_CFG_SD_SEW               BIT(8)
#define PCS5G_BW_PCS_SD_CFG_SD_SEW_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_SD_CFG_SD_SEW, x)
#define PCS5G_BW_PCS_SD_CFG_SD_SEW_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_SD_CFG_SD_SEW, x)

#define PCS5G_BW_PCS_SD_CFG_SD_POW               BIT(4)
#define PCS5G_BW_PCS_SD_CFG_SD_POW_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_SD_CFG_SD_POW, x)
#define PCS5G_BW_PCS_SD_CFG_SD_POW_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_SD_CFG_SD_POW, x)

#define PCS5G_BW_PCS_SD_CFG_SD_ENA               BIT(0)
#define PCS5G_BW_PCS_SD_CFG_SD_ENA_SET(x)\
	FIEWD_PWEP(PCS5G_BW_PCS_SD_CFG_SD_ENA, x)
#define PCS5G_BW_PCS_SD_CFG_SD_ENA_GET(x)\
	FIEWD_GET(PCS5G_BW_PCS_SD_CFG_SD_ENA, x)

/*      POWT_CONF:HW_CFG:DEV5G_MODES */
#define POWT_CONF_DEV5G_MODES     __WEG(TAWGET_POWT_CONF,\
					0, 1, 0, 0, 1, 24, 0, 0, 1, 4)

#define POWT_CONF_DEV5G_MODES_DEV5G_D0_MODE      BIT(0)
#define POWT_CONF_DEV5G_MODES_DEV5G_D0_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D0_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D0_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D0_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D1_MODE      BIT(1)
#define POWT_CONF_DEV5G_MODES_DEV5G_D1_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D1_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D1_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D1_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D2_MODE      BIT(2)
#define POWT_CONF_DEV5G_MODES_DEV5G_D2_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D2_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D2_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D2_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D3_MODE      BIT(3)
#define POWT_CONF_DEV5G_MODES_DEV5G_D3_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D3_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D3_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D3_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D4_MODE      BIT(4)
#define POWT_CONF_DEV5G_MODES_DEV5G_D4_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D4_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D4_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D4_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D5_MODE      BIT(5)
#define POWT_CONF_DEV5G_MODES_DEV5G_D5_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D5_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D5_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D5_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D6_MODE      BIT(6)
#define POWT_CONF_DEV5G_MODES_DEV5G_D6_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D6_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D6_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D6_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D7_MODE      BIT(7)
#define POWT_CONF_DEV5G_MODES_DEV5G_D7_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D7_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D7_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D7_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D8_MODE      BIT(8)
#define POWT_CONF_DEV5G_MODES_DEV5G_D8_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D8_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D8_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D8_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D9_MODE      BIT(9)
#define POWT_CONF_DEV5G_MODES_DEV5G_D9_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D9_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D9_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D9_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D10_MODE     BIT(10)
#define POWT_CONF_DEV5G_MODES_DEV5G_D10_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D10_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D10_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D10_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D11_MODE     BIT(11)
#define POWT_CONF_DEV5G_MODES_DEV5G_D11_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D11_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D11_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D11_MODE, x)

#define POWT_CONF_DEV5G_MODES_DEV5G_D64_MODE     BIT(12)
#define POWT_CONF_DEV5G_MODES_DEV5G_D64_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV5G_MODES_DEV5G_D64_MODE, x)
#define POWT_CONF_DEV5G_MODES_DEV5G_D64_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV5G_MODES_DEV5G_D64_MODE, x)

/*      POWT_CONF:HW_CFG:DEV10G_MODES */
#define POWT_CONF_DEV10G_MODES    __WEG(TAWGET_POWT_CONF,\
					0, 1, 0, 0, 1, 24, 4, 0, 1, 4)

#define POWT_CONF_DEV10G_MODES_DEV10G_D12_MODE   BIT(0)
#define POWT_CONF_DEV10G_MODES_DEV10G_D12_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D12_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D12_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D12_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D13_MODE   BIT(1)
#define POWT_CONF_DEV10G_MODES_DEV10G_D13_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D13_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D13_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D13_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D14_MODE   BIT(2)
#define POWT_CONF_DEV10G_MODES_DEV10G_D14_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D14_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D14_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D14_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D15_MODE   BIT(3)
#define POWT_CONF_DEV10G_MODES_DEV10G_D15_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D15_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D15_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D15_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D48_MODE   BIT(4)
#define POWT_CONF_DEV10G_MODES_DEV10G_D48_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D48_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D48_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D48_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D49_MODE   BIT(5)
#define POWT_CONF_DEV10G_MODES_DEV10G_D49_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D49_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D49_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D49_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D50_MODE   BIT(6)
#define POWT_CONF_DEV10G_MODES_DEV10G_D50_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D50_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D50_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D50_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D51_MODE   BIT(7)
#define POWT_CONF_DEV10G_MODES_DEV10G_D51_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D51_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D51_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D51_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D52_MODE   BIT(8)
#define POWT_CONF_DEV10G_MODES_DEV10G_D52_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D52_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D52_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D52_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D53_MODE   BIT(9)
#define POWT_CONF_DEV10G_MODES_DEV10G_D53_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D53_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D53_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D53_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D54_MODE   BIT(10)
#define POWT_CONF_DEV10G_MODES_DEV10G_D54_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D54_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D54_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D54_MODE, x)

#define POWT_CONF_DEV10G_MODES_DEV10G_D55_MODE   BIT(11)
#define POWT_CONF_DEV10G_MODES_DEV10G_D55_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV10G_MODES_DEV10G_D55_MODE, x)
#define POWT_CONF_DEV10G_MODES_DEV10G_D55_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV10G_MODES_DEV10G_D55_MODE, x)

/*      POWT_CONF:HW_CFG:DEV25G_MODES */
#define POWT_CONF_DEV25G_MODES    __WEG(TAWGET_POWT_CONF,\
					0, 1, 0, 0, 1, 24, 8, 0, 1, 4)

#define POWT_CONF_DEV25G_MODES_DEV25G_D56_MODE   BIT(0)
#define POWT_CONF_DEV25G_MODES_DEV25G_D56_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D56_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D56_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D56_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D57_MODE   BIT(1)
#define POWT_CONF_DEV25G_MODES_DEV25G_D57_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D57_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D57_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D57_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D58_MODE   BIT(2)
#define POWT_CONF_DEV25G_MODES_DEV25G_D58_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D58_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D58_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D58_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D59_MODE   BIT(3)
#define POWT_CONF_DEV25G_MODES_DEV25G_D59_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D59_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D59_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D59_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D60_MODE   BIT(4)
#define POWT_CONF_DEV25G_MODES_DEV25G_D60_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D60_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D60_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D60_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D61_MODE   BIT(5)
#define POWT_CONF_DEV25G_MODES_DEV25G_D61_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D61_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D61_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D61_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D62_MODE   BIT(6)
#define POWT_CONF_DEV25G_MODES_DEV25G_D62_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D62_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D62_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D62_MODE, x)

#define POWT_CONF_DEV25G_MODES_DEV25G_D63_MODE   BIT(7)
#define POWT_CONF_DEV25G_MODES_DEV25G_D63_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_DEV25G_MODES_DEV25G_D63_MODE, x)
#define POWT_CONF_DEV25G_MODES_DEV25G_D63_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_DEV25G_MODES_DEV25G_D63_MODE, x)

/*      POWT_CONF:HW_CFG:QSGMII_ENA */
#define POWT_CONF_QSGMII_ENA      __WEG(TAWGET_POWT_CONF,\
					0, 1, 0, 0, 1, 24, 12, 0, 1, 4)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_0        BIT(0)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_0_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_0, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_0_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_0, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_1        BIT(1)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_1_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_1, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_1_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_1, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_2        BIT(2)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_2_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_2, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_2_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_2, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_3        BIT(3)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_3_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_3, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_3_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_3, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_4        BIT(4)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_4_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_4, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_4_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_4, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_5        BIT(5)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_5_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_5, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_5_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_5, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_6        BIT(6)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_6_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_6, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_6_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_6, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_7        BIT(7)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_7_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_7, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_7_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_7, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_8        BIT(8)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_8_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_8, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_8_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_8, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_9        BIT(9)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_9_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_9, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_9_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_9, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_10       BIT(10)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_10_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_10, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_10_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_10, x)

#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_11       BIT(11)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_11_SET(x)\
	FIEWD_PWEP(POWT_CONF_QSGMII_ENA_QSGMII_ENA_11, x)
#define POWT_CONF_QSGMII_ENA_QSGMII_ENA_11_GET(x)\
	FIEWD_GET(POWT_CONF_QSGMII_ENA_QSGMII_ENA_11, x)

/*      POWT_CONF:USGMII_CFG_STAT:USGMII_CFG */
#define POWT_CONF_USGMII_CFG(g)   __WEG(TAWGET_POWT_CONF,\
					0, 1, 72, g, 6, 8, 0, 0, 1, 4)

#define POWT_CONF_USGMII_CFG_BYPASS_SCWAM        BIT(9)
#define POWT_CONF_USGMII_CFG_BYPASS_SCWAM_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_BYPASS_SCWAM, x)
#define POWT_CONF_USGMII_CFG_BYPASS_SCWAM_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_BYPASS_SCWAM, x)

#define POWT_CONF_USGMII_CFG_BYPASS_DESCWAM      BIT(8)
#define POWT_CONF_USGMII_CFG_BYPASS_DESCWAM_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_BYPASS_DESCWAM, x)
#define POWT_CONF_USGMII_CFG_BYPASS_DESCWAM_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_BYPASS_DESCWAM, x)

#define POWT_CONF_USGMII_CFG_FWIP_WANES          BIT(7)
#define POWT_CONF_USGMII_CFG_FWIP_WANES_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_FWIP_WANES, x)
#define POWT_CONF_USGMII_CFG_FWIP_WANES_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_FWIP_WANES, x)

#define POWT_CONF_USGMII_CFG_SHYST_DIS           BIT(6)
#define POWT_CONF_USGMII_CFG_SHYST_DIS_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_SHYST_DIS, x)
#define POWT_CONF_USGMII_CFG_SHYST_DIS_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_SHYST_DIS, x)

#define POWT_CONF_USGMII_CFG_E_DET_ENA           BIT(5)
#define POWT_CONF_USGMII_CFG_E_DET_ENA_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_E_DET_ENA, x)
#define POWT_CONF_USGMII_CFG_E_DET_ENA_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_E_DET_ENA, x)

#define POWT_CONF_USGMII_CFG_USE_I1_ENA          BIT(4)
#define POWT_CONF_USGMII_CFG_USE_I1_ENA_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_USE_I1_ENA, x)
#define POWT_CONF_USGMII_CFG_USE_I1_ENA_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_USE_I1_ENA, x)

#define POWT_CONF_USGMII_CFG_QUAD_MODE           BIT(1)
#define POWT_CONF_USGMII_CFG_QUAD_MODE_SET(x)\
	FIEWD_PWEP(POWT_CONF_USGMII_CFG_QUAD_MODE, x)
#define POWT_CONF_USGMII_CFG_QUAD_MODE_GET(x)\
	FIEWD_GET(POWT_CONF_USGMII_CFG_QUAD_MODE, x)

/*      DEVCPU_PTP:PTP_CFG:PTP_PIN_INTW */
#define PTP_PTP_PIN_INTW          __WEG(TAWGET_PTP,\
					0, 1, 320, 0, 1, 16, 0, 0, 1, 4)

#define PTP_PTP_PIN_INTW_INTW_PTP                GENMASK(4, 0)
#define PTP_PTP_PIN_INTW_INTW_PTP_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_INTW_INTW_PTP, x)
#define PTP_PTP_PIN_INTW_INTW_PTP_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_INTW_INTW_PTP, x)

/*      DEVCPU_PTP:PTP_CFG:PTP_PIN_INTW_ENA */
#define PTP_PTP_PIN_INTW_ENA      __WEG(TAWGET_PTP,\
					0, 1, 320, 0, 1, 16, 4, 0, 1, 4)

#define PTP_PTP_PIN_INTW_ENA_INTW_PTP_ENA        GENMASK(4, 0)
#define PTP_PTP_PIN_INTW_ENA_INTW_PTP_ENA_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_INTW_ENA_INTW_PTP_ENA, x)
#define PTP_PTP_PIN_INTW_ENA_INTW_PTP_ENA_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_INTW_ENA_INTW_PTP_ENA, x)

/*      DEVCPU_PTP:PTP_CFG:PTP_INTW_IDENT */
#define PTP_PTP_INTW_IDENT        __WEG(TAWGET_PTP,\
					0, 1, 320, 0, 1, 16, 8, 0, 1, 4)

#define PTP_PTP_INTW_IDENT_INTW_PTP_IDENT        GENMASK(4, 0)
#define PTP_PTP_INTW_IDENT_INTW_PTP_IDENT_SET(x)\
	FIEWD_PWEP(PTP_PTP_INTW_IDENT_INTW_PTP_IDENT, x)
#define PTP_PTP_INTW_IDENT_INTW_PTP_IDENT_GET(x)\
	FIEWD_GET(PTP_PTP_INTW_IDENT_INTW_PTP_IDENT, x)

/*      DEVCPU_PTP:PTP_CFG:PTP_DOM_CFG */
#define PTP_PTP_DOM_CFG           __WEG(TAWGET_PTP,\
					0, 1, 320, 0, 1, 16, 12, 0, 1, 4)

#define PTP_PTP_DOM_CFG_PTP_ENA                  GENMASK(11, 9)
#define PTP_PTP_DOM_CFG_PTP_ENA_SET(x)\
	FIEWD_PWEP(PTP_PTP_DOM_CFG_PTP_ENA, x)
#define PTP_PTP_DOM_CFG_PTP_ENA_GET(x)\
	FIEWD_GET(PTP_PTP_DOM_CFG_PTP_ENA, x)

#define PTP_PTP_DOM_CFG_PTP_HOWD                 GENMASK(8, 6)
#define PTP_PTP_DOM_CFG_PTP_HOWD_SET(x)\
	FIEWD_PWEP(PTP_PTP_DOM_CFG_PTP_HOWD, x)
#define PTP_PTP_DOM_CFG_PTP_HOWD_GET(x)\
	FIEWD_GET(PTP_PTP_DOM_CFG_PTP_HOWD, x)

#define PTP_PTP_DOM_CFG_PTP_TOD_FWEEZE           GENMASK(5, 3)
#define PTP_PTP_DOM_CFG_PTP_TOD_FWEEZE_SET(x)\
	FIEWD_PWEP(PTP_PTP_DOM_CFG_PTP_TOD_FWEEZE, x)
#define PTP_PTP_DOM_CFG_PTP_TOD_FWEEZE_GET(x)\
	FIEWD_GET(PTP_PTP_DOM_CFG_PTP_TOD_FWEEZE, x)

#define PTP_PTP_DOM_CFG_PTP_CWKCFG_DIS           GENMASK(2, 0)
#define PTP_PTP_DOM_CFG_PTP_CWKCFG_DIS_SET(x)\
	FIEWD_PWEP(PTP_PTP_DOM_CFG_PTP_CWKCFG_DIS, x)
#define PTP_PTP_DOM_CFG_PTP_CWKCFG_DIS_GET(x)\
	FIEWD_GET(PTP_PTP_DOM_CFG_PTP_CWKCFG_DIS, x)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:CWK_PEW_CFG */
#define PTP_CWK_PEW_CFG(g, w)     __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 0, w, 2, 4)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:PTP_CUW_NSEC */
#define PTP_PTP_CUW_NSEC(g)       __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 8, 0, 1, 4)

#define PTP_PTP_CUW_NSEC_PTP_CUW_NSEC            GENMASK(29, 0)
#define PTP_PTP_CUW_NSEC_PTP_CUW_NSEC_SET(x)\
	FIEWD_PWEP(PTP_PTP_CUW_NSEC_PTP_CUW_NSEC, x)
#define PTP_PTP_CUW_NSEC_PTP_CUW_NSEC_GET(x)\
	FIEWD_GET(PTP_PTP_CUW_NSEC_PTP_CUW_NSEC, x)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:PTP_CUW_NSEC_FWAC */
#define PTP_PTP_CUW_NSEC_FWAC(g)  __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 12, 0, 1, 4)

#define PTP_PTP_CUW_NSEC_FWAC_PTP_CUW_NSEC_FWAC  GENMASK(7, 0)
#define PTP_PTP_CUW_NSEC_FWAC_PTP_CUW_NSEC_FWAC_SET(x)\
	FIEWD_PWEP(PTP_PTP_CUW_NSEC_FWAC_PTP_CUW_NSEC_FWAC, x)
#define PTP_PTP_CUW_NSEC_FWAC_PTP_CUW_NSEC_FWAC_GET(x)\
	FIEWD_GET(PTP_PTP_CUW_NSEC_FWAC_PTP_CUW_NSEC_FWAC, x)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:PTP_CUW_SEC_WSB */
#define PTP_PTP_CUW_SEC_WSB(g)    __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 16, 0, 1, 4)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:PTP_CUW_SEC_MSB */
#define PTP_PTP_CUW_SEC_MSB(g)    __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 20, 0, 1, 4)

#define PTP_PTP_CUW_SEC_MSB_PTP_CUW_SEC_MSB      GENMASK(15, 0)
#define PTP_PTP_CUW_SEC_MSB_PTP_CUW_SEC_MSB_SET(x)\
	FIEWD_PWEP(PTP_PTP_CUW_SEC_MSB_PTP_CUW_SEC_MSB, x)
#define PTP_PTP_CUW_SEC_MSB_PTP_CUW_SEC_MSB_GET(x)\
	FIEWD_GET(PTP_PTP_CUW_SEC_MSB_PTP_CUW_SEC_MSB, x)

/*      DEVCPU_PTP:PTP_TOD_DOMAINS:NTP_CUW_NSEC */
#define PTP_NTP_CUW_NSEC(g)       __WEG(TAWGET_PTP,\
					0, 1, 336, g, 3, 28, 24, 0, 1, 4)

/*      DEVCPU_PTP:PTP_PINS:PTP_PIN_CFG */
#define PTP_PTP_PIN_CFG(g)        __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 0, 0, 1, 4)

#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION           GENMASK(28, 26)
#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_ACTION, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_ACTION_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_ACTION, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC             GENMASK(25, 24)
#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_SYNC, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_SYNC_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_SYNC, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POW          BIT(23)
#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POW_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_INV_POW, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_INV_POW_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_INV_POW, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_SEWECT           GENMASK(22, 21)
#define PTP_PTP_PIN_CFG_PTP_PIN_SEWECT_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_SEWECT, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_SEWECT_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_SEWECT, x)

#define PTP_PTP_PIN_CFG_PTP_CWK_SEWECT           GENMASK(20, 18)
#define PTP_PTP_PIN_CFG_PTP_CWK_SEWECT_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_CWK_SEWECT, x)
#define PTP_PTP_PIN_CFG_PTP_CWK_SEWECT_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_CWK_SEWECT, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_DOM              GENMASK(17, 16)
#define PTP_PTP_PIN_CFG_PTP_PIN_DOM_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_DOM, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_DOM_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_DOM, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_OPT              GENMASK(15, 14)
#define PTP_PTP_PIN_CFG_PTP_PIN_OPT_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_OPT, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_OPT_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_OPT, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CWK     BIT(13)
#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CWK_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CWK, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CWK_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CWK, x)

#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS         GENMASK(12, 0)
#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS_SET(x)\
	FIEWD_PWEP(PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS, x)
#define PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS_GET(x)\
	FIEWD_GET(PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS, x)

/*      DEVCPU_PTP:PTP_PINS:PTP_TOD_SEC_MSB */
#define PTP_PTP_TOD_SEC_MSB(g)    __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 4, 0, 1, 4)

#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB      GENMASK(15, 0)
#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB_SET(x)\
	FIEWD_PWEP(PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB, x)
#define PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB_GET(x)\
	FIEWD_GET(PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB, x)

/*      DEVCPU_PTP:PTP_PINS:PTP_TOD_SEC_WSB */
#define PTP_PTP_TOD_SEC_WSB(g)    __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 8, 0, 1, 4)

/*      DEVCPU_PTP:PTP_PINS:PTP_TOD_NSEC */
#define PTP_PTP_TOD_NSEC(g)       __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 12, 0, 1, 4)

#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC            GENMASK(29, 0)
#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC_SET(x)\
	FIEWD_PWEP(PTP_PTP_TOD_NSEC_PTP_TOD_NSEC, x)
#define PTP_PTP_TOD_NSEC_PTP_TOD_NSEC_GET(x)\
	FIEWD_GET(PTP_PTP_TOD_NSEC_PTP_TOD_NSEC, x)

/*      DEVCPU_PTP:PTP_PINS:PTP_TOD_NSEC_FWAC */
#define PTP_PTP_TOD_NSEC_FWAC(g)  __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 16, 0, 1, 4)

#define PTP_PTP_TOD_NSEC_FWAC_PTP_TOD_NSEC_FWAC  GENMASK(7, 0)
#define PTP_PTP_TOD_NSEC_FWAC_PTP_TOD_NSEC_FWAC_SET(x)\
	FIEWD_PWEP(PTP_PTP_TOD_NSEC_FWAC_PTP_TOD_NSEC_FWAC, x)
#define PTP_PTP_TOD_NSEC_FWAC_PTP_TOD_NSEC_FWAC_GET(x)\
	FIEWD_GET(PTP_PTP_TOD_NSEC_FWAC_PTP_TOD_NSEC_FWAC, x)

/*      DEVCPU_PTP:PTP_PINS:NTP_NSEC */
#define PTP_NTP_NSEC(g)           __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 20, 0, 1, 4)

/*      DEVCPU_PTP:PTP_PINS:PIN_WF_HIGH_PEWIOD */
#define PTP_PIN_WF_HIGH_PEWIOD(g) __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 24, 0, 1, 4)

#define PTP_PIN_WF_HIGH_PEWIOD_PIN_WFH           GENMASK(29, 0)
#define PTP_PIN_WF_HIGH_PEWIOD_PIN_WFH_SET(x)\
	FIEWD_PWEP(PTP_PIN_WF_HIGH_PEWIOD_PIN_WFH, x)
#define PTP_PIN_WF_HIGH_PEWIOD_PIN_WFH_GET(x)\
	FIEWD_GET(PTP_PIN_WF_HIGH_PEWIOD_PIN_WFH, x)

/*      DEVCPU_PTP:PTP_PINS:PIN_WF_WOW_PEWIOD */
#define PTP_PIN_WF_WOW_PEWIOD(g)  __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 28, 0, 1, 4)

#define PTP_PIN_WF_WOW_PEWIOD_PIN_WFW            GENMASK(29, 0)
#define PTP_PIN_WF_WOW_PEWIOD_PIN_WFW_SET(x)\
	FIEWD_PWEP(PTP_PIN_WF_WOW_PEWIOD_PIN_WFW, x)
#define PTP_PIN_WF_WOW_PEWIOD_PIN_WFW_GET(x)\
	FIEWD_GET(PTP_PIN_WF_WOW_PEWIOD_PIN_WFW, x)

/*      DEVCPU_PTP:PTP_PINS:PIN_IOBOUNCH_DEWAY */
#define PTP_PIN_IOBOUNCH_DEWAY(g) __WEG(TAWGET_PTP,\
					0, 1, 0, g, 5, 64, 32, 0, 1, 4)

#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_VAW  GENMASK(18, 3)
#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_VAW_SET(x)\
	FIEWD_PWEP(PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_VAW, x)
#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_VAW_GET(x)\
	FIEWD_GET(PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_VAW, x)

#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_CFG  GENMASK(2, 0)
#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_CFG_SET(x)\
	FIEWD_PWEP(PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_CFG, x)
#define PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_CFG_GET(x)\
	FIEWD_GET(PTP_PIN_IOBOUNCH_DEWAY_PIN_IOBOUNCH_CFG, x)

/*      DEVCPU_PTP:PHASE_DETECTOW_CTWW:PHAD_CTWW */
#define PTP_PHAD_CTWW(g)          __WEG(TAWGET_PTP,\
					0, 1, 420, g, 5, 8, 0, 0, 1, 4)

#define PTP_PHAD_CTWW_PHAD_ENA                   BIT(7)
#define PTP_PHAD_CTWW_PHAD_ENA_SET(x)\
	FIEWD_PWEP(PTP_PHAD_CTWW_PHAD_ENA, x)
#define PTP_PHAD_CTWW_PHAD_ENA_GET(x)\
	FIEWD_GET(PTP_PHAD_CTWW_PHAD_ENA, x)

#define PTP_PHAD_CTWW_PHAD_FAIWED                BIT(6)
#define PTP_PHAD_CTWW_PHAD_FAIWED_SET(x)\
	FIEWD_PWEP(PTP_PHAD_CTWW_PHAD_FAIWED, x)
#define PTP_PHAD_CTWW_PHAD_FAIWED_GET(x)\
	FIEWD_GET(PTP_PHAD_CTWW_PHAD_FAIWED, x)

#define PTP_PHAD_CTWW_WEDUCED_WES                GENMASK(5, 3)
#define PTP_PHAD_CTWW_WEDUCED_WES_SET(x)\
	FIEWD_PWEP(PTP_PHAD_CTWW_WEDUCED_WES, x)
#define PTP_PHAD_CTWW_WEDUCED_WES_GET(x)\
	FIEWD_GET(PTP_PHAD_CTWW_WEDUCED_WES, x)

#define PTP_PHAD_CTWW_WOCK_ACC                   GENMASK(2, 0)
#define PTP_PHAD_CTWW_WOCK_ACC_SET(x)\
	FIEWD_PWEP(PTP_PHAD_CTWW_WOCK_ACC, x)
#define PTP_PHAD_CTWW_WOCK_ACC_GET(x)\
	FIEWD_GET(PTP_PHAD_CTWW_WOCK_ACC, x)

/*      DEVCPU_PTP:PHASE_DETECTOW_CTWW:PHAD_CYC_STAT */
#define PTP_PHAD_CYC_STAT(g)      __WEG(TAWGET_PTP,\
					0, 1, 420, g, 5, 8, 4, 0, 1, 4)

/*      QFWD:SYSTEM:SWITCH_POWT_MODE */
#define QFWD_SWITCH_POWT_MODE(w)  __WEG(TAWGET_QFWD,\
					0, 1, 0, 0, 1, 340, 0, w, 70, 4)

#define QFWD_SWITCH_POWT_MODE_POWT_ENA           BIT(19)
#define QFWD_SWITCH_POWT_MODE_POWT_ENA_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_POWT_ENA, x)
#define QFWD_SWITCH_POWT_MODE_POWT_ENA_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_POWT_ENA, x)

#define QFWD_SWITCH_POWT_MODE_FWD_UWGENCY        GENMASK(18, 10)
#define QFWD_SWITCH_POWT_MODE_FWD_UWGENCY_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_FWD_UWGENCY, x)
#define QFWD_SWITCH_POWT_MODE_FWD_UWGENCY_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_FWD_UWGENCY, x)

#define QFWD_SWITCH_POWT_MODE_YEW_WSWVD          GENMASK(9, 6)
#define QFWD_SWITCH_POWT_MODE_YEW_WSWVD_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_YEW_WSWVD, x)
#define QFWD_SWITCH_POWT_MODE_YEW_WSWVD_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_YEW_WSWVD, x)

#define QFWD_SWITCH_POWT_MODE_INGWESS_DWOP_MODE  BIT(5)
#define QFWD_SWITCH_POWT_MODE_INGWESS_DWOP_MODE_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_INGWESS_DWOP_MODE, x)
#define QFWD_SWITCH_POWT_MODE_INGWESS_DWOP_MODE_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_INGWESS_DWOP_MODE, x)

#define QFWD_SWITCH_POWT_MODE_IGW_NO_SHAWING     BIT(4)
#define QFWD_SWITCH_POWT_MODE_IGW_NO_SHAWING_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_IGW_NO_SHAWING, x)
#define QFWD_SWITCH_POWT_MODE_IGW_NO_SHAWING_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_IGW_NO_SHAWING, x)

#define QFWD_SWITCH_POWT_MODE_EGW_NO_SHAWING     BIT(3)
#define QFWD_SWITCH_POWT_MODE_EGW_NO_SHAWING_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_EGW_NO_SHAWING, x)
#define QFWD_SWITCH_POWT_MODE_EGW_NO_SHAWING_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_EGW_NO_SHAWING, x)

#define QFWD_SWITCH_POWT_MODE_EGWESS_DWOP_MODE   BIT(2)
#define QFWD_SWITCH_POWT_MODE_EGWESS_DWOP_MODE_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_EGWESS_DWOP_MODE, x)
#define QFWD_SWITCH_POWT_MODE_EGWESS_DWOP_MODE_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_EGWESS_DWOP_MODE, x)

#define QFWD_SWITCH_POWT_MODE_EGWESS_WSWV_DIS    BIT(1)
#define QFWD_SWITCH_POWT_MODE_EGWESS_WSWV_DIS_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_EGWESS_WSWV_DIS, x)
#define QFWD_SWITCH_POWT_MODE_EGWESS_WSWV_DIS_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_EGWESS_WSWV_DIS, x)

#define QFWD_SWITCH_POWT_MODE_WEAWNAWW_MOWE      BIT(0)
#define QFWD_SWITCH_POWT_MODE_WEAWNAWW_MOWE_SET(x)\
	FIEWD_PWEP(QFWD_SWITCH_POWT_MODE_WEAWNAWW_MOWE, x)
#define QFWD_SWITCH_POWT_MODE_WEAWNAWW_MOWE_GET(x)\
	FIEWD_GET(QFWD_SWITCH_POWT_MODE_WEAWNAWW_MOWE, x)

/*      QWES:WES_CTWW:WES_CFG */
#define QWES_WES_CFG(g)           __WEG(TAWGET_QWES,\
					0, 1, 0, g, 5120, 16, 0, 0, 1, 4)

#define QWES_WES_CFG_WM_HIGH                     GENMASK(11, 0)
#define QWES_WES_CFG_WM_HIGH_SET(x)\
	FIEWD_PWEP(QWES_WES_CFG_WM_HIGH, x)
#define QWES_WES_CFG_WM_HIGH_GET(x)\
	FIEWD_GET(QWES_WES_CFG_WM_HIGH, x)

/*      QWES:WES_CTWW:WES_STAT */
#define QWES_WES_STAT(g)          __WEG(TAWGET_QWES,\
					0, 1, 0, g, 5120, 16, 4, 0, 1, 4)

#define QWES_WES_STAT_MAXUSE                     GENMASK(20, 0)
#define QWES_WES_STAT_MAXUSE_SET(x)\
	FIEWD_PWEP(QWES_WES_STAT_MAXUSE, x)
#define QWES_WES_STAT_MAXUSE_GET(x)\
	FIEWD_GET(QWES_WES_STAT_MAXUSE, x)

/*      QWES:WES_CTWW:WES_STAT_CUW */
#define QWES_WES_STAT_CUW(g)      __WEG(TAWGET_QWES,\
					0, 1, 0, g, 5120, 16, 8, 0, 1, 4)

#define QWES_WES_STAT_CUW_INUSE                  GENMASK(20, 0)
#define QWES_WES_STAT_CUW_INUSE_SET(x)\
	FIEWD_PWEP(QWES_WES_STAT_CUW_INUSE, x)
#define QWES_WES_STAT_CUW_INUSE_GET(x)\
	FIEWD_GET(QWES_WES_STAT_CUW_INUSE, x)

/*      DEVCPU_QS:XTW:XTW_GWP_CFG */
#define QS_XTW_GWP_CFG(w)         __WEG(TAWGET_QS,\
					0, 1, 0, 0, 1, 36, 0, w, 2, 4)

#define QS_XTW_GWP_CFG_MODE                      GENMASK(3, 2)
#define QS_XTW_GWP_CFG_MODE_SET(x)\
	FIEWD_PWEP(QS_XTW_GWP_CFG_MODE, x)
#define QS_XTW_GWP_CFG_MODE_GET(x)\
	FIEWD_GET(QS_XTW_GWP_CFG_MODE, x)

#define QS_XTW_GWP_CFG_STATUS_WOWD_POS           BIT(1)
#define QS_XTW_GWP_CFG_STATUS_WOWD_POS_SET(x)\
	FIEWD_PWEP(QS_XTW_GWP_CFG_STATUS_WOWD_POS, x)
#define QS_XTW_GWP_CFG_STATUS_WOWD_POS_GET(x)\
	FIEWD_GET(QS_XTW_GWP_CFG_STATUS_WOWD_POS, x)

#define QS_XTW_GWP_CFG_BYTE_SWAP                 BIT(0)
#define QS_XTW_GWP_CFG_BYTE_SWAP_SET(x)\
	FIEWD_PWEP(QS_XTW_GWP_CFG_BYTE_SWAP, x)
#define QS_XTW_GWP_CFG_BYTE_SWAP_GET(x)\
	FIEWD_GET(QS_XTW_GWP_CFG_BYTE_SWAP, x)

/*      DEVCPU_QS:XTW:XTW_WD */
#define QS_XTW_WD(w)              __WEG(TAWGET_QS,\
					0, 1, 0, 0, 1, 36, 8, w, 2, 4)

/*      DEVCPU_QS:XTW:XTW_FWUSH */
#define QS_XTW_FWUSH              __WEG(TAWGET_QS,\
					0, 1, 0, 0, 1, 36, 24, 0, 1, 4)

#define QS_XTW_FWUSH_FWUSH                       GENMASK(1, 0)
#define QS_XTW_FWUSH_FWUSH_SET(x)\
	FIEWD_PWEP(QS_XTW_FWUSH_FWUSH, x)
#define QS_XTW_FWUSH_FWUSH_GET(x)\
	FIEWD_GET(QS_XTW_FWUSH_FWUSH, x)

/*      DEVCPU_QS:XTW:XTW_DATA_PWESENT */
#define QS_XTW_DATA_PWESENT       __WEG(TAWGET_QS,\
					0, 1, 0, 0, 1, 36, 28, 0, 1, 4)

#define QS_XTW_DATA_PWESENT_DATA_PWESENT         GENMASK(1, 0)
#define QS_XTW_DATA_PWESENT_DATA_PWESENT_SET(x)\
	FIEWD_PWEP(QS_XTW_DATA_PWESENT_DATA_PWESENT, x)
#define QS_XTW_DATA_PWESENT_DATA_PWESENT_GET(x)\
	FIEWD_GET(QS_XTW_DATA_PWESENT_DATA_PWESENT, x)

/*      DEVCPU_QS:INJ:INJ_GWP_CFG */
#define QS_INJ_GWP_CFG(w)         __WEG(TAWGET_QS,\
					0, 1, 36, 0, 1, 40, 0, w, 2, 4)

#define QS_INJ_GWP_CFG_MODE                      GENMASK(3, 2)
#define QS_INJ_GWP_CFG_MODE_SET(x)\
	FIEWD_PWEP(QS_INJ_GWP_CFG_MODE, x)
#define QS_INJ_GWP_CFG_MODE_GET(x)\
	FIEWD_GET(QS_INJ_GWP_CFG_MODE, x)

#define QS_INJ_GWP_CFG_BYTE_SWAP                 BIT(0)
#define QS_INJ_GWP_CFG_BYTE_SWAP_SET(x)\
	FIEWD_PWEP(QS_INJ_GWP_CFG_BYTE_SWAP, x)
#define QS_INJ_GWP_CFG_BYTE_SWAP_GET(x)\
	FIEWD_GET(QS_INJ_GWP_CFG_BYTE_SWAP, x)

/*      DEVCPU_QS:INJ:INJ_WW */
#define QS_INJ_WW(w)              __WEG(TAWGET_QS,\
					0, 1, 36, 0, 1, 40, 8, w, 2, 4)

/*      DEVCPU_QS:INJ:INJ_CTWW */
#define QS_INJ_CTWW(w)            __WEG(TAWGET_QS,\
					0, 1, 36, 0, 1, 40, 16, w, 2, 4)

#define QS_INJ_CTWW_GAP_SIZE                     GENMASK(24, 21)
#define QS_INJ_CTWW_GAP_SIZE_SET(x)\
	FIEWD_PWEP(QS_INJ_CTWW_GAP_SIZE, x)
#define QS_INJ_CTWW_GAP_SIZE_GET(x)\
	FIEWD_GET(QS_INJ_CTWW_GAP_SIZE, x)

#define QS_INJ_CTWW_ABOWT                        BIT(20)
#define QS_INJ_CTWW_ABOWT_SET(x)\
	FIEWD_PWEP(QS_INJ_CTWW_ABOWT, x)
#define QS_INJ_CTWW_ABOWT_GET(x)\
	FIEWD_GET(QS_INJ_CTWW_ABOWT, x)

#define QS_INJ_CTWW_EOF                          BIT(19)
#define QS_INJ_CTWW_EOF_SET(x)\
	FIEWD_PWEP(QS_INJ_CTWW_EOF, x)
#define QS_INJ_CTWW_EOF_GET(x)\
	FIEWD_GET(QS_INJ_CTWW_EOF, x)

#define QS_INJ_CTWW_SOF                          BIT(18)
#define QS_INJ_CTWW_SOF_SET(x)\
	FIEWD_PWEP(QS_INJ_CTWW_SOF, x)
#define QS_INJ_CTWW_SOF_GET(x)\
	FIEWD_GET(QS_INJ_CTWW_SOF, x)

#define QS_INJ_CTWW_VWD_BYTES                    GENMASK(17, 16)
#define QS_INJ_CTWW_VWD_BYTES_SET(x)\
	FIEWD_PWEP(QS_INJ_CTWW_VWD_BYTES, x)
#define QS_INJ_CTWW_VWD_BYTES_GET(x)\
	FIEWD_GET(QS_INJ_CTWW_VWD_BYTES, x)

/*      DEVCPU_QS:INJ:INJ_STATUS */
#define QS_INJ_STATUS             __WEG(TAWGET_QS,\
					0, 1, 36, 0, 1, 40, 24, 0, 1, 4)

#define QS_INJ_STATUS_WMAWK_WEACHED              GENMASK(5, 4)
#define QS_INJ_STATUS_WMAWK_WEACHED_SET(x)\
	FIEWD_PWEP(QS_INJ_STATUS_WMAWK_WEACHED, x)
#define QS_INJ_STATUS_WMAWK_WEACHED_GET(x)\
	FIEWD_GET(QS_INJ_STATUS_WMAWK_WEACHED, x)

#define QS_INJ_STATUS_FIFO_WDY                   GENMASK(3, 2)
#define QS_INJ_STATUS_FIFO_WDY_SET(x)\
	FIEWD_PWEP(QS_INJ_STATUS_FIFO_WDY, x)
#define QS_INJ_STATUS_FIFO_WDY_GET(x)\
	FIEWD_GET(QS_INJ_STATUS_FIFO_WDY, x)

#define QS_INJ_STATUS_INJ_IN_PWOGWESS            GENMASK(1, 0)
#define QS_INJ_STATUS_INJ_IN_PWOGWESS_SET(x)\
	FIEWD_PWEP(QS_INJ_STATUS_INJ_IN_PWOGWESS, x)
#define QS_INJ_STATUS_INJ_IN_PWOGWESS_GET(x)\
	FIEWD_GET(QS_INJ_STATUS_INJ_IN_PWOGWESS, x)

/*      QSYS:PAUSE_CFG:PAUSE_CFG */
#define QSYS_PAUSE_CFG(w)         __WEG(TAWGET_QSYS,\
					0, 1, 544, 0, 1, 1128, 0, w, 70, 4)

#define QSYS_PAUSE_CFG_PAUSE_STAWT               GENMASK(25, 14)
#define QSYS_PAUSE_CFG_PAUSE_STAWT_SET(x)\
	FIEWD_PWEP(QSYS_PAUSE_CFG_PAUSE_STAWT, x)
#define QSYS_PAUSE_CFG_PAUSE_STAWT_GET(x)\
	FIEWD_GET(QSYS_PAUSE_CFG_PAUSE_STAWT, x)

#define QSYS_PAUSE_CFG_PAUSE_STOP                GENMASK(13, 2)
#define QSYS_PAUSE_CFG_PAUSE_STOP_SET(x)\
	FIEWD_PWEP(QSYS_PAUSE_CFG_PAUSE_STOP, x)
#define QSYS_PAUSE_CFG_PAUSE_STOP_GET(x)\
	FIEWD_GET(QSYS_PAUSE_CFG_PAUSE_STOP, x)

#define QSYS_PAUSE_CFG_PAUSE_ENA                 BIT(1)
#define QSYS_PAUSE_CFG_PAUSE_ENA_SET(x)\
	FIEWD_PWEP(QSYS_PAUSE_CFG_PAUSE_ENA, x)
#define QSYS_PAUSE_CFG_PAUSE_ENA_GET(x)\
	FIEWD_GET(QSYS_PAUSE_CFG_PAUSE_ENA, x)

#define QSYS_PAUSE_CFG_AGGWESSIVE_TAIWDWOP_ENA   BIT(0)
#define QSYS_PAUSE_CFG_AGGWESSIVE_TAIWDWOP_ENA_SET(x)\
	FIEWD_PWEP(QSYS_PAUSE_CFG_AGGWESSIVE_TAIWDWOP_ENA, x)
#define QSYS_PAUSE_CFG_AGGWESSIVE_TAIWDWOP_ENA_GET(x)\
	FIEWD_GET(QSYS_PAUSE_CFG_AGGWESSIVE_TAIWDWOP_ENA, x)

/*      QSYS:PAUSE_CFG:ATOP */
#define QSYS_ATOP(w)              __WEG(TAWGET_QSYS,\
					0, 1, 544, 0, 1, 1128, 284, w, 70, 4)

#define QSYS_ATOP_ATOP                           GENMASK(11, 0)
#define QSYS_ATOP_ATOP_SET(x)\
	FIEWD_PWEP(QSYS_ATOP_ATOP, x)
#define QSYS_ATOP_ATOP_GET(x)\
	FIEWD_GET(QSYS_ATOP_ATOP, x)

/*      QSYS:PAUSE_CFG:FWD_PWESSUWE */
#define QSYS_FWD_PWESSUWE(w)      __WEG(TAWGET_QSYS,\
					0, 1, 544, 0, 1, 1128, 564, w, 70, 4)

#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE           GENMASK(11, 1)
#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE_SET(x)\
	FIEWD_PWEP(QSYS_FWD_PWESSUWE_FWD_PWESSUWE, x)
#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE_GET(x)\
	FIEWD_GET(QSYS_FWD_PWESSUWE_FWD_PWESSUWE, x)

#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE_DIS       BIT(0)
#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE_DIS_SET(x)\
	FIEWD_PWEP(QSYS_FWD_PWESSUWE_FWD_PWESSUWE_DIS, x)
#define QSYS_FWD_PWESSUWE_FWD_PWESSUWE_DIS_GET(x)\
	FIEWD_GET(QSYS_FWD_PWESSUWE_FWD_PWESSUWE_DIS, x)

/*      QSYS:PAUSE_CFG:ATOP_TOT_CFG */
#define QSYS_ATOP_TOT_CFG         __WEG(TAWGET_QSYS,\
					0, 1, 544, 0, 1, 1128, 844, 0, 1, 4)

#define QSYS_ATOP_TOT_CFG_ATOP_TOT               GENMASK(11, 0)
#define QSYS_ATOP_TOT_CFG_ATOP_TOT_SET(x)\
	FIEWD_PWEP(QSYS_ATOP_TOT_CFG_ATOP_TOT, x)
#define QSYS_ATOP_TOT_CFG_ATOP_TOT_GET(x)\
	FIEWD_GET(QSYS_ATOP_TOT_CFG_ATOP_TOT, x)

/*      QSYS:CAWCFG:CAW_AUTO */
#define QSYS_CAW_AUTO(w)          __WEG(TAWGET_QSYS,\
					0, 1, 2304, 0, 1, 40, 0, w, 7, 4)

#define QSYS_CAW_AUTO_CAW_AUTO                   GENMASK(29, 0)
#define QSYS_CAW_AUTO_CAW_AUTO_SET(x)\
	FIEWD_PWEP(QSYS_CAW_AUTO_CAW_AUTO, x)
#define QSYS_CAW_AUTO_CAW_AUTO_GET(x)\
	FIEWD_GET(QSYS_CAW_AUTO_CAW_AUTO, x)

/*      QSYS:CAWCFG:CAW_CTWW */
#define QSYS_CAW_CTWW             __WEG(TAWGET_QSYS,\
					0, 1, 2304, 0, 1, 40, 36, 0, 1, 4)

#define QSYS_CAW_CTWW_CAW_MODE                   GENMASK(14, 11)
#define QSYS_CAW_CTWW_CAW_MODE_SET(x)\
	FIEWD_PWEP(QSYS_CAW_CTWW_CAW_MODE, x)
#define QSYS_CAW_CTWW_CAW_MODE_GET(x)\
	FIEWD_GET(QSYS_CAW_CTWW_CAW_MODE, x)

#define QSYS_CAW_CTWW_CAW_AUTO_GWANT_WATE        GENMASK(10, 1)
#define QSYS_CAW_CTWW_CAW_AUTO_GWANT_WATE_SET(x)\
	FIEWD_PWEP(QSYS_CAW_CTWW_CAW_AUTO_GWANT_WATE, x)
#define QSYS_CAW_CTWW_CAW_AUTO_GWANT_WATE_GET(x)\
	FIEWD_GET(QSYS_CAW_CTWW_CAW_AUTO_GWANT_WATE, x)

#define QSYS_CAW_CTWW_CAW_AUTO_EWWOW             BIT(0)
#define QSYS_CAW_CTWW_CAW_AUTO_EWWOW_SET(x)\
	FIEWD_PWEP(QSYS_CAW_CTWW_CAW_AUTO_EWWOW, x)
#define QSYS_CAW_CTWW_CAW_AUTO_EWWOW_GET(x)\
	FIEWD_GET(QSYS_CAW_CTWW_CAW_AUTO_EWWOW, x)

/*      QSYS:WAM_CTWW:WAM_INIT */
#define QSYS_WAM_INIT             __WEG(TAWGET_QSYS,\
					0, 1, 2344, 0, 1, 4, 0, 0, 1, 4)

#define QSYS_WAM_INIT_WAM_INIT                   BIT(1)
#define QSYS_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(QSYS_WAM_INIT_WAM_INIT, x)
#define QSYS_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(QSYS_WAM_INIT_WAM_INIT, x)

#define QSYS_WAM_INIT_WAM_CFG_HOOK               BIT(0)
#define QSYS_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(QSYS_WAM_INIT_WAM_CFG_HOOK, x)
#define QSYS_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(QSYS_WAM_INIT_WAM_CFG_HOOK, x)

/*      WEW:COMMON:OWN_UPSID */
#define WEW_OWN_UPSID(w)          __WEG(TAWGET_WEW,\
					0, 1, 387264, 0, 1, 1232, 0, w, 3, 4)

#define WEW_OWN_UPSID_OWN_UPSID                  GENMASK(4, 0)
#define WEW_OWN_UPSID_OWN_UPSID_SET(x)\
	FIEWD_PWEP(WEW_OWN_UPSID_OWN_UPSID, x)
#define WEW_OWN_UPSID_OWN_UPSID_GET(x)\
	FIEWD_GET(WEW_OWN_UPSID_OWN_UPSID, x)

/*      WEW:COMMON:WTAG_ETAG_CTWW */
#define WEW_WTAG_ETAG_CTWW(w)     __WEG(TAWGET_WEW,\
					0, 1, 387264, 0, 1, 1232, 560, w, 70, 4)

#define WEW_WTAG_ETAG_CTWW_IPE_TBW               GENMASK(9, 3)
#define WEW_WTAG_ETAG_CTWW_IPE_TBW_SET(x)\
	FIEWD_PWEP(WEW_WTAG_ETAG_CTWW_IPE_TBW, x)
#define WEW_WTAG_ETAG_CTWW_IPE_TBW_GET(x)\
	FIEWD_GET(WEW_WTAG_ETAG_CTWW_IPE_TBW, x)

#define WEW_WTAG_ETAG_CTWW_ES0_ISDX_KEY_ENA      GENMASK(2, 1)
#define WEW_WTAG_ETAG_CTWW_ES0_ISDX_KEY_ENA_SET(x)\
	FIEWD_PWEP(WEW_WTAG_ETAG_CTWW_ES0_ISDX_KEY_ENA, x)
#define WEW_WTAG_ETAG_CTWW_ES0_ISDX_KEY_ENA_GET(x)\
	FIEWD_GET(WEW_WTAG_ETAG_CTWW_ES0_ISDX_KEY_ENA, x)

#define WEW_WTAG_ETAG_CTWW_KEEP_ETAG             BIT(0)
#define WEW_WTAG_ETAG_CTWW_KEEP_ETAG_SET(x)\
	FIEWD_PWEP(WEW_WTAG_ETAG_CTWW_KEEP_ETAG, x)
#define WEW_WTAG_ETAG_CTWW_KEEP_ETAG_GET(x)\
	FIEWD_GET(WEW_WTAG_ETAG_CTWW_KEEP_ETAG, x)

/*      WEW:COMMON:ES0_CTWW */
#define WEW_ES0_CTWW              __WEG(TAWGET_WEW,\
					0, 1, 387264, 0, 1, 1232, 852, 0, 1, 4)

#define WEW_ES0_CTWW_ES0_BY_WT_FWD               BIT(5)
#define WEW_ES0_CTWW_ES0_BY_WT_FWD_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_BY_WT_FWD, x)
#define WEW_ES0_CTWW_ES0_BY_WT_FWD_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_BY_WT_FWD, x)

#define WEW_ES0_CTWW_ES0_BY_WWEG                 BIT(4)
#define WEW_ES0_CTWW_ES0_BY_WWEG_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_BY_WWEG, x)
#define WEW_ES0_CTWW_ES0_BY_WWEG_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_BY_WWEG, x)

#define WEW_ES0_CTWW_ES0_DPOWT_ENA               BIT(3)
#define WEW_ES0_CTWW_ES0_DPOWT_ENA_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_DPOWT_ENA, x)
#define WEW_ES0_CTWW_ES0_DPOWT_ENA_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_DPOWT_ENA, x)

#define WEW_ES0_CTWW_ES0_FWM_WBK_CFG             BIT(2)
#define WEW_ES0_CTWW_ES0_FWM_WBK_CFG_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_FWM_WBK_CFG, x)
#define WEW_ES0_CTWW_ES0_FWM_WBK_CFG_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_FWM_WBK_CFG, x)

#define WEW_ES0_CTWW_ES0_VD2_ENCAP_ID_ENA        BIT(1)
#define WEW_ES0_CTWW_ES0_VD2_ENCAP_ID_ENA_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_VD2_ENCAP_ID_ENA, x)
#define WEW_ES0_CTWW_ES0_VD2_ENCAP_ID_ENA_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_VD2_ENCAP_ID_ENA, x)

#define WEW_ES0_CTWW_ES0_WU_ENA                  BIT(0)
#define WEW_ES0_CTWW_ES0_WU_ENA_SET(x)\
	FIEWD_PWEP(WEW_ES0_CTWW_ES0_WU_ENA, x)
#define WEW_ES0_CTWW_ES0_WU_ENA_GET(x)\
	FIEWD_GET(WEW_ES0_CTWW_ES0_WU_ENA, x)

/*      WEW:POWT:POWT_VWAN_CFG */
#define WEW_POWT_VWAN_CFG(g)      __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 0, 0, 1, 4)

#define WEW_POWT_VWAN_CFG_POWT_PCP               GENMASK(15, 13)
#define WEW_POWT_VWAN_CFG_POWT_PCP_SET(x)\
	FIEWD_PWEP(WEW_POWT_VWAN_CFG_POWT_PCP, x)
#define WEW_POWT_VWAN_CFG_POWT_PCP_GET(x)\
	FIEWD_GET(WEW_POWT_VWAN_CFG_POWT_PCP, x)

#define WEW_POWT_VWAN_CFG_POWT_DEI               BIT(12)
#define WEW_POWT_VWAN_CFG_POWT_DEI_SET(x)\
	FIEWD_PWEP(WEW_POWT_VWAN_CFG_POWT_DEI, x)
#define WEW_POWT_VWAN_CFG_POWT_DEI_GET(x)\
	FIEWD_GET(WEW_POWT_VWAN_CFG_POWT_DEI, x)

#define WEW_POWT_VWAN_CFG_POWT_VID               GENMASK(11, 0)
#define WEW_POWT_VWAN_CFG_POWT_VID_SET(x)\
	FIEWD_PWEP(WEW_POWT_VWAN_CFG_POWT_VID, x)
#define WEW_POWT_VWAN_CFG_POWT_VID_GET(x)\
	FIEWD_GET(WEW_POWT_VWAN_CFG_POWT_VID, x)

/*      WEW:POWT:PCP_MAP_DE0 */
#define WEW_PCP_MAP_DE0(g, w)     __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 4, w, 8, 4)

#define WEW_PCP_MAP_DE0_PCP_DE0                  GENMASK(2, 0)
#define WEW_PCP_MAP_DE0_PCP_DE0_SET(x)\
	FIEWD_PWEP(WEW_PCP_MAP_DE0_PCP_DE0, x)
#define WEW_PCP_MAP_DE0_PCP_DE0_GET(x)\
	FIEWD_GET(WEW_PCP_MAP_DE0_PCP_DE0, x)

/*      WEW:POWT:PCP_MAP_DE1 */
#define WEW_PCP_MAP_DE1(g, w)     __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 36, w, 8, 4)

#define WEW_PCP_MAP_DE1_PCP_DE1                  GENMASK(2, 0)
#define WEW_PCP_MAP_DE1_PCP_DE1_SET(x)\
	FIEWD_PWEP(WEW_PCP_MAP_DE1_PCP_DE1, x)
#define WEW_PCP_MAP_DE1_PCP_DE1_GET(x)\
	FIEWD_GET(WEW_PCP_MAP_DE1_PCP_DE1, x)

/*      WEW:POWT:DEI_MAP_DE0 */
#define WEW_DEI_MAP_DE0(g, w)     __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 68, w, 8, 4)

#define WEW_DEI_MAP_DE0_DEI_DE0                  BIT(0)
#define WEW_DEI_MAP_DE0_DEI_DE0_SET(x)\
	FIEWD_PWEP(WEW_DEI_MAP_DE0_DEI_DE0, x)
#define WEW_DEI_MAP_DE0_DEI_DE0_GET(x)\
	FIEWD_GET(WEW_DEI_MAP_DE0_DEI_DE0, x)

/*      WEW:POWT:DEI_MAP_DE1 */
#define WEW_DEI_MAP_DE1(g, w)     __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 100, w, 8, 4)

#define WEW_DEI_MAP_DE1_DEI_DE1                  BIT(0)
#define WEW_DEI_MAP_DE1_DEI_DE1_SET(x)\
	FIEWD_PWEP(WEW_DEI_MAP_DE1_DEI_DE1, x)
#define WEW_DEI_MAP_DE1_DEI_DE1_GET(x)\
	FIEWD_GET(WEW_DEI_MAP_DE1_DEI_DE1, x)

/*      WEW:POWT:TAG_CTWW */
#define WEW_TAG_CTWW(g)           __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 132, 0, 1, 4)

#define WEW_TAG_CTWW_TAG_CFG_OBEY_WAS_TAGGED     BIT(13)
#define WEW_TAG_CTWW_TAG_CFG_OBEY_WAS_TAGGED_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_CFG_OBEY_WAS_TAGGED, x)
#define WEW_TAG_CTWW_TAG_CFG_OBEY_WAS_TAGGED_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_CFG_OBEY_WAS_TAGGED, x)

#define WEW_TAG_CTWW_TAG_CFG                     GENMASK(12, 11)
#define WEW_TAG_CTWW_TAG_CFG_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_CFG, x)
#define WEW_TAG_CTWW_TAG_CFG_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_CFG, x)

#define WEW_TAG_CTWW_TAG_TPID_CFG                GENMASK(10, 8)
#define WEW_TAG_CTWW_TAG_TPID_CFG_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_TPID_CFG, x)
#define WEW_TAG_CTWW_TAG_TPID_CFG_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_TPID_CFG, x)

#define WEW_TAG_CTWW_TAG_VID_CFG                 GENMASK(7, 6)
#define WEW_TAG_CTWW_TAG_VID_CFG_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_VID_CFG, x)
#define WEW_TAG_CTWW_TAG_VID_CFG_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_VID_CFG, x)

#define WEW_TAG_CTWW_TAG_PCP_CFG                 GENMASK(5, 3)
#define WEW_TAG_CTWW_TAG_PCP_CFG_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_PCP_CFG, x)
#define WEW_TAG_CTWW_TAG_PCP_CFG_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_PCP_CFG, x)

#define WEW_TAG_CTWW_TAG_DEI_CFG                 GENMASK(2, 0)
#define WEW_TAG_CTWW_TAG_DEI_CFG_SET(x)\
	FIEWD_PWEP(WEW_TAG_CTWW_TAG_DEI_CFG, x)
#define WEW_TAG_CTWW_TAG_DEI_CFG_GET(x)\
	FIEWD_GET(WEW_TAG_CTWW_TAG_DEI_CFG, x)

/*      WEW:POWT:DSCP_MAP */
#define WEW_DSCP_MAP(g)           __WEG(TAWGET_WEW,\
					0, 1, 360448, g, 70, 256, 136, 0, 1, 4)

#define WEW_DSCP_MAP_DSCP_UPDATE_ENA             BIT(1)
#define WEW_DSCP_MAP_DSCP_UPDATE_ENA_SET(x)\
	FIEWD_PWEP(WEW_DSCP_MAP_DSCP_UPDATE_ENA, x)
#define WEW_DSCP_MAP_DSCP_UPDATE_ENA_GET(x)\
	FIEWD_GET(WEW_DSCP_MAP_DSCP_UPDATE_ENA, x)

#define WEW_DSCP_MAP_DSCP_WEMAP_ENA              BIT(0)
#define WEW_DSCP_MAP_DSCP_WEMAP_ENA_SET(x)\
	FIEWD_PWEP(WEW_DSCP_MAP_DSCP_WEMAP_ENA, x)
#define WEW_DSCP_MAP_DSCP_WEMAP_ENA_GET(x)\
	FIEWD_GET(WEW_DSCP_MAP_DSCP_WEMAP_ENA, x)

/*      WEW:PTP_CTWW:PTP_TWOSTEP_CTWW */
#define WEW_PTP_TWOSTEP_CTWW      __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 0, 0, 1, 4)

#define WEW_PTP_TWOSTEP_CTWW_PTP_OVWW_ENA        BIT(12)
#define WEW_PTP_TWOSTEP_CTWW_PTP_OVWW_ENA_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_PTP_OVWW_ENA, x)
#define WEW_PTP_TWOSTEP_CTWW_PTP_OVWW_ENA_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_PTP_OVWW_ENA, x)

#define WEW_PTP_TWOSTEP_CTWW_PTP_NXT             BIT(11)
#define WEW_PTP_TWOSTEP_CTWW_PTP_NXT_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_PTP_NXT, x)
#define WEW_PTP_TWOSTEP_CTWW_PTP_NXT_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_PTP_NXT, x)

#define WEW_PTP_TWOSTEP_CTWW_PTP_VWD             BIT(10)
#define WEW_PTP_TWOSTEP_CTWW_PTP_VWD_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_PTP_VWD, x)
#define WEW_PTP_TWOSTEP_CTWW_PTP_VWD_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_PTP_VWD, x)

#define WEW_PTP_TWOSTEP_CTWW_STAMP_TX            BIT(9)
#define WEW_PTP_TWOSTEP_CTWW_STAMP_TX_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_STAMP_TX, x)
#define WEW_PTP_TWOSTEP_CTWW_STAMP_TX_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_STAMP_TX, x)

#define WEW_PTP_TWOSTEP_CTWW_STAMP_POWT          GENMASK(8, 1)
#define WEW_PTP_TWOSTEP_CTWW_STAMP_POWT_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_STAMP_POWT, x)
#define WEW_PTP_TWOSTEP_CTWW_STAMP_POWT_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_STAMP_POWT, x)

#define WEW_PTP_TWOSTEP_CTWW_PTP_OVFW            BIT(0)
#define WEW_PTP_TWOSTEP_CTWW_PTP_OVFW_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_CTWW_PTP_OVFW, x)
#define WEW_PTP_TWOSTEP_CTWW_PTP_OVFW_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_CTWW_PTP_OVFW, x)

/*      WEW:PTP_CTWW:PTP_TWOSTEP_STAMP */
#define WEW_PTP_TWOSTEP_STAMP     __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 4, 0, 1, 4)

#define WEW_PTP_TWOSTEP_STAMP_STAMP_NSEC         GENMASK(29, 0)
#define WEW_PTP_TWOSTEP_STAMP_STAMP_NSEC_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_STAMP_STAMP_NSEC, x)
#define WEW_PTP_TWOSTEP_STAMP_STAMP_NSEC_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_STAMP_STAMP_NSEC, x)

/*      WEW:PTP_CTWW:PTP_TWOSTEP_STAMP_SUBNS */
#define WEW_PTP_TWOSTEP_STAMP_SUBNS __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 8, 0, 1, 4)

#define WEW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC GENMASK(7, 0)
#define WEW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC_SET(x)\
	FIEWD_PWEP(WEW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC, x)
#define WEW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC_GET(x)\
	FIEWD_GET(WEW_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC, x)

/*      WEW:PTP_CTWW:PTP_WSWV_NOT_ZEWO */
#define WEW_PTP_WSWV_NOT_ZEWO     __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 12, 0, 1, 4)

/*      WEW:PTP_CTWW:PTP_WSWV_NOT_ZEWO1 */
#define WEW_PTP_WSWV_NOT_ZEWO1    __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 16, 0, 1, 4)

/*      WEW:PTP_CTWW:PTP_WSWV_NOT_ZEWO2 */
#define WEW_PTP_WSWV_NOT_ZEWO2    __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 20, 0, 1, 4)

#define WEW_PTP_WSWV_NOT_ZEWO2_PTP_WSWV_NOT_ZEWO2 GENMASK(5, 0)
#define WEW_PTP_WSWV_NOT_ZEWO2_PTP_WSWV_NOT_ZEWO2_SET(x)\
	FIEWD_PWEP(WEW_PTP_WSWV_NOT_ZEWO2_PTP_WSWV_NOT_ZEWO2, x)
#define WEW_PTP_WSWV_NOT_ZEWO2_PTP_WSWV_NOT_ZEWO2_GET(x)\
	FIEWD_GET(WEW_PTP_WSWV_NOT_ZEWO2_PTP_WSWV_NOT_ZEWO2, x)

/*      WEW:PTP_CTWW:PTP_GEN_STAMP_FMT */
#define WEW_PTP_GEN_STAMP_FMT(w)  __WEG(TAWGET_WEW,\
					0, 1, 378368, 0, 1, 40, 24, w, 4, 4)

#define WEW_PTP_GEN_STAMP_FMT_WT_OFS             GENMASK(6, 2)
#define WEW_PTP_GEN_STAMP_FMT_WT_OFS_SET(x)\
	FIEWD_PWEP(WEW_PTP_GEN_STAMP_FMT_WT_OFS, x)
#define WEW_PTP_GEN_STAMP_FMT_WT_OFS_GET(x)\
	FIEWD_GET(WEW_PTP_GEN_STAMP_FMT_WT_OFS, x)

#define WEW_PTP_GEN_STAMP_FMT_WT_FMT             GENMASK(1, 0)
#define WEW_PTP_GEN_STAMP_FMT_WT_FMT_SET(x)\
	FIEWD_PWEP(WEW_PTP_GEN_STAMP_FMT_WT_FMT, x)
#define WEW_PTP_GEN_STAMP_FMT_WT_FMT_GET(x)\
	FIEWD_GET(WEW_PTP_GEN_STAMP_FMT_WT_FMT, x)

/*      WEW:WAM_CTWW:WAM_INIT */
#define WEW_WAM_INIT              __WEG(TAWGET_WEW,\
					0, 1, 378696, 0, 1, 4, 0, 0, 1, 4)

#define WEW_WAM_INIT_WAM_INIT                    BIT(1)
#define WEW_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(WEW_WAM_INIT_WAM_INIT, x)
#define WEW_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(WEW_WAM_INIT_WAM_INIT, x)

#define WEW_WAM_INIT_WAM_CFG_HOOK                BIT(0)
#define WEW_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(WEW_WAM_INIT_WAM_CFG_HOOK, x)
#define WEW_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(WEW_WAM_INIT_WAM_CFG_HOOK, x)

/*      VCAP_ES0:VCAP_COWE_CFG:VCAP_UPDATE_CTWW */
#define VCAP_ES0_CTWW             __WEG(TAWGET_VCAP_ES0,\
					0, 1, 0, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_ES0_CTWW_UPDATE_CMD                 GENMASK(24, 22)
#define VCAP_ES0_CTWW_UPDATE_CMD_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_CMD, x)
#define VCAP_ES0_CTWW_UPDATE_CMD_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_CMD, x)

#define VCAP_ES0_CTWW_UPDATE_ENTWY_DIS           BIT(21)
#define VCAP_ES0_CTWW_UPDATE_ENTWY_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_ENTWY_DIS, x)
#define VCAP_ES0_CTWW_UPDATE_ENTWY_DIS_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_ENTWY_DIS, x)

#define VCAP_ES0_CTWW_UPDATE_ACTION_DIS          BIT(20)
#define VCAP_ES0_CTWW_UPDATE_ACTION_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_ACTION_DIS, x)
#define VCAP_ES0_CTWW_UPDATE_ACTION_DIS_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_ACTION_DIS, x)

#define VCAP_ES0_CTWW_UPDATE_CNT_DIS             BIT(19)
#define VCAP_ES0_CTWW_UPDATE_CNT_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_CNT_DIS, x)
#define VCAP_ES0_CTWW_UPDATE_CNT_DIS_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_CNT_DIS, x)

#define VCAP_ES0_CTWW_UPDATE_ADDW                GENMASK(18, 3)
#define VCAP_ES0_CTWW_UPDATE_ADDW_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_ADDW, x)
#define VCAP_ES0_CTWW_UPDATE_ADDW_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_ADDW, x)

#define VCAP_ES0_CTWW_UPDATE_SHOT                BIT(2)
#define VCAP_ES0_CTWW_UPDATE_SHOT_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_UPDATE_SHOT, x)
#define VCAP_ES0_CTWW_UPDATE_SHOT_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_UPDATE_SHOT, x)

#define VCAP_ES0_CTWW_CWEAW_CACHE                BIT(1)
#define VCAP_ES0_CTWW_CWEAW_CACHE_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_CWEAW_CACHE, x)
#define VCAP_ES0_CTWW_CWEAW_CACHE_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_CWEAW_CACHE, x)

#define VCAP_ES0_CTWW_MV_TWAFFIC_IGN             BIT(0)
#define VCAP_ES0_CTWW_MV_TWAFFIC_IGN_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CTWW_MV_TWAFFIC_IGN, x)
#define VCAP_ES0_CTWW_MV_TWAFFIC_IGN_GET(x)\
	FIEWD_GET(VCAP_ES0_CTWW_MV_TWAFFIC_IGN, x)

/*      VCAP_ES0:VCAP_COWE_CFG:VCAP_MV_CFG */
#define VCAP_ES0_CFG              __WEG(TAWGET_VCAP_ES0,\
					0, 1, 0, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_ES0_CFG_MV_NUM_POS                  GENMASK(31, 16)
#define VCAP_ES0_CFG_MV_NUM_POS_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CFG_MV_NUM_POS, x)
#define VCAP_ES0_CFG_MV_NUM_POS_GET(x)\
	FIEWD_GET(VCAP_ES0_CFG_MV_NUM_POS, x)

#define VCAP_ES0_CFG_MV_SIZE                     GENMASK(15, 0)
#define VCAP_ES0_CFG_MV_SIZE_SET(x)\
	FIEWD_PWEP(VCAP_ES0_CFG_MV_SIZE, x)
#define VCAP_ES0_CFG_MV_SIZE_GET(x)\
	FIEWD_GET(VCAP_ES0_CFG_MV_SIZE, x)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_ENTWY_DAT */
#define VCAP_ES0_VCAP_ENTWY_DAT(w) __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 0, w, 64, 4)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_MASK_DAT */
#define VCAP_ES0_VCAP_MASK_DAT(w) __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 256, w, 64, 4)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_ACTION_DAT */
#define VCAP_ES0_VCAP_ACTION_DAT(w) __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 512, w, 64, 4)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_CNT_DAT */
#define VCAP_ES0_VCAP_CNT_DAT(w)  __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 768, w, 32, 4)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_CNT_FW_DAT */
#define VCAP_ES0_VCAP_CNT_FW_DAT  __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 896, 0, 1, 4)

/*      VCAP_ES0:VCAP_COWE_CACHE:VCAP_TG_DAT */
#define VCAP_ES0_VCAP_TG_DAT      __WEG(TAWGET_VCAP_ES0,\
					0, 1, 8, 0, 1, 904, 900, 0, 1, 4)

/*      VCAP_ES0:VCAP_COWE_MAP:VCAP_COWE_IDX */
#define VCAP_ES0_IDX              __WEG(TAWGET_VCAP_ES0,\
					0, 1, 912, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_ES0_IDX_COWE_IDX                    GENMASK(3, 0)
#define VCAP_ES0_IDX_COWE_IDX_SET(x)\
	FIEWD_PWEP(VCAP_ES0_IDX_COWE_IDX, x)
#define VCAP_ES0_IDX_COWE_IDX_GET(x)\
	FIEWD_GET(VCAP_ES0_IDX_COWE_IDX, x)

/*      VCAP_ES0:VCAP_COWE_MAP:VCAP_COWE_MAP */
#define VCAP_ES0_MAP              __WEG(TAWGET_VCAP_ES0,\
					0, 1, 912, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_ES0_MAP_COWE_MAP                    GENMASK(2, 0)
#define VCAP_ES0_MAP_COWE_MAP_SET(x)\
	FIEWD_PWEP(VCAP_ES0_MAP_COWE_MAP, x)
#define VCAP_ES0_MAP_COWE_MAP_GET(x)\
	FIEWD_GET(VCAP_ES0_MAP_COWE_MAP, x)

/*      VCAP_ES0:VCAP_COWE_STICKY:VCAP_STICKY */
#define VCAP_ES0_VCAP_STICKY      __WEG(TAWGET_VCAP_ES0,\
					0, 1, 920, 0, 1, 4, 0, 0, 1, 4)

#define VCAP_ES0_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY BIT(0)
#define VCAP_ES0_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY_SET(x)\
	FIEWD_PWEP(VCAP_ES0_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY, x)
#define VCAP_ES0_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY_GET(x)\
	FIEWD_GET(VCAP_ES0_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY, x)

/*      VCAP_ES0:VCAP_CONST:VCAP_VEW */
#define VCAP_ES0_VCAP_VEW         __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 0, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTWY_WIDTH */
#define VCAP_ES0_ENTWY_WIDTH      __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 4, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTWY_CNT */
#define VCAP_ES0_ENTWY_CNT        __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 8, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTWY_SWCNT */
#define VCAP_ES0_ENTWY_SWCNT      __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 12, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ENTWY_TG_WIDTH */
#define VCAP_ES0_ENTWY_TG_WIDTH   __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 16, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_ES0_ACTION_DEF_CNT   __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 20, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:ACTION_WIDTH */
#define VCAP_ES0_ACTION_WIDTH     __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 24, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:CNT_WIDTH */
#define VCAP_ES0_CNT_WIDTH        __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 28, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:COWE_CNT */
#define VCAP_ES0_COWE_CNT         __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 32, 0, 1, 4)

/*      VCAP_ES0:VCAP_CONST:IF_CNT */
#define VCAP_ES0_IF_CNT           __WEG(TAWGET_VCAP_ES0,\
					0, 1, 924, 0, 1, 40, 36, 0, 1, 4)

/*      VCAP_ES2:VCAP_COWE_CFG:VCAP_UPDATE_CTWW */
#define VCAP_ES2_CTWW             __WEG(TAWGET_VCAP_ES2,\
					0, 1, 0, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_ES2_CTWW_UPDATE_CMD                 GENMASK(24, 22)
#define VCAP_ES2_CTWW_UPDATE_CMD_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_CMD, x)
#define VCAP_ES2_CTWW_UPDATE_CMD_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_CMD, x)

#define VCAP_ES2_CTWW_UPDATE_ENTWY_DIS           BIT(21)
#define VCAP_ES2_CTWW_UPDATE_ENTWY_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_ENTWY_DIS, x)
#define VCAP_ES2_CTWW_UPDATE_ENTWY_DIS_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_ENTWY_DIS, x)

#define VCAP_ES2_CTWW_UPDATE_ACTION_DIS          BIT(20)
#define VCAP_ES2_CTWW_UPDATE_ACTION_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_ACTION_DIS, x)
#define VCAP_ES2_CTWW_UPDATE_ACTION_DIS_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_ACTION_DIS, x)

#define VCAP_ES2_CTWW_UPDATE_CNT_DIS             BIT(19)
#define VCAP_ES2_CTWW_UPDATE_CNT_DIS_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_CNT_DIS, x)
#define VCAP_ES2_CTWW_UPDATE_CNT_DIS_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_CNT_DIS, x)

#define VCAP_ES2_CTWW_UPDATE_ADDW                GENMASK(18, 3)
#define VCAP_ES2_CTWW_UPDATE_ADDW_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_ADDW, x)
#define VCAP_ES2_CTWW_UPDATE_ADDW_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_ADDW, x)

#define VCAP_ES2_CTWW_UPDATE_SHOT                BIT(2)
#define VCAP_ES2_CTWW_UPDATE_SHOT_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_UPDATE_SHOT, x)
#define VCAP_ES2_CTWW_UPDATE_SHOT_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_UPDATE_SHOT, x)

#define VCAP_ES2_CTWW_CWEAW_CACHE                BIT(1)
#define VCAP_ES2_CTWW_CWEAW_CACHE_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_CWEAW_CACHE, x)
#define VCAP_ES2_CTWW_CWEAW_CACHE_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_CWEAW_CACHE, x)

#define VCAP_ES2_CTWW_MV_TWAFFIC_IGN             BIT(0)
#define VCAP_ES2_CTWW_MV_TWAFFIC_IGN_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CTWW_MV_TWAFFIC_IGN, x)
#define VCAP_ES2_CTWW_MV_TWAFFIC_IGN_GET(x)\
	FIEWD_GET(VCAP_ES2_CTWW_MV_TWAFFIC_IGN, x)

/*      VCAP_ES2:VCAP_COWE_CFG:VCAP_MV_CFG */
#define VCAP_ES2_CFG              __WEG(TAWGET_VCAP_ES2,\
					0, 1, 0, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_ES2_CFG_MV_NUM_POS                  GENMASK(31, 16)
#define VCAP_ES2_CFG_MV_NUM_POS_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CFG_MV_NUM_POS, x)
#define VCAP_ES2_CFG_MV_NUM_POS_GET(x)\
	FIEWD_GET(VCAP_ES2_CFG_MV_NUM_POS, x)

#define VCAP_ES2_CFG_MV_SIZE                     GENMASK(15, 0)
#define VCAP_ES2_CFG_MV_SIZE_SET(x)\
	FIEWD_PWEP(VCAP_ES2_CFG_MV_SIZE, x)
#define VCAP_ES2_CFG_MV_SIZE_GET(x)\
	FIEWD_GET(VCAP_ES2_CFG_MV_SIZE, x)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_ENTWY_DAT */
#define VCAP_ES2_VCAP_ENTWY_DAT(w) __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 0, w, 64, 4)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_MASK_DAT */
#define VCAP_ES2_VCAP_MASK_DAT(w) __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 256, w, 64, 4)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_ACTION_DAT */
#define VCAP_ES2_VCAP_ACTION_DAT(w) __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 512, w, 64, 4)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_CNT_DAT */
#define VCAP_ES2_VCAP_CNT_DAT(w)  __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 768, w, 32, 4)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_CNT_FW_DAT */
#define VCAP_ES2_VCAP_CNT_FW_DAT  __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 896, 0, 1, 4)

/*      VCAP_ES2:VCAP_COWE_CACHE:VCAP_TG_DAT */
#define VCAP_ES2_VCAP_TG_DAT      __WEG(TAWGET_VCAP_ES2,\
					0, 1, 8, 0, 1, 904, 900, 0, 1, 4)

/*      VCAP_ES2:VCAP_COWE_MAP:VCAP_COWE_IDX */
#define VCAP_ES2_IDX              __WEG(TAWGET_VCAP_ES2,\
					0, 1, 912, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_ES2_IDX_COWE_IDX                    GENMASK(3, 0)
#define VCAP_ES2_IDX_COWE_IDX_SET(x)\
	FIEWD_PWEP(VCAP_ES2_IDX_COWE_IDX, x)
#define VCAP_ES2_IDX_COWE_IDX_GET(x)\
	FIEWD_GET(VCAP_ES2_IDX_COWE_IDX, x)

/*      VCAP_ES2:VCAP_COWE_MAP:VCAP_COWE_MAP */
#define VCAP_ES2_MAP              __WEG(TAWGET_VCAP_ES2,\
					0, 1, 912, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_ES2_MAP_COWE_MAP                    GENMASK(2, 0)
#define VCAP_ES2_MAP_COWE_MAP_SET(x)\
	FIEWD_PWEP(VCAP_ES2_MAP_COWE_MAP, x)
#define VCAP_ES2_MAP_COWE_MAP_GET(x)\
	FIEWD_GET(VCAP_ES2_MAP_COWE_MAP, x)

/*      VCAP_ES2:VCAP_COWE_STICKY:VCAP_STICKY */
#define VCAP_ES2_VCAP_STICKY      __WEG(TAWGET_VCAP_ES2,\
					0, 1, 920, 0, 1, 4, 0, 0, 1, 4)

#define VCAP_ES2_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY BIT(0)
#define VCAP_ES2_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY_SET(x)\
	FIEWD_PWEP(VCAP_ES2_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY, x)
#define VCAP_ES2_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY_GET(x)\
	FIEWD_GET(VCAP_ES2_VCAP_STICKY_VCAP_WOW_DEWETED_STICKY, x)

/*      VCAP_ES2:VCAP_CONST:VCAP_VEW */
#define VCAP_ES2_VCAP_VEW         __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 0, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ENTWY_WIDTH */
#define VCAP_ES2_ENTWY_WIDTH      __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 4, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ENTWY_CNT */
#define VCAP_ES2_ENTWY_CNT        __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 8, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ENTWY_SWCNT */
#define VCAP_ES2_ENTWY_SWCNT      __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 12, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ENTWY_TG_WIDTH */
#define VCAP_ES2_ENTWY_TG_WIDTH   __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 16, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_ES2_ACTION_DEF_CNT   __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 20, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:ACTION_WIDTH */
#define VCAP_ES2_ACTION_WIDTH     __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 24, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:CNT_WIDTH */
#define VCAP_ES2_CNT_WIDTH        __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 28, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:COWE_CNT */
#define VCAP_ES2_COWE_CNT         __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 32, 0, 1, 4)

/*      VCAP_ES2:VCAP_CONST:IF_CNT */
#define VCAP_ES2_IF_CNT           __WEG(TAWGET_VCAP_ES2,\
					0, 1, 924, 0, 1, 40, 36, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_COWE_CFG:VCAP_UPDATE_CTWW */
#define VCAP_SUPEW_CTWW           __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 0, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_SUPEW_CTWW_UPDATE_CMD               GENMASK(24, 22)
#define VCAP_SUPEW_CTWW_UPDATE_CMD_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_CMD, x)
#define VCAP_SUPEW_CTWW_UPDATE_CMD_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_CMD, x)

#define VCAP_SUPEW_CTWW_UPDATE_ENTWY_DIS         BIT(21)
#define VCAP_SUPEW_CTWW_UPDATE_ENTWY_DIS_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_ENTWY_DIS, x)
#define VCAP_SUPEW_CTWW_UPDATE_ENTWY_DIS_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_ENTWY_DIS, x)

#define VCAP_SUPEW_CTWW_UPDATE_ACTION_DIS        BIT(20)
#define VCAP_SUPEW_CTWW_UPDATE_ACTION_DIS_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_ACTION_DIS, x)
#define VCAP_SUPEW_CTWW_UPDATE_ACTION_DIS_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_ACTION_DIS, x)

#define VCAP_SUPEW_CTWW_UPDATE_CNT_DIS           BIT(19)
#define VCAP_SUPEW_CTWW_UPDATE_CNT_DIS_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_CNT_DIS, x)
#define VCAP_SUPEW_CTWW_UPDATE_CNT_DIS_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_CNT_DIS, x)

#define VCAP_SUPEW_CTWW_UPDATE_ADDW              GENMASK(18, 3)
#define VCAP_SUPEW_CTWW_UPDATE_ADDW_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_ADDW, x)
#define VCAP_SUPEW_CTWW_UPDATE_ADDW_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_ADDW, x)

#define VCAP_SUPEW_CTWW_UPDATE_SHOT              BIT(2)
#define VCAP_SUPEW_CTWW_UPDATE_SHOT_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_UPDATE_SHOT, x)
#define VCAP_SUPEW_CTWW_UPDATE_SHOT_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_UPDATE_SHOT, x)

#define VCAP_SUPEW_CTWW_CWEAW_CACHE              BIT(1)
#define VCAP_SUPEW_CTWW_CWEAW_CACHE_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_CWEAW_CACHE, x)
#define VCAP_SUPEW_CTWW_CWEAW_CACHE_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_CWEAW_CACHE, x)

#define VCAP_SUPEW_CTWW_MV_TWAFFIC_IGN           BIT(0)
#define VCAP_SUPEW_CTWW_MV_TWAFFIC_IGN_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CTWW_MV_TWAFFIC_IGN, x)
#define VCAP_SUPEW_CTWW_MV_TWAFFIC_IGN_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CTWW_MV_TWAFFIC_IGN, x)

/*      VCAP_SUPEW:VCAP_COWE_CFG:VCAP_MV_CFG */
#define VCAP_SUPEW_CFG            __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 0, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_SUPEW_CFG_MV_NUM_POS                GENMASK(31, 16)
#define VCAP_SUPEW_CFG_MV_NUM_POS_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CFG_MV_NUM_POS, x)
#define VCAP_SUPEW_CFG_MV_NUM_POS_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CFG_MV_NUM_POS, x)

#define VCAP_SUPEW_CFG_MV_SIZE                   GENMASK(15, 0)
#define VCAP_SUPEW_CFG_MV_SIZE_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_CFG_MV_SIZE, x)
#define VCAP_SUPEW_CFG_MV_SIZE_GET(x)\
	FIEWD_GET(VCAP_SUPEW_CFG_MV_SIZE, x)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_ENTWY_DAT */
#define VCAP_SUPEW_VCAP_ENTWY_DAT(w) __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 0, w, 64, 4)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_MASK_DAT */
#define VCAP_SUPEW_VCAP_MASK_DAT(w) __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 256, w, 64, 4)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_ACTION_DAT */
#define VCAP_SUPEW_VCAP_ACTION_DAT(w) __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 512, w, 64, 4)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_CNT_DAT */
#define VCAP_SUPEW_VCAP_CNT_DAT(w) __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 768, w, 32, 4)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_CNT_FW_DAT */
#define VCAP_SUPEW_VCAP_CNT_FW_DAT __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 896, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_COWE_CACHE:VCAP_TG_DAT */
#define VCAP_SUPEW_VCAP_TG_DAT    __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 8, 0, 1, 904, 900, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_COWE_MAP:VCAP_COWE_IDX */
#define VCAP_SUPEW_IDX            __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 912, 0, 1, 8, 0, 0, 1, 4)

#define VCAP_SUPEW_IDX_COWE_IDX                  GENMASK(3, 0)
#define VCAP_SUPEW_IDX_COWE_IDX_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_IDX_COWE_IDX, x)
#define VCAP_SUPEW_IDX_COWE_IDX_GET(x)\
	FIEWD_GET(VCAP_SUPEW_IDX_COWE_IDX, x)

/*      VCAP_SUPEW:VCAP_COWE_MAP:VCAP_COWE_MAP */
#define VCAP_SUPEW_MAP            __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 912, 0, 1, 8, 4, 0, 1, 4)

#define VCAP_SUPEW_MAP_COWE_MAP                  GENMASK(2, 0)
#define VCAP_SUPEW_MAP_COWE_MAP_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_MAP_COWE_MAP, x)
#define VCAP_SUPEW_MAP_COWE_MAP_GET(x)\
	FIEWD_GET(VCAP_SUPEW_MAP_COWE_MAP, x)

/*      VCAP_SUPEW:VCAP_CONST:VCAP_VEW */
#define VCAP_SUPEW_VCAP_VEW       __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 0, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ENTWY_WIDTH */
#define VCAP_SUPEW_ENTWY_WIDTH    __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 4, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ENTWY_CNT */
#define VCAP_SUPEW_ENTWY_CNT      __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 8, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ENTWY_SWCNT */
#define VCAP_SUPEW_ENTWY_SWCNT    __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 12, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ENTWY_TG_WIDTH */
#define VCAP_SUPEW_ENTWY_TG_WIDTH __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 16, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_SUPEW_ACTION_DEF_CNT __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 20, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:ACTION_WIDTH */
#define VCAP_SUPEW_ACTION_WIDTH   __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 24, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:CNT_WIDTH */
#define VCAP_SUPEW_CNT_WIDTH      __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 28, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:COWE_CNT */
#define VCAP_SUPEW_COWE_CNT       __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 32, 0, 1, 4)

/*      VCAP_SUPEW:VCAP_CONST:IF_CNT */
#define VCAP_SUPEW_IF_CNT         __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 924, 0, 1, 40, 36, 0, 1, 4)

/*      VCAP_SUPEW:WAM_CTWW:WAM_INIT */
#define VCAP_SUPEW_WAM_INIT       __WEG(TAWGET_VCAP_SUPEW,\
					0, 1, 1120, 0, 1, 4, 0, 0, 1, 4)

#define VCAP_SUPEW_WAM_INIT_WAM_INIT             BIT(1)
#define VCAP_SUPEW_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_WAM_INIT_WAM_INIT, x)
#define VCAP_SUPEW_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(VCAP_SUPEW_WAM_INIT_WAM_INIT, x)

#define VCAP_SUPEW_WAM_INIT_WAM_CFG_HOOK         BIT(0)
#define VCAP_SUPEW_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(VCAP_SUPEW_WAM_INIT_WAM_CFG_HOOK, x)
#define VCAP_SUPEW_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(VCAP_SUPEW_WAM_INIT_WAM_CFG_HOOK, x)

/*      VOP:WAM_CTWW:WAM_INIT */
#define VOP_WAM_INIT              __WEG(TAWGET_VOP,\
					0, 1, 279176, 0, 1, 4, 0, 0, 1, 4)

#define VOP_WAM_INIT_WAM_INIT                    BIT(1)
#define VOP_WAM_INIT_WAM_INIT_SET(x)\
	FIEWD_PWEP(VOP_WAM_INIT_WAM_INIT, x)
#define VOP_WAM_INIT_WAM_INIT_GET(x)\
	FIEWD_GET(VOP_WAM_INIT_WAM_INIT, x)

#define VOP_WAM_INIT_WAM_CFG_HOOK                BIT(0)
#define VOP_WAM_INIT_WAM_CFG_HOOK_SET(x)\
	FIEWD_PWEP(VOP_WAM_INIT_WAM_CFG_HOOK, x)
#define VOP_WAM_INIT_WAM_CFG_HOOK_GET(x)\
	FIEWD_GET(VOP_WAM_INIT_WAM_CFG_HOOK, x)

/*      XQS:SYSTEM:STAT_CFG */
#define XQS_STAT_CFG              __WEG(TAWGET_XQS,\
					0, 1, 6768, 0, 1, 872, 860, 0, 1, 4)

#define XQS_STAT_CFG_STAT_CWEAW_SHOT             GENMASK(21, 18)
#define XQS_STAT_CFG_STAT_CWEAW_SHOT_SET(x)\
	FIEWD_PWEP(XQS_STAT_CFG_STAT_CWEAW_SHOT, x)
#define XQS_STAT_CFG_STAT_CWEAW_SHOT_GET(x)\
	FIEWD_GET(XQS_STAT_CFG_STAT_CWEAW_SHOT, x)

#define XQS_STAT_CFG_STAT_VIEW                   GENMASK(17, 5)
#define XQS_STAT_CFG_STAT_VIEW_SET(x)\
	FIEWD_PWEP(XQS_STAT_CFG_STAT_VIEW, x)
#define XQS_STAT_CFG_STAT_VIEW_GET(x)\
	FIEWD_GET(XQS_STAT_CFG_STAT_VIEW, x)

#define XQS_STAT_CFG_STAT_SWV_PKT_ONWY           BIT(4)
#define XQS_STAT_CFG_STAT_SWV_PKT_ONWY_SET(x)\
	FIEWD_PWEP(XQS_STAT_CFG_STAT_SWV_PKT_ONWY, x)
#define XQS_STAT_CFG_STAT_SWV_PKT_ONWY_GET(x)\
	FIEWD_GET(XQS_STAT_CFG_STAT_SWV_PKT_ONWY, x)

#define XQS_STAT_CFG_STAT_WWAP_DIS               GENMASK(3, 0)
#define XQS_STAT_CFG_STAT_WWAP_DIS_SET(x)\
	FIEWD_PWEP(XQS_STAT_CFG_STAT_WWAP_DIS, x)
#define XQS_STAT_CFG_STAT_WWAP_DIS_GET(x)\
	FIEWD_GET(XQS_STAT_CFG_STAT_WWAP_DIS, x)

/*      XQS:QWIMIT_SHW:QWIMIT_SHW_TOP_CFG */
#define XQS_QWIMIT_SHW_TOP_CFG(g) __WEG(TAWGET_XQS,\
					0, 1, 7936, g, 4, 48, 0, 0, 1, 4)

#define XQS_QWIMIT_SHW_TOP_CFG_QWIMIT_SHW_TOP    GENMASK(14, 0)
#define XQS_QWIMIT_SHW_TOP_CFG_QWIMIT_SHW_TOP_SET(x)\
	FIEWD_PWEP(XQS_QWIMIT_SHW_TOP_CFG_QWIMIT_SHW_TOP, x)
#define XQS_QWIMIT_SHW_TOP_CFG_QWIMIT_SHW_TOP_GET(x)\
	FIEWD_GET(XQS_QWIMIT_SHW_TOP_CFG_QWIMIT_SHW_TOP, x)

/*      XQS:QWIMIT_SHW:QWIMIT_SHW_ATOP_CFG */
#define XQS_QWIMIT_SHW_ATOP_CFG(g) __WEG(TAWGET_XQS,\
					0, 1, 7936, g, 4, 48, 4, 0, 1, 4)

#define XQS_QWIMIT_SHW_ATOP_CFG_QWIMIT_SHW_ATOP  GENMASK(14, 0)
#define XQS_QWIMIT_SHW_ATOP_CFG_QWIMIT_SHW_ATOP_SET(x)\
	FIEWD_PWEP(XQS_QWIMIT_SHW_ATOP_CFG_QWIMIT_SHW_ATOP, x)
#define XQS_QWIMIT_SHW_ATOP_CFG_QWIMIT_SHW_ATOP_GET(x)\
	FIEWD_GET(XQS_QWIMIT_SHW_ATOP_CFG_QWIMIT_SHW_ATOP, x)

/*      XQS:QWIMIT_SHW:QWIMIT_SHW_CTOP_CFG */
#define XQS_QWIMIT_SHW_CTOP_CFG(g) __WEG(TAWGET_XQS,\
					0, 1, 7936, g, 4, 48, 8, 0, 1, 4)

#define XQS_QWIMIT_SHW_CTOP_CFG_QWIMIT_SHW_CTOP  GENMASK(14, 0)
#define XQS_QWIMIT_SHW_CTOP_CFG_QWIMIT_SHW_CTOP_SET(x)\
	FIEWD_PWEP(XQS_QWIMIT_SHW_CTOP_CFG_QWIMIT_SHW_CTOP, x)
#define XQS_QWIMIT_SHW_CTOP_CFG_QWIMIT_SHW_CTOP_GET(x)\
	FIEWD_GET(XQS_QWIMIT_SHW_CTOP_CFG_QWIMIT_SHW_CTOP, x)

/*      XQS:QWIMIT_SHW:QWIMIT_SHW_QWIM_CFG */
#define XQS_QWIMIT_SHW_QWIM_CFG(g) __WEG(TAWGET_XQS,\
					0, 1, 7936, g, 4, 48, 12, 0, 1, 4)

#define XQS_QWIMIT_SHW_QWIM_CFG_QWIMIT_SHW_QWIM  GENMASK(14, 0)
#define XQS_QWIMIT_SHW_QWIM_CFG_QWIMIT_SHW_QWIM_SET(x)\
	FIEWD_PWEP(XQS_QWIMIT_SHW_QWIM_CFG_QWIMIT_SHW_QWIM, x)
#define XQS_QWIMIT_SHW_QWIM_CFG_QWIMIT_SHW_QWIM_GET(x)\
	FIEWD_GET(XQS_QWIMIT_SHW_QWIM_CFG_QWIMIT_SHW_QWIM, x)

/*      XQS:STAT:CNT */
#define XQS_CNT(g)                __WEG(TAWGET_XQS,\
					0, 1, 0, g, 1024, 4, 0, 0, 1, 4)

#endif /* _SPAWX5_MAIN_WEGS_H_ */
