0.7
2020.2
Apr 18 2022
16:05:34
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_a_0.v,1676681212,systemVerilog,,,,AESL_automem_a_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_a_1.v,1676681212,systemVerilog,,,,AESL_automem_a_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_a_2.v,1676681212,systemVerilog,,,,AESL_automem_a_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_b_0.v,1676681212,systemVerilog,,,,AESL_automem_b_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_b_1.v,1676681212,systemVerilog,,,,AESL_automem_b_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_b_2.v,1676681212,systemVerilog,,,,AESL_automem_b_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_b_3.v,1676681213,systemVerilog,,,,AESL_automem_b_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/AESL_automem_c.v,1676681213,systemVerilog,,,,AESL_automem_c,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/csv_file_dump.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/dataflow_monitor.sv,1676681213,systemVerilog,Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/nodf_module_interface.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/upc_loop_interface.svh,,Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/dump_file_agent.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/csv_file_dump.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/sample_agent.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/loop_sample_agent.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/sample_manager.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/nodf_module_interface.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/nodf_module_monitor.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/upc_loop_interface.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/dump_file_agent.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/fifo_para.vh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/loop_sample_agent.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul.autotb.v,1676681213,systemVerilog,,,Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/fifo_para.vh,apatb_mmul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul.v,1676681082,systemVerilog,,,,mmul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul_flow_control_loop_pipe.v,1676681087,systemVerilog,,,,mmul_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul_mac_muladd_16s_16s_16ns_16_4_1.v,1676681087,systemVerilog,,,,mmul_mac_muladd_16s_16s_16ns_16_4_1;mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul_mux_32_16_1_1.v,1676681087,systemVerilog,,,,mmul_mux_32_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/mmul_mux_43_16_1_1.v,1676681087,systemVerilog,,,,mmul_mux_43_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/nodf_module_interface.svh,1676681213,verilog,,,,nodf_module_intf,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/nodf_module_monitor.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/sample_agent.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/sample_manager.svh,1676681213,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/upc_loop_interface.svh,1676681213,verilog,,,,upc_loop_intf,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution3/sim/verilog/upc_loop_monitor.svh,1676681213,verilog,,,,,,,,,,,,
