#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jun 17 15:54:07 2018
# Process ID: 11064
# Current directory: D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1
# Command line: vivado.exe -log MipsSuperRacing.vdi -applog -messageDb vivado.pb -mode batch -source MipsSuperRacing.tcl -notrace
# Log file: D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1/MipsSuperRacing.vdi
# Journal file: D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source MipsSuperRacing.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_divider'
INFO: [Project 1-454] Reading design checkpoint 'D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/imem/imem.dcp' for cell 'imem'
INFO: [Project 1-454] Reading design checkpoint 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/dmem/dmem.dcp' for cell 'scdmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/gmem/gmem.dcp' for cell 'm_vga/vga_gmem'
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_divider/inst/clkin1_ibufg, from the path connected to top-level port: clk_100mhz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_divider/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1/.Xil/Vivado-11064-DESKTOP-HD/dcp_4/clk_wiz_0.edf:276]
Parsing XDC File [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_divider/inst'
Finished Parsing XDC File [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_divider/inst'
Parsing XDC File [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_divider/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.996 ; gain = 473.137
Finished Parsing XDC File [d:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_divider/inst'
Parsing XDC File [D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/constrs_1/imports/new/Mips54_LoadBoard.xdc]
Finished Parsing XDC File [D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/constrs_1/imports/new/Mips54_LoadBoard.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/imem/imem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/dmem/dmem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.srcs/sources_1/ip/gmem/gmem.dcp'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 160 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1001.020 ; gain = 768.668
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1001.020 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1324329de

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG clk_100mhz_IBUF_BUFG_inst to drive 240 load(s) on clock net clk_100mhz_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10975b063

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1001.738 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 1600 cells.
Phase 2 Constant Propagation | Checksum: 999e5fec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1001.738 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2968 unconnected nets.
INFO: [Opt 31-11] Eliminated 1605 unconnected cells.
Phase 3 Sweep | Checksum: 111947b89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1001.738 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1001.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 111947b89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1001.738 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 81 Total Ports: 186
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: f949a213

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1301.250 ; gain = 0.000
Ending Power Optimization Task | Checksum: f949a213

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1301.250 ; gain = 299.512
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.250 ; gain = 300.230
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1/MipsSuperRacing_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 1546fc71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 1546fc71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 1546fc71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 1546fc71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 1546fc71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 5196d5af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 5196d5af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8302876f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: c5d70350

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: c5d70350

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 180c09f16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 180c09f16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 180c09f16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 180c09f16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1732a6968

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1732a6968

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ff9ab37b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22685f659

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 22685f659

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17db7e1ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 20ab76bc4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1289aa390

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 6fbc52fc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 6fbc52fc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b9bc16c2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b9bc16c2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 8c52a844

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.787. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1bc1537f7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 2230a265e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2230a265e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000
Ending Placer Task | Checksum: 17c69e31a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1301.250 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1301.250 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1301.250 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1301.250 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1301.250 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d151ad5b ConstDB: 0 ShapeSum: ab1835bf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9514f073

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9514f073

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9514f073

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9514f073

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1301.250 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f02cb2c0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.327 | TNS=-33.483| WHS=-0.094 | THS=-1.453 |

Phase 2 Router Initialization | Checksum: 261bafbc9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f1f75b55

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 987
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14f81b7a1

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.437 | TNS=-1847.516| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: dd8255f2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: e2261aa9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 13811bf26

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 13811bf26

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a47ff88c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.510 | TNS=-1905.532| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eec011df

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: eec011df

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 178381932

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.437 | TNS=-1697.249| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d5011bfe

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5011bfe

Time (s): cpu = 00:01:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d5011bfe

Time (s): cpu = 00:01:39 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f596e977

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.437 | TNS=-1696.681| WHS=0.166  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f596e977

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: f596e977

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.97976 %
  Global Horizontal Routing Utilization  = 2.20666 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 12b084f31

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b084f31

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ad8128e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1301.250 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.437 | TNS=-1696.681| WHS=0.166  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18ad8128e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1301.250 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1301.250 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WeCloudSync/6.MI_PROJECTS/VIVADO_PROJECT/Mips54_App/Mips54_App/Mips54_LoadBoard_vMDU.runs/impl_1/MipsSuperRacing_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Jun 17 15:57:21 2018...
