vhdl xil_defaultlib  \
"../../../bd/top/ip/top_axi_gpio_0_0/sim/top_axi_gpio_0_0.vhd" \
"../../../bd/top/ip/top_rst_ps7_0_50M_0/sim/top_rst_ps7_0_50M_0.vhd" \
"../../../bd/top/ip/top_axi_uartlite_0_0/sim/top_axi_uartlite_0_0.vhd" \
"../../../bd/top/ip/top_axi_quad_spi_0_0/sim/top_axi_quad_spi_0_0.vhd" \
"../../../bd/top/ip/top_axi_quad_spi_0_1/sim/top_axi_quad_spi_0_1.vhd" \
"../../../bd/top/ip/top_axi_uartlite_0_1/sim/top_axi_uartlite_0_1.vhd" \
"../../../bd/top/ip/top_axi_iic_0_0/sim/top_axi_iic_0_0.vhd" \

# Do not sort compile order
nosort
