
LAF 1.4.1 S;

SECTION HEADER;
   DESIGN jukebox 0.0;
END;  // HEADER SECTION

SECTION DEVICE;
   TECHNOLOGY ispLSI;
   PART ispLSI1016-110LJ44;
END;  // DEVICE SECTION

SECTION PHYSSIM;
   XPIN  XRESET  IN  XRESET  XTYPE RST  LOCK 35;
   XPIN  WR  IN  WR  XTYPE IO  LOCK 27;
   XPIN  RESET  IN  RESET  XTYPE IO  LOCK 39;
   XPIN  RD  IN  RD  XTYPE IO  LOCK 28;
   XPIN  PCS5  IN  PCS5  XTYPE IO  LOCK 29;
   XPIN  PCS1  IN  PCS1  XTYPE IO  LOCK 15;
   XPIN  MCS0  IN  MCS0  XTYPE IO  LOCK 9;
   XPIN  CLOCK  IN  CLOCK  XTYPE CLK  LOCK 11;
   XPIN  AD0  IN  AD0  XTYPE IO  LOCK 16;
   XPIN  ST5  OUT  ST5  XTYPE IO  LOCK 30;
   XPIN  ST4  OUT  ST4  XTYPE IO  LOCK 19;
   XPIN  ST3  OUT  ST3  XTYPE IO  LOCK 20;
   XPIN  ST2  OUT  ST2  XTYPE IO  LOCK 6;
   XPIN  ST1  OUT  ST1  XTYPE IO  LOCK 5;
   XPIN  ST0  OUT  ST0  XTYPE IO  LOCK 10;
   XPIN  SRDY  OUT  SRDY  XTYPE IO  LOCK 37;
   XPIN  SCLK  OUT  SCLK  XTYPE IO  LOCK 26;
   XPIN  SAB  OUT  SAB  XTYPE IO  LOCK 21;
   XPIN  RDWR  OUT  RDWR  XTYPE IO  LOCK 18;
   XPIN  POTCS  OUT  POTCS  XTYPE IO  LOCK 44;
   XPIN  ORD  OUT  ORD  XTYPE IO  LOCK 38;
   XPIN  IDEE2  OUT  IDEE2  XTYPE IO  LOCK 32;
   XPIN  IDEE  OUT  IDEE  XTYPE IO  LOCK 31;
   XPIN  IDECS1  OUT  IDECS1  XTYPE IO  LOCK 22;
   XPIN  IDECS  OUT  IDECS  XTYPE IO  LOCK 40;
   XPIN  DSPCS  OUT  DSPCS  XTYPE IO  LOCK 3;
   XPIN  DIR  OUT  DIR  XTYPE IO  LOCK 25;
   XPIN  DATAE  OUT  DATAE  XTYPE IO  LOCK 4;
   XPIN  DA2  OUT  DA2  XTYPE IO  LOCK 41;
   XPIN  DA1  OUT  DA1  XTYPE IO  LOCK 42;
   XPIN  DA0  OUT  DA0  XTYPE IO  LOCK 43;

   NET  L2L_KEYWD_RESETb  SRC IOC_L2L_KEYWD_RESET.Z0  DST GRP_L2L_KEYWD_RESET_glb.XI0;
   NET  XRESET  EXT  DST IOC_L2L_KEYWD_RESET.XI0;
   NET  WR  EXT  DST IOC_IO10_IBUFO.XI0;
   NET  IO10_IBUFO  SRC IOC_IO10_IBUFO.Z0  DST GRP_WRX_grp.A0;
   NET  RESET  EXT  DST IOC_IO18_IBUFO.XI0;
   NET  IO18_IBUFO  SRC IOC_IO18_IBUFO.Z0  DST GRP_RESETX_grp.A0;
   NET  RD  EXT  DST IOC_IO11_IBUFO.XI0;
   NET  IO11_IBUFO  SRC IOC_IO11_IBUFO.Z0  DST GRP_RDX_grp.A0;
   NET  PCS5  EXT  DST IOC_IO12_IBUFO.XI0;
   NET  IO12_IBUFO  SRC IOC_IO12_IBUFO.Z0  DST GRP_PCS5X_grp.A0;
   NET  PCS1  EXT  DST IOC_IO0_IBUFO.XI0;
   NET  IO0_IBUFO  SRC IOC_IO0_IBUFO.Z0  DST GRP_PCS1X_grp.A0;
   NET  MCS0  EXT  DST IOC_IO30_IBUFO.XI0;
   NET  IO30_IBUFO  SRC IOC_IO30_IBUFO.Z0  DST GRP_MCS0X_grp.A0;
   NET  CLOCKX  SRC IOC_CLOCKX.Z0  DST GRP_CLOCKX_clk0.XI0;
   NET  CLOCK  EXT  DST IOC_CLOCKX.XI0;
   NET  AD0  EXT  DST IOC_IO1_IBUFO.XI0;
   NET  IO1_IBUFO  SRC IOC_IO1_IBUFO.Z0  DST GRP_AD0X_grp.A0;
   NET  ST5  EXT  SRC IOC_ST5.XO0;
   NET  IO13_OBUFI  SRC IOC_IO13_OBUFI.Z0  DST IOC_ST5.A0;
   NET  ST5_PIN_part1_iomux  SRC GRP_ST5_PIN_part1_iomux.Z0  DST IOC_IO13_OBUFI.A0;
   NET  ST4  EXT  SRC IOC_ST4.XO0;
   NET  IO4_OBUFI  SRC IOC_IO4_OBUFI.Z0  DST IOC_ST4.A0;
   NET  ST4_PIN_iomux  SRC GRP_ST4_PIN_iomux.Z0  DST IOC_IO4_OBUFI.A0;
   NET  ST3  EXT  SRC IOC_ST3.XO0;
   NET  IO5_OBUFI  SRC IOC_IO5_OBUFI.Z0  DST IOC_ST3.A0;
   NET  ST3_PIN_iomux  SRC GRP_ST3_PIN_iomux.Z0  DST IOC_IO5_OBUFI.A0;
   NET  ST2  EXT  SRC IOC_ST2.XO0;
   NET  IO27_OBUFI  SRC IOC_IO27_OBUFI.Z0  DST IOC_ST2.A0;
   NET  ST2_PIN_iomux  SRC GRP_ST2_PIN_iomux.Z0  DST IOC_IO27_OBUFI.A0;
   NET  ST1  EXT  SRC IOC_ST1.XO0;
   NET  IO26_OBUFI  SRC IOC_IO26_OBUFI.Z0  DST IOC_ST1.A0;
   NET  ST1_PIN_iomux  SRC GRP_ST1_PIN_iomux.Z0  DST IOC_IO26_OBUFI.A0;
   NET  ST0  EXT  SRC IOC_ST0.XO0;
   NET  IO31_OBUFI  SRC IOC_IO31_OBUFI.Z0  DST IOC_ST0.A0;
   NET  ST0_PIN_iomux  SRC GRP_ST0_PIN_iomux.Z0  DST IOC_IO31_OBUFI.A0;
   NET  SRDY  EXT  SRC IOC_SRDY.XO0;
   NET  IO16_OBUFI  SRC IOC_IO16_OBUFI.Z0  DST IOC_SRDY.A0;
   NET  SRDY_D_iomux  SRC GRP_SRDY_D_iomux.Z0  DST IOC_IO16_OBUFI.A0;
   NET  SCLK  EXT  SRC IOC_SCLK.XO0;
   NET  IO9_OBUFI  SRC IOC_IO9_OBUFI.Z0  DST IOC_SCLK.A0;
   NET  SCLK_D_iomux  SRC GRP_SCLK_D_iomux.Z0  DST IOC_IO9_OBUFI.A0;
   NET  SAB  EXT  SRC IOC_SAB.XO0;
   NET  IO6_OBUFI  SRC IOC_IO6_OBUFI.Z0  DST IOC_SAB.A0;
   NET  AND_1300_iomux  SRC GRP_AND_1300_iomux.Z0  DST IOC_IO6_OBUFI.A0;
   NET  RDWR  EXT  SRC IOC_RDWR.XO0;
   NET  IO3_OBUFI  SRC IOC_IO3_OBUFI.Z0  DST IOC_RDWR.A0;
   NET  RDWR_PIN_iomux  SRC GRP_RDWR_PIN_iomux.Z0  DST IOC_IO3_OBUFI.A0;
   NET  POTCS  EXT  SRC IOC_POTCS.XO0;
   NET  IO23_OBUFI  SRC IOC_IO23_OBUFI.Z0  DST IOC_POTCS.A0;
   NET  POTCS_D_iomux  SRC GRP_POTCS_D_iomux.Z0  DST IOC_IO23_OBUFI.A0;
   NET  ORD  EXT  SRC IOC_ORD.XO0;
   NET  IO17_OBUFI  SRC IOC_IO17_OBUFI.Z0  DST IOC_ORD.A0;
   NET  ORD_D_iomux  SRC GRP_ORD_D_iomux.Z0  DST IOC_IO17_OBUFI.A0;
   NET  IDEE2  EXT  SRC IOC_IDEE2.XO0;
   NET  IO15_OBUFI  SRC IOC_IO15_OBUFI.Z0  DST IOC_IDEE2.A0;
   NET  IDEE2_D_iomux  SRC GRP_IDEE2_D_iomux.Z0  DST IOC_IO15_OBUFI.A0;
   NET  IDEE  EXT  SRC IOC_IDEE.XO0;
   NET  IO14_OBUFI  SRC IOC_IO14_OBUFI.Z0  DST IOC_IDEE.A0;
   NET  OR_1321_iomux  SRC GRP_OR_1321_iomux.Z0  DST IOC_IO14_OBUFI.A0;
   NET  IDECS1  EXT  SRC IOC_IDECS1.XO0;
   NET  IO7_OBUFI  SRC IOC_IO7_OBUFI.Z0  DST IOC_IDECS1.A0;
   NET  IDECS1_D_iomux  SRC GRP_IDECS1_D_iomux.Z0  DST IOC_IO7_OBUFI.A0;
   NET  IDECS  EXT  SRC IOC_IDECS.XO0;
   NET  IO19_OBUFI  SRC IOC_IO19_OBUFI.Z0  DST IOC_IDECS.A0;
   NET  IDECS_D_iomux  SRC GRP_IDECS_D_iomux.Z0  DST IOC_IO19_OBUFI.A0;
   NET  DSPCS  EXT  SRC IOC_DSPCS.XO0;
   NET  IO24_OBUFI  SRC IOC_IO24_OBUFI.Z0  DST IOC_DSPCS.A0;
   NET  DSPCS_D_iomux  SRC GRP_DSPCS_D_iomux.Z0  DST IOC_IO24_OBUFI.A0;
   NET  DIR  EXT  SRC IOC_DIR.XO0;
   NET  IO8_OBUFI  SRC IOC_IO8_OBUFI.Z0  DST IOC_DIR.A0;
   NET  GND_1342_iomux  SRC GRP_GND_1342_iomux.Z0  DST IOC_IO8_OBUFI.A0;
   NET  DATAE  EXT  SRC IOC_DATAE.XO0;
   NET  IO25_OBUFI  SRC IOC_IO25_OBUFI.Z0  DST IOC_DATAE.A0;
   NET  DATAE_D_iomux  SRC GRP_DATAE_D_iomux.Z0  DST IOC_IO25_OBUFI.A0;
   NET  DA2  EXT  SRC IOC_DA2.XO0;
   NET  IO20_OBUFI  SRC IOC_IO20_OBUFI.Z0  DST IOC_DA2.A0;
   NET  DA2_D_iomux  SRC GRP_DA2_D_iomux.Z0  DST IOC_IO20_OBUFI.A0;
   NET  DA1  EXT  SRC IOC_DA1.XO0;
   NET  IO21_OBUFI  SRC IOC_IO21_OBUFI.Z0  DST IOC_DA1.A0;
   NET  DA1_D_iomux  SRC GRP_DA1_D_iomux.Z0  DST IOC_IO21_OBUFI.A0;
   NET  DA0  EXT  SRC IOC_DA0.XO0;
   NET  IO22_OBUFI  SRC IOC_IO22_OBUFI.Z0  DST IOC_DA0.A0;
   NET  DA0_D_iomux  SRC GRP_DA0_D_iomux.Z0  DST IOC_IO22_OBUFI.A0;
   NET  ST4_PIN  SRC GLB_ST4_PIN.Q0  DST GRP_ST4_PIN_ffb.A0 GRP_ST4_PIN_grp.A0 GRP_ST4_PIN_iomux.A0;
   NET  A1_CLK  SRC GLB_A1_CLK.Z0  DST GLB_ST4_PIN.CLK;
   NET  ST4_PIN_D0  SRC GLB_ST4_PIN_D0.Z0  DST GLB_ST4_PIN.D0;
   NET  A1_P16  SRC GLB_A1_P16.Z0  DST GLB_ST4_PIN_D0.A0;
   NET  ST4_PIN_ffb  SRC GRP_ST4_PIN_ffb.Z0  DST GLB_A1_IN16.A0;
   NET  A1_P15  SRC GLB_A1_P15.Z0  DST GLB_ST4_PIN_D0.A1;
   NET  A1_IN9  SRC GLB_A1_IN9.Z0  DST GLB_A1_P15.A4;
   NET  A1_IN16  SRC GLB_A1_IN16.Z0  DST GLB_A1_P16.A0 GLB_A1_P15.A0;
   NET  A1_P14  SRC GLB_A1_P14.Z0  DST GLB_ST4_PIN_D0.A2;
   NET  A1_IN12  SRC GLB_A1_IN12.Z0  DST GLB_A1_P14.A3;
   NET  A1_P13  SRC GLB_A1_P13.Z0  DST GLB_ST4_PIN_D0.A3;
   NET  A1_IN1B  SRC GLB_A1_IN1B.ZN0  DST GLB_A1_P15.A7 GLB_A1_P14.A8 GLB_A1_P13.A9;
   NET  A1_IN2B  SRC GLB_A1_IN2B.ZN0  DST GLB_A1_P16.A4 GLB_A1_P15.A6 GLB_A1_P14.A7 GLB_A1_P13.A8;
   NET  A1_IN3B  SRC GLB_A1_IN3B.ZN0  DST GLB_A1_P16.A3 GLB_A1_P14.A6 GLB_A1_P13.A7;
   NET  A1_IN6B  SRC GLB_A1_IN6B.ZN0  DST GLB_A1_P16.A2 GLB_A1_P15.A5 GLB_A1_P14.A5 GLB_A1_P13.A6;
   NET  A1_IN9B  SRC GLB_A1_IN9B.ZN0  DST GLB_A1_P14.A4 GLB_A1_P13.A5;
   NET  A1_IN10  SRC GLB_A1_IN10.Z0  DST GLB_A1_P13.A4;
   NET  A1_IN11  SRC GLB_A1_IN11.Z0  DST GLB_A1_P13.A3;
   NET  A1_IN13B  SRC GLB_A1_IN13B.ZN0  DST GLB_A1_P16.A1 GLB_A1_P15.A3 GLB_A1_P14.A2 GLB_A1_P13.A2;
   NET  A1_IN14B  SRC GLB_A1_IN14B.ZN0  DST GLB_A1_P15.A2 GLB_A1_P14.A1 GLB_A1_P13.A1;
   NET  A1_IN15B  SRC GLB_A1_IN15B.ZN0  DST GLB_A1_P15.A1 GLB_A1_P14.A0 GLB_A1_P13.A0;
   NET  IDECS1_D  SRC GLB_IDECS1_D.Z0  DST GRP_IDECS1_D_iomux.A0;
   NET  A2_X3O  SRC GLB_A2_X3O.Z0  DST GLB_IDECS1_D.A0;
   NET  A2_P4_xa  SRC GLB_A2_P4_xa.Z0  DST GLB_A2_X2O.A1;
   NET  AND_1300  SRC GLB_AND_1300.Z0  DST GRP_AND_1300_iomux.A0;
   NET  A2_X2O  SRC GLB_A2_X2O.Z0  DST GLB_AND_1300.A0;
   NET  A2_P8_xa  SRC GLB_A2_P8_xa.Z0  DST GLB_A2_X1O.A1;
   NET  SCLK_D  SRC GLB_SCLK_D.Z0  DST GRP_SCLK_D_iomux.A0;
   NET  A2_X1O  SRC GLB_A2_X1O.Z0  DST GLB_SCLK_D.A0;
   NET  GND_1342  SRC GLB_GND_1342.Z0  DST GRP_GND_1342_iomux.A0;
   NET  A2_X0O  SRC GLB_A2_X0O.Z0  DST GLB_GND_1342.A0;
   NET  A2_G3  SRC GLB_A2_G3.Z0  DST GLB_A2_X0O.A0;
   NET  A2_G2  SRC GLB_A2_G2.Z0  DST GLB_A2_X1O.A0;
   NET  A2_G1  SRC GLB_A2_G1.Z0  DST GLB_A2_X2O.A0;
   NET  A2_G0  SRC GLB_A2_G0.Z0  DST GLB_A2_X3O.A0;
   NET  A2_F5  SRC GLB_A2_F5.Z0  DST GLB_A2_G0.A0;
   NET  A2_P19  SRC GLB_A2_P19.Z0  DST GLB_A2_F5.A2;
   NET  A2_P18  SRC GLB_A2_P18.Z0  DST GLB_A2_F5.A0;
   NET  A2_P17  SRC GLB_A2_P17.Z0  DST GLB_A2_F5.A1;
   NET  A2_IN3  SRC GLB_A2_IN3.Z0  DST GLB_A2_P19.A4 GLB_A2_P18.A4 GLB_A2_P17.A4;
   NET  A2_IN6  SRC GLB_A2_IN6.Z0  DST GLB_A2_P17.A2;
   NET  A2_P16  SRC GLB_A2_P16.Z0  DST GLB_A2_F5.A3;
   NET  A2_IN12  SRC GLB_A2_IN12.Z0  DST GLB_A2_P17.A1 GLB_A2_P16.A0;
   NET  A2_P15  SRC GLB_A2_P15.Z0  DST GLB_A2_F5.A4;
   NET  A2_IN9B  SRC GLB_A2_IN9B.ZN0  DST GLB_A2_P16.A1 GLB_A2_P15.A1;
   NET  A2_P14  SRC GLB_A2_P14.Z0  DST GLB_A2_F5.A5;
   NET  A2_P13  SRC GLB_A2_P13.Z0  DST GLB_A2_F5.A6;
   NET  A2_P8  SRC GLB_A2_P8.Z0  DST GLB_A2_P8_xa.A0;
   NET  A2_IN4  SRC GLB_A2_IN4.Z0  DST GLB_A2_P13.A2 GLB_A2_P8.A4;
   NET  A2_IN15  SRC GLB_A2_IN15.Z0  DST GLB_A2_P17.A0 GLB_A2_P8.A0;
   NET  A2_P4  SRC GLB_A2_P4.Z0  DST GLB_A2_P4_xa.A0;
   NET  A2_IN3B  SRC GLB_A2_IN3B.ZN0  DST GLB_A2_P13.A3 GLB_A2_P8.A5 GLB_A2_P4.A5;
   NET  A2_IN4B  SRC GLB_A2_IN4B.ZN0  DST GLB_A2_P19.A3 GLB_A2_P18.A3 GLB_A2_P17.A3 GLB_A2_P16.A2 GLB_A2_P15.A3
 GLB_A2_P4.A4;
   NET  A2_IN6B  SRC GLB_A2_IN6B.ZN0  DST GLB_A2_P19.A2 GLB_A2_P15.A2 GLB_A2_P14.A3 GLB_A2_P13.A1 GLB_A2_P8.A3
 GLB_A2_P4.A3;
   NET  A2_IN9  SRC GLB_A2_IN9.Z0  DST GLB_A2_P19.A1 GLB_A2_P18.A2 GLB_A2_P14.A2 GLB_A2_P8.A2 GLB_A2_P4.A2;
   NET  A2_IN12B  SRC GLB_A2_IN12B.ZN0  DST GLB_A2_P19.A0 GLB_A2_P18.A1 GLB_A2_P14.A1 GLB_A2_P13.A0 GLB_A2_P8.A1
 GLB_A2_P4.A1;
   NET  A2_IN15B  SRC GLB_A2_IN15B.ZN0  DST GLB_A2_P18.A0 GLB_A2_P15.A0 GLB_A2_P14.A0 GLB_A2_P4.A0;
   NET  ST5_PIN_part1  SRC GLB_ST5_PIN_part1.Q0  DST GRP_ST5_PIN_part1_grp.A0 GRP_ST5_PIN_part1_iomux.A0;
   NET  ST5_PIN_part2  SRC GLB_ST5_PIN_part2.Q0  DST GRP_ST5_PIN_part2_ffb.A0 GRP_ST5_PIN_part2_grp.A0;
   NET  ST5_PIN_part1_D0  SRC GLB_ST5_PIN_part1_D0.Z0  DST GLB_ST5_PIN_part1.D0;
   NET  ST5_PIN_part2_D0  SRC GLB_ST5_PIN_part2_D0.Z0  DST GLB_ST5_PIN_part2.D0;
   NET  A3_CLK  SRC GLB_A3_CLK.Z0  DST GLB_ST5_PIN_part1.CLK GLB_ST5_PIN_part2.CLK;
   NET  OR_1321  SRC GLB_OR_1321.Z0  DST GRP_OR_1321_iomux.A0;
   NET  A3_X2O  SRC GLB_A3_X2O.Z0  DST GLB_OR_1321.A0;
   NET  A3_G3  SRC GLB_A3_G3.Z0  DST GLB_ST5_PIN_part2_D0.A0;
   NET  A3_G2  SRC GLB_A3_G2.Z0  DST GLB_ST5_PIN_part1_D0.A0;
   NET  A3_G1  SRC GLB_A3_G1.Z0  DST GLB_A3_X2O.A0;
   NET  A3_F5  SRC GLB_A3_F5.Z0  DST GLB_A3_G1.A0;
   NET  A3_F4  SRC GLB_A3_F4.Z0  DST GLB_A3_G3.A0 GLB_A3_G2.A0;
   NET  A3_P17  SRC GLB_A3_P17.Z0  DST GLB_A3_F5.A0;
   NET  A3_P16  SRC GLB_A3_P16.Z0  DST GLB_A3_F5.A1;
   NET  A3_P15  SRC GLB_A3_P15.Z0  DST GLB_A3_F5.A2;
   NET  A3_P14  SRC GLB_A3_P14.Z0  DST GLB_A3_F5.A3;
   NET  A3_P13  SRC GLB_A3_P13.Z0  DST GLB_A3_F5.A4;
   NET  A3_IN9  SRC GLB_A3_IN9.Z0  DST GLB_A3_P17.A1 GLB_A3_P13.A2;
   NET  A3_IN16B  SRC GLB_A3_IN16B.ZN0  DST GLB_A3_P17.A0 GLB_A3_P15.A0 GLB_A3_P13.A0;
   NET  A3_P12  SRC GLB_A3_P12.Z0  DST GLB_A3_F4.A0;
   NET  A3_P11  SRC GLB_A3_P11.Z0  DST GLB_A3_F4.A1;
   NET  A3_P10  SRC GLB_A3_P10.Z0  DST GLB_A3_F4.A2;
   NET  A3_IN11B  SRC GLB_A3_IN11B.ZN0  DST GLB_A3_P11.A3 GLB_A3_P10.A2;
   NET  ST5_PIN_part2_ffb  SRC GRP_ST5_PIN_part2_ffb.Z0  DST GLB_A3_IN16B.A0 GLB_A3_IN16.A0;
   NET  A3_P9  SRC GLB_A3_P9.Z0  DST GLB_A3_F4.A3;
   NET  A3_IN3  SRC GLB_A3_IN3.Z0  DST GLB_A3_P17.A4 GLB_A3_P14.A4 GLB_A3_P13.A4 GLB_A3_P11.A6 GLB_A3_P9.A6;
   NET  A3_IN6  SRC GLB_A3_IN6.Z0  DST GLB_A3_P14.A2 GLB_A3_P11.A4 GLB_A3_P9.A4;
   NET  A3_IN15  SRC GLB_A3_IN15.Z0  DST GLB_A3_P14.A1 GLB_A3_P11.A1 GLB_A3_P9.A1;
   NET  A3_IN16  SRC GLB_A3_IN16.Z0  DST GLB_A3_P16.A0 GLB_A3_P14.A0 GLB_A3_P12.A0 GLB_A3_P11.A0 GLB_A3_P9.A0;
   NET  A3_P8  SRC GLB_A3_P8.Z0  DST GLB_A3_F4.A4;
   NET  A3_IN2B  SRC GLB_A3_IN2B.ZN0  DST GLB_A3_P12.A3 GLB_A3_P11.A7 GLB_A3_P10.A7 GLB_A3_P9.A7 GLB_A3_P8.A7;
   NET  A3_IN3B  SRC GLB_A3_IN3B.ZN0  DST GLB_A3_P10.A6 GLB_A3_P8.A6;
   NET  A3_IN4B  SRC GLB_A3_IN4B.ZN0  DST GLB_A3_P17.A3 GLB_A3_P16.A2 GLB_A3_P15.A3 GLB_A3_P14.A3 GLB_A3_P13.A3
 GLB_A3_P12.A2 GLB_A3_P11.A5 GLB_A3_P10.A5 GLB_A3_P9.A5 GLB_A3_P8.A5;
   NET  A3_IN6B  SRC GLB_A3_IN6B.ZN0  DST GLB_A3_P17.A2 GLB_A3_P15.A2 GLB_A3_P10.A4 GLB_A3_P8.A4;
   NET  A3_IN9B  SRC GLB_A3_IN9B.ZN0  DST GLB_A3_P16.A1 GLB_A3_P12.A1 GLB_A3_P10.A3 GLB_A3_P8.A3;
   NET  A3_IN10B  SRC GLB_A3_IN10B.ZN0  DST GLB_A3_P9.A3 GLB_A3_P8.A2;
   NET  A3_IN12B  SRC GLB_A3_IN12B.ZN0  DST GLB_A3_P11.A2 GLB_A3_P10.A1 GLB_A3_P9.A2 GLB_A3_P8.A1;
   NET  A3_IN15B  SRC GLB_A3_IN15B.ZN0  DST GLB_A3_P15.A1 GLB_A3_P13.A1 GLB_A3_P10.A0 GLB_A3_P8.A0;
   NET  IDEE2_D  SRC GLB_IDEE2_D.Z0  DST GRP_IDEE2_D_iomux.A0;
   NET  A4_X3O  SRC GLB_A4_X3O.Z0  DST GLB_IDEE2_D.A0;
   NET  A4_G0  SRC GLB_A4_G0.Z0  DST GLB_A4_X3O.A0;
   NET  A4_F5  SRC GLB_A4_F5.Z0  DST GLB_A4_G0.A0;
   NET  A4_P19  SRC GLB_A4_P19.Z0  DST GLB_A4_F5.A2;
   NET  A4_P18  SRC GLB_A4_P18.Z0  DST GLB_A4_F5.A0;
   NET  A4_P17  SRC GLB_A4_P17.Z0  DST GLB_A4_F5.A1;
   NET  A4_IN9  SRC GLB_A4_IN9.Z0  DST GLB_A4_P19.A1 GLB_A4_P18.A2 GLB_A4_P17.A2;
   NET  A4_P16  SRC GLB_A4_P16.Z0  DST GLB_A4_F5.A3;
   NET  A4_P15  SRC GLB_A4_P15.Z0  DST GLB_A4_F5.A4;
   NET  A4_IN9B  SRC GLB_A4_IN9B.ZN0  DST GLB_A4_P16.A1 GLB_A4_P15.A1;
   NET  A4_IN15B  SRC GLB_A4_IN15B.ZN0  DST GLB_A4_P18.A0 GLB_A4_P17.A0 GLB_A4_P15.A0;
   NET  A4_P14  SRC GLB_A4_P14.Z0  DST GLB_A4_F5.A5;
   NET  A4_IN3B  SRC GLB_A4_IN3B.ZN0  DST GLB_A4_P14.A3;
   NET  A4_IN4  SRC GLB_A4_IN4.Z0  DST GLB_A4_P17.A4 GLB_A4_P14.A2;
   NET  A4_IN6B  SRC GLB_A4_IN6B.ZN0  DST GLB_A4_P19.A2 GLB_A4_P17.A3 GLB_A4_P15.A2 GLB_A4_P14.A1;
   NET  A4_IN12B  SRC GLB_A4_IN12B.ZN0  DST GLB_A4_P19.A0 GLB_A4_P18.A1 GLB_A4_P17.A1 GLB_A4_P14.A0;
   NET  A4_P13  SRC GLB_A4_P13.Z0  DST GLB_A4_F5.A6;
   NET  A4_IN3  SRC GLB_A4_IN3.Z0  DST GLB_A4_P19.A4 GLB_A4_P18.A4 GLB_A4_P13.A4;
   NET  A4_IN4B  SRC GLB_A4_IN4B.ZN0  DST GLB_A4_P19.A3 GLB_A4_P18.A3 GLB_A4_P16.A2 GLB_A4_P15.A3 GLB_A4_P13.A3;
   NET  A4_IN6  SRC GLB_A4_IN6.Z0  DST GLB_A4_P13.A2;
   NET  A4_IN12  SRC GLB_A4_IN12.Z0  DST GLB_A4_P16.A0 GLB_A4_P13.A1;
   NET  A4_IN15  SRC GLB_A4_IN15.Z0  DST GLB_A4_P13.A0;
   NET  RDWR_PIN  SRC GLB_RDWR_PIN.Q0  DST GRP_RDWR_PIN_grp.A0 GRP_RDWR_PIN_iomux.A0;
   NET  ST3_PIN  SRC GLB_ST3_PIN.Q0  DST GRP_ST3_PIN_ffb.A0 GRP_ST3_PIN_grp.A0 GRP_ST3_PIN_iomux.A0;
   NET  RDWR_PIN_D0  SRC GLB_RDWR_PIN_D0.Z0  DST GLB_RDWR_PIN.D0;
   NET  ST3_PIN_D0  SRC GLB_ST3_PIN_D0.Z0  DST GLB_ST3_PIN.D0;
   NET  A6_CLK  SRC GLB_A6_CLK.Z0  DST GLB_RDWR_PIN.CLK GLB_ST3_PIN.CLK;
   NET  A6_P0_xa  SRC GLB_A6_P0_xa.Z0  DST GLB_RDWR_PIN_D0.A1;
   NET  A6_G2  SRC GLB_A6_G2.Z0  DST GLB_ST3_PIN_D0.A0;
   NET  A6_G0  SRC GLB_A6_G0.Z0  DST GLB_RDWR_PIN_D0.A0;
   NET  A6_F5  SRC GLB_A6_F5.Z0  DST GLB_A6_G2.A0;
   NET  A6_F4  SRC GLB_A6_F4.Z0  DST GLB_A6_G2.A1;
   NET  A6_P19  SRC GLB_A6_P19.Z0  DST GLB_A6_F5.A2;
   NET  A6_P18  SRC GLB_A6_P18.Z0  DST GLB_A6_F5.A0;
   NET  A6_P17  SRC GLB_A6_P17.Z0  DST GLB_A6_F5.A1;
   NET  A6_IN0B  SRC GLB_A6_IN0B.ZN0  DST GLB_A6_P17.A6;
   NET  A6_P16  SRC GLB_A6_P16.Z0  DST GLB_A6_F5.A3;
   NET  A6_IN10B  SRC GLB_A6_IN10B.ZN0  DST GLB_A6_P16.A3;
   NET  A6_P15  SRC GLB_A6_P15.Z0  DST GLB_A6_F5.A4;
   NET  A6_P14  SRC GLB_A6_P14.Z0  DST GLB_A6_F5.A5;
   NET  A6_IN12  SRC GLB_A6_IN12.Z0  DST GLB_A6_P14.A3;
   NET  A6_P13  SRC GLB_A6_P13.Z0  DST GLB_A6_F5.A6;
   NET  A6_IN1  SRC GLB_A6_IN1.Z0  DST GLB_A6_P15.A7 GLB_A6_P14.A8 GLB_A6_P13.A9;
   NET  A6_IN11  SRC GLB_A6_IN11.Z0  DST GLB_A6_P13.A3;
   NET  A6_IN14B  SRC GLB_A6_IN14B.ZN0  DST GLB_A6_P18.A2 GLB_A6_P15.A2 GLB_A6_P14.A1 GLB_A6_P13.A1;
   NET  A6_P12  SRC GLB_A6_P12.Z0  DST GLB_A6_F4.A0;
   NET  A6_P11  SRC GLB_A6_P11.Z0  DST GLB_A6_F4.A1;
   NET  A6_IN4  SRC GLB_A6_IN4.Z0  DST GLB_A6_P18.A5 GLB_A6_P12.A3 GLB_A6_P11.A3;
   NET  A6_P10  SRC GLB_A6_P10.Z0  DST GLB_A6_F4.A2;
   NET  A6_IN13  SRC GLB_A6_IN13.Z0  DST GLB_A6_P19.A1 GLB_A6_P16.A1 GLB_A6_P10.A2;
   NET  A6_P9  SRC GLB_A6_P9.Z0  DST GLB_A6_F4.A3;
   NET  A6_IN6  SRC GLB_A6_IN6.Z0  DST GLB_A6_P19.A4 GLB_A6_P16.A4 GLB_A6_P10.A3 GLB_A6_P9.A3;
   NET  A6_P8  SRC GLB_A6_P8.Z0  DST GLB_A6_F4.A4;
   NET  A6_IN3  SRC GLB_A6_IN3.Z0  DST GLB_A6_P19.A6 GLB_A6_P17.A4 GLB_A6_P16.A6 GLB_A6_P10.A5 GLB_A6_P9.A5
 GLB_A6_P8.A5;
   NET  A6_IN15  SRC GLB_A6_IN15.Z0  DST GLB_A6_P19.A0 GLB_A6_P16.A0 GLB_A6_P12.A0 GLB_A6_P10.A1 GLB_A6_P8.A1;
   NET  A6_IN16  SRC GLB_A6_IN16.Z0  DST GLB_A6_P18.A0 GLB_A6_P15.A0 GLB_A6_P11.A0 GLB_A6_P9.A0 GLB_A6_P8.A0;
   NET  ST3_PIN_ffb  SRC GRP_ST3_PIN_ffb.Z0  DST GLB_A6_IN16.A0 GLB_A6_IN16B.A0;
   NET  A6_P0  SRC GLB_A6_P0.Z0  DST GLB_A6_P0_xa.A0;
   NET  A6_IN2B  SRC GLB_A6_IN2B.ZN0  DST GLB_A6_P19.A7 GLB_A6_P18.A6 GLB_A6_P17.A5 GLB_A6_P16.A7 GLB_A6_P15.A6
 GLB_A6_P14.A7 GLB_A6_P13.A8 GLB_A6_P12.A5 GLB_A6_P11.A5 GLB_A6_P10.A6
 GLB_A6_P9.A6 GLB_A6_P8.A6 GLB_A6_P0.A9;
   NET  A6_IN3B  SRC GLB_A6_IN3B.ZN0  DST GLB_A6_P15.A5 GLB_A6_P14.A6 GLB_A6_P13.A7 GLB_A6_P12.A4 GLB_A6_P11.A4
 GLB_A6_P0.A8;
   NET  A6_IN4B  SRC GLB_A6_IN4B.ZN0  DST GLB_A6_P19.A5 GLB_A6_P17.A3 GLB_A6_P16.A5 GLB_A6_P14.A5 GLB_A6_P13.A6
 GLB_A6_P10.A4 GLB_A6_P9.A4 GLB_A6_P8.A4 GLB_A6_P0.A7;
   NET  A6_IN6B  SRC GLB_A6_IN6B.ZN0  DST GLB_A6_P18.A4 GLB_A6_P17.A2 GLB_A6_P15.A4 GLB_A6_P14.A4 GLB_A6_P13.A5
 GLB_A6_P12.A2 GLB_A6_P11.A2 GLB_A6_P8.A3 GLB_A6_P0.A6;
   NET  A6_IN10  SRC GLB_A6_IN10.Z0  DST GLB_A6_P13.A4 GLB_A6_P0.A5;
   NET  A6_IN11B  SRC GLB_A6_IN11B.ZN0  DST GLB_A6_P19.A3 GLB_A6_P0.A4;
   NET  A6_IN12B  SRC GLB_A6_IN12B.ZN0  DST GLB_A6_P19.A2 GLB_A6_P16.A2 GLB_A6_P0.A3;
   NET  A6_IN13B  SRC GLB_A6_IN13B.ZN0  DST GLB_A6_P18.A3 GLB_A6_P17.A1 GLB_A6_P15.A3 GLB_A6_P14.A2 GLB_A6_P13.A2
 GLB_A6_P12.A1 GLB_A6_P11.A1 GLB_A6_P9.A2 GLB_A6_P8.A2 GLB_A6_P0.A2;
   NET  A6_IN15B  SRC GLB_A6_IN15B.ZN0  DST GLB_A6_P18.A1 GLB_A6_P17.A0 GLB_A6_P15.A1 GLB_A6_P14.A0 GLB_A6_P13.A0
 GLB_A6_P9.A1 GLB_A6_P0.A1;
   NET  A6_IN16B  SRC GLB_A6_IN16B.ZN0  DST GLB_A6_P10.A0 GLB_A6_P0.A0;
   NET  IDECS_D  SRC GLB_IDECS_D.Z0  DST GRP_IDECS_D_iomux.A0;
   NET  B1_X3O  SRC GLB_B1_X3O.Z0  DST GLB_IDECS_D.A0;
   NET  DA0_D  SRC GLB_DA0_D.Z0  DST GRP_DA0_D_iomux.A0;
   NET  B1_X2O  SRC GLB_B1_X2O.Z0  DST GLB_DA0_D.A0;
   NET  ORD_D  SRC GLB_ORD_D.Z0  DST GRP_ORD_D_iomux.A0;
   NET  B1_X1O  SRC GLB_B1_X1O.Z0  DST GLB_ORD_D.A0;
   NET  DSPCS_D  SRC GLB_DSPCS_D.Z0  DST GRP_DSPCS_D_iomux.A0;
   NET  B1_X0O  SRC GLB_B1_X0O.Z0  DST GLB_DSPCS_D.A0;
   NET  B1_G3  SRC GLB_B1_G3.Z0  DST GLB_B1_X0O.A0;
   NET  B1_G2  SRC GLB_B1_G2.Z0  DST GLB_B1_X1O.A0;
   NET  B1_G1  SRC GLB_B1_G1.Z0  DST GLB_B1_X2O.A0;
   NET  B1_G0  SRC GLB_B1_G0.Z0  DST GLB_B1_X3O.A0;
   NET  B1_F5  SRC GLB_B1_F5.Z0  DST GLB_B1_G3.A0;
   NET  B1_F4  SRC GLB_B1_F4.Z0  DST GLB_B1_G0.A0;
   NET  B1_F1  SRC GLB_B1_F1.Z0  DST GLB_B1_G1.A0;
   NET  B1_F0  SRC GLB_B1_F0.Z0  DST GLB_B1_G2.A0;
   NET  B1_P18  SRC GLB_B1_P18.Z0  DST GLB_B1_F5.A0;
   NET  B1_P17  SRC GLB_B1_P17.Z0  DST GLB_B1_F5.A1;
   NET  B1_P16  SRC GLB_B1_P16.Z0  DST GLB_B1_F5.A2;
   NET  B1_P15  SRC GLB_B1_P15.Z0  DST GLB_B1_F5.A3;
   NET  B1_P14  SRC GLB_B1_P14.Z0  DST GLB_B1_F5.A4;
   NET  B1_P13  SRC GLB_B1_P13.Z0  DST GLB_B1_F5.A5;
   NET  B1_P12  SRC GLB_B1_P12.Z0  DST GLB_B1_F4.A0;
   NET  B1_P11  SRC GLB_B1_P11.Z0  DST GLB_B1_F4.A1;
   NET  B1_P10  SRC GLB_B1_P10.Z0  DST GLB_B1_F4.A2;
   NET  B1_P9  SRC GLB_B1_P9.Z0  DST GLB_B1_F4.A3;
   NET  B1_IN0B  SRC GLB_B1_IN0B.ZN0  DST GLB_B1_P16.A3 GLB_B1_P14.A4 GLB_B1_P13.A4 GLB_B1_P11.A3 GLB_B1_P9.A4;
   NET  B1_P8  SRC GLB_B1_P8.Z0  DST GLB_B1_F4.A4;
   NET  B1_IN6  SRC GLB_B1_IN6.Z0  DST GLB_B1_P18.A3 GLB_B1_P17.A3 GLB_B1_P16.A1 GLB_B1_P13.A2 GLB_B1_P9.A2
 GLB_B1_P8.A3;
   NET  B1_P7  SRC GLB_B1_P7.Z0  DST GLB_B1_F1.A0;
   NET  B1_P6  SRC GLB_B1_P6.Z0  DST GLB_B1_F1.A1;
   NET  B1_IN4  SRC GLB_B1_IN4.Z0  DST GLB_B1_P7.A2 GLB_B1_P6.A3;
   NET  B1_P3  SRC GLB_B1_P3.Z0  DST GLB_B1_F0.A0;
   NET  B1_IN6B  SRC GLB_B1_IN6B.ZN0  DST GLB_B1_P12.A1 GLB_B1_P7.A1 GLB_B1_P3.A1;
   NET  B1_P2  SRC GLB_B1_P2.Z0  DST GLB_B1_F0.A1;
   NET  B1_IN3B  SRC GLB_B1_IN3B.ZN0  DST GLB_B1_P17.A4 GLB_B1_P16.A2 GLB_B1_P15.A3 GLB_B1_P14.A3 GLB_B1_P13.A3
 GLB_B1_P11.A2 GLB_B1_P9.A3 GLB_B1_P8.A4 GLB_B1_P2.A3;
   NET  B1_IN9B  SRC GLB_B1_IN9B.ZN0  DST GLB_B1_P17.A2 GLB_B1_P16.A0 GLB_B1_P15.A2 GLB_B1_P14.A2 GLB_B1_P11.A1
 GLB_B1_P8.A2 GLB_B1_P2.A2;
   NET  B1_IN11  SRC GLB_B1_IN11.Z0  DST GLB_B1_P15.A1 GLB_B1_P2.A1;
   NET  B1_IN12B  SRC GLB_B1_IN12B.ZN0  DST GLB_B1_P15.A0 GLB_B1_P2.A0;
   NET  RDWR_PIN_grp  SRC GRP_RDWR_PIN_grp.Z0  DST GLB_B1_IN4.A0 GLB_B1_IN4B.A0;
   NET  B1_P1  SRC GLB_B1_P1.Z0  DST GLB_B1_F0.A2;
   NET  B1_IN0  SRC GLB_B1_IN0.Z0  DST GLB_B1_P18.A5 GLB_B1_P10.A4 GLB_B1_P6.A5 GLB_B1_P2.A4 GLB_B1_P1.A5;
   NET  B1_IN3  SRC GLB_B1_IN3.Z0  DST GLB_B1_P18.A4 GLB_B1_P12.A2 GLB_B1_P10.A3 GLB_B1_P7.A3 GLB_B1_P6.A4
 GLB_B1_P3.A3 GLB_B1_P1.A4;
   NET  B1_IN4B  SRC GLB_B1_IN4B.ZN0  DST GLB_B1_P3.A2 GLB_B1_P1.A3;
   NET  B1_IN9  SRC GLB_B1_IN9.Z0  DST GLB_B1_P18.A2 GLB_B1_P10.A2 GLB_B1_P6.A2 GLB_B1_P1.A2;
   NET  B1_IN11B  SRC GLB_B1_IN11B.ZN0  DST GLB_B1_P18.A1 GLB_B1_P17.A1 GLB_B1_P14.A1 GLB_B1_P13.A1 GLB_B1_P12.A0
 GLB_B1_P11.A0 GLB_B1_P10.A1 GLB_B1_P9.A1 GLB_B1_P8.A1 GLB_B1_P7.A0
 GLB_B1_P6.A1 GLB_B1_P3.A0 GLB_B1_P1.A1;
   NET  B1_IN12  SRC GLB_B1_IN12.Z0  DST GLB_B1_P18.A0 GLB_B1_P17.A0 GLB_B1_P14.A0 GLB_B1_P13.A0 GLB_B1_P10.A0
 GLB_B1_P9.A0 GLB_B1_P8.A0 GLB_B1_P6.A0 GLB_B1_P1.A0;
   NET  SRDY_D  SRC GLB_SRDY_D.Z0  DST GRP_SRDY_D_iomux.A0;
   NET  B2_F3  SRC GLB_B2_F3.Z0  DST GLB_SRDY_D.A0;
   NET  B2_P16  SRC GLB_B2_P16.Z0  DST GLB_B2_F3.A0;
   NET  B2_IN0  SRC GLB_B2_IN0.Z0  DST GLB_B2_P16.A5;
   NET  B2_IN3  SRC GLB_B2_IN3.Z0  DST GLB_B2_P16.A4;
   NET  B2_IN9  SRC GLB_B2_IN9.Z0  DST GLB_B2_P16.A2;
   NET  B2_P15  SRC GLB_B2_P15.Z0  DST GLB_B2_F3.A1;
   NET  B2_IN6  SRC GLB_B2_IN6.Z0  DST GLB_B2_P16.A3 GLB_B2_P15.A3;
   NET  B2_IN11  SRC GLB_B2_IN11.Z0  DST GLB_B2_P15.A1;
   NET  B2_IN12  SRC GLB_B2_IN12.Z0  DST GLB_B2_P16.A0 GLB_B2_P15.A0;
   NET  B2_P14  SRC GLB_B2_P14.Z0  DST GLB_B2_F3.A2;
   NET  B2_IN0B  SRC GLB_B2_IN0B.ZN0  DST GLB_B2_P15.A5 GLB_B2_P14.A5;
   NET  B2_IN3B  SRC GLB_B2_IN3B.ZN0  DST GLB_B2_P15.A4 GLB_B2_P14.A4;
   NET  B2_IN6B  SRC GLB_B2_IN6B.ZN0  DST GLB_B2_P14.A3;
   NET  B2_IN9B  SRC GLB_B2_IN9B.ZN0  DST GLB_B2_P15.A2 GLB_B2_P14.A2;
   NET  B2_IN11B  SRC GLB_B2_IN11B.ZN0  DST GLB_B2_P16.A1 GLB_B2_P14.A1;
   NET  B2_IN12B  SRC GLB_B2_IN12B.ZN0  DST GLB_B2_P14.A0;
   NET  ST0_PIN  SRC GLB_ST0_PIN.Q0  DST GRP_ST0_PIN_ffb.A0 GRP_ST0_PIN_grp.A0 GRP_ST0_PIN_iomux.A0;
   NET  ST0_PIN_D0  SRC GLB_ST0_PIN_D0.Z0  DST GLB_ST0_PIN.D0;
   NET  B3_CLK  SRC GLB_B3_CLK.Z0  DST GLB_ST0_PIN.CLK;
   NET  B3_G0  SRC GLB_B3_G0.Z0  DST GLB_ST0_PIN_D0.A0;
   NET  B3_F5  SRC GLB_B3_F5.Z0  DST GLB_B3_G0.A0;
   NET  B3_P18  SRC GLB_B3_P18.Z0  DST GLB_B3_F5.A0;
   NET  B3_IN6  SRC GLB_B3_IN6.Z0  DST GLB_B3_P18.A7;
   NET  B3_IN14B  SRC GLB_B3_IN14B.ZN0  DST GLB_B3_P18.A2;
   NET  B3_IN15B  SRC GLB_B3_IN15B.ZN0  DST GLB_B3_P18.A1;
   NET  B3_IN17B  SRC GLB_B3_IN17B.ZN0  DST GLB_B3_P18.A0;
   NET  B3_P17  SRC GLB_B3_P17.Z0  DST GLB_B3_F5.A1;
   NET  B3_IN5B  SRC GLB_B3_IN5B.ZN0  DST GLB_B3_P17.A5;
   NET  B3_P16  SRC GLB_B3_P16.Z0  DST GLB_B3_F5.A2;
   NET  B3_P15  SRC GLB_B3_P15.Z0  DST GLB_B3_F5.A3;
   NET  B3_P14  SRC GLB_B3_P14.Z0  DST GLB_B3_F5.A4;
   NET  B3_IN2B  SRC GLB_B3_IN2B.ZN0  DST GLB_B3_P18.A8 GLB_B3_P14.A5;
   NET  B3_IN6B  SRC GLB_B3_IN6B.ZN0  DST GLB_B3_P16.A3 GLB_B3_P15.A4 GLB_B3_P14.A4;
   NET  B3_IN9B  SRC GLB_B3_IN9B.ZN0  DST GLB_B3_P18.A6 GLB_B3_P16.A2 GLB_B3_P14.A3;
   NET  B3_IN11  SRC GLB_B3_IN11.Z0  DST GLB_B3_P14.A2;
   NET  B3_IN12B  SRC GLB_B3_IN12B.ZN0  DST GLB_B3_P14.A1;
   NET  ST0_PIN_ffb  SRC GRP_ST0_PIN_ffb.Z0  DST GLB_B3_IN17B.A0 GLB_B3_IN17.A0;
   NET  B3_P13  SRC GLB_B3_P13.Z0  DST GLB_B3_F5.A5;
   NET  B3_IN2  SRC GLB_B3_IN2.Z0  DST GLB_B3_P17.A7 GLB_B3_P16.A4 GLB_B3_P15.A5 GLB_B3_P13.A7;
   NET  B3_IN3B  SRC GLB_B3_IN3B.ZN0  DST GLB_B3_P17.A6 GLB_B3_P13.A6;
   NET  B3_IN4B  SRC GLB_B3_IN4B.ZN0  DST GLB_B3_P13.A5;
   NET  B3_IN9  SRC GLB_B3_IN9.Z0  DST GLB_B3_P17.A4 GLB_B3_P13.A4;
   NET  B3_IN11B  SRC GLB_B3_IN11B.ZN0  DST GLB_B3_P18.A5 GLB_B3_P17.A3 GLB_B3_P16.A1 GLB_B3_P15.A3 GLB_B3_P13.A3;
   NET  B3_IN12  SRC GLB_B3_IN12.Z0  DST GLB_B3_P18.A4 GLB_B3_P17.A2 GLB_B3_P15.A2 GLB_B3_P13.A2;
   NET  B3_IN13B  SRC GLB_B3_IN13B.ZN0  DST GLB_B3_P18.A3 GLB_B3_P17.A1 GLB_B3_P16.A0 GLB_B3_P15.A1 GLB_B3_P14.A0
 GLB_B3_P13.A1;
   NET  B3_IN17  SRC GLB_B3_IN17.Z0  DST GLB_B3_P17.A0 GLB_B3_P15.A0 GLB_B3_P13.A0;
   NET  ST2_PIN  SRC GLB_ST2_PIN.Q0  DST GRP_ST2_PIN_ffb.A0 GRP_ST2_PIN_grp.A0 GRP_ST2_PIN_iomux.A0;
   NET  ST2_PIN_D0  SRC GLB_ST2_PIN_D0.Z0  DST GLB_ST2_PIN.D0;
   NET  B4_CLK  SRC GLB_B4_CLK.Z0  DST GLB_ST2_PIN.CLK;
   NET  B4_G0  SRC GLB_B4_G0.Z0  DST GLB_ST2_PIN_D0.A0;
   NET  B4_F5  SRC GLB_B4_F5.Z0  DST GLB_B4_G0.A0;
   NET  B4_F0  SRC GLB_B4_F0.Z0  DST GLB_B4_G0.A1;
   NET  B4_P19  SRC GLB_B4_P19.Z0  DST GLB_B4_F5.A2;
   NET  B4_IN4B  SRC GLB_B4_IN4B.ZN0  DST GLB_B4_P19.A4;
   NET  B4_P18  SRC GLB_B4_P18.Z0  DST GLB_B4_F5.A0;
   NET  B4_P17  SRC GLB_B4_P17.Z0  DST GLB_B4_F5.A1;
   NET  B4_P16  SRC GLB_B4_P16.Z0  DST GLB_B4_F5.A3;
   NET  B4_IN0  SRC GLB_B4_IN0.Z0  DST GLB_B4_P19.A7 GLB_B4_P17.A6 GLB_B4_P16.A7;
   NET  B4_IN3B  SRC GLB_B4_IN3B.ZN0  DST GLB_B4_P19.A5 GLB_B4_P16.A5;
   NET  B4_IN5B  SRC GLB_B4_IN5B.ZN0  DST GLB_B4_P16.A4;
   NET  B4_P15  SRC GLB_B4_P15.Z0  DST GLB_B4_F5.A4;
   NET  B4_IN1B  SRC GLB_B4_IN1B.ZN0  DST GLB_B4_P15.A6;
   NET  B4_IN14B  SRC GLB_B4_IN14B.ZN0  DST GLB_B4_P15.A0;
   NET  B4_P14  SRC GLB_B4_P14.Z0  DST GLB_B4_F5.A5;
   NET  B4_IN3  SRC GLB_B4_IN3.Z0  DST GLB_B4_P14.A5;
   NET  MCS0X_grp  SRC GRP_MCS0X_grp.Z0  DST GLB_A1_IN14B.A0 GLB_A6_IN14B.A0 GLB_B4_IN1B.A0 GLB_B4_IN1.A0;
   NET  B4_P13  SRC GLB_B4_P13.Z0  DST GLB_B4_F5.A6;
   NET  B4_IN1  SRC GLB_B4_IN1.Z0  DST GLB_B4_P14.A7 GLB_B4_P13.A8;
   NET  B4_IN4  SRC GLB_B4_IN4.Z0  DST GLB_B4_P13.A6;
   NET  B4_IN5  SRC GLB_B4_IN5.Z0  DST GLB_B4_P13.A5;
   NET  B4_IN15B  SRC GLB_B4_IN15B.ZN0  DST GLB_B4_P18.A1 GLB_B4_P14.A0 GLB_B4_P13.A0;
   NET  B4_P3  SRC GLB_B4_P3.Z0  DST GLB_B4_F0.A0;
   NET  B4_P2  SRC GLB_B4_P2.Z0  DST GLB_B4_F0.A1;
   NET  B4_IN2  SRC GLB_B4_IN2.Z0  DST GLB_B4_P19.A6 GLB_B4_P16.A6 GLB_B4_P3.A4 GLB_B4_P2.A4;
   NET  B4_IN6B  SRC GLB_B4_IN6B.ZN0  DST GLB_B4_P14.A4 GLB_B4_P13.A4 GLB_B4_P3.A3 GLB_B4_P2.A3;
   NET  B4_P1  SRC GLB_B4_P1.Z0  DST GLB_B4_F0.A2;
   NET  B4_IN9B  SRC GLB_B4_IN9B.ZN0  DST GLB_B4_P18.A4 GLB_B4_P17.A3 GLB_B4_P15.A3 GLB_B4_P14.A3 GLB_B4_P13.A3
 GLB_B4_P1.A3;
   NET  B4_IN11  SRC GLB_B4_IN11.Z0  DST GLB_B4_P15.A2 GLB_B4_P1.A2;
   NET  B4_IN17B  SRC GLB_B4_IN17B.ZN0  DST GLB_B4_P1.A0;
   NET  ST2_PIN_ffb  SRC GRP_ST2_PIN_ffb.Z0  DST GLB_B4_IN17B.A0 GLB_B4_IN17.A0;
   NET  B4_P0  SRC GLB_B4_P0.Z0  DST GLB_B4_F0.A3;
   NET  B4_IN0B  SRC GLB_B4_IN0B.ZN0  DST GLB_B4_P18.A6 GLB_B4_P15.A7 GLB_B4_P14.A8 GLB_B4_P13.A9 GLB_B4_P2.A5
 GLB_B4_P1.A6 GLB_B4_P0.A6;
   NET  B4_IN2B  SRC GLB_B4_IN2B.ZN0  DST GLB_B4_P18.A5 GLB_B4_P17.A5 GLB_B4_P15.A5 GLB_B4_P14.A6 GLB_B4_P13.A7
 GLB_B4_P1.A5 GLB_B4_P0.A5;
   NET  B4_IN6  SRC GLB_B4_IN6.Z0  DST GLB_B4_P17.A4 GLB_B4_P15.A4 GLB_B4_P1.A4 GLB_B4_P0.A4;
   NET  B4_IN9  SRC GLB_B4_IN9.Z0  DST GLB_B4_P19.A3 GLB_B4_P16.A3 GLB_B4_P2.A2 GLB_B4_P0.A3;
   NET  B4_IN11B  SRC GLB_B4_IN11B.ZN0  DST GLB_B4_P19.A2 GLB_B4_P18.A3 GLB_B4_P17.A2 GLB_B4_P16.A2 GLB_B4_P14.A2
 GLB_B4_P13.A2 GLB_B4_P3.A2 GLB_B4_P2.A1 GLB_B4_P0.A2;
   NET  B4_IN13B  SRC GLB_B4_IN13B.ZN0  DST GLB_B4_P19.A1 GLB_B4_P18.A2 GLB_B4_P17.A1 GLB_B4_P16.A1 GLB_B4_P15.A1
 GLB_B4_P14.A1 GLB_B4_P13.A1 GLB_B4_P3.A1 GLB_B4_P2.A0 GLB_B4_P1.A1
 GLB_B4_P0.A1;
   NET  B4_IN17  SRC GLB_B4_IN17.Z0  DST GLB_B4_P19.A0 GLB_B4_P18.A0 GLB_B4_P17.A0 GLB_B4_P16.A0 GLB_B4_P3.A0
 GLB_B4_P0.A0;
   NET  ST1_PIN  SRC GLB_ST1_PIN.Q0  DST GRP_ST1_PIN_ffb.A0 GRP_ST1_PIN_grp.A0 GRP_ST1_PIN_iomux.A0;
   NET  L2L_KEYWD_RESET_glbb  SRC GRP_L2L_KEYWD_RESET_glb.Z0  DST GLB_ST4_PIN.RNESET GLB_ST5_PIN_part1.RNESET GLB_ST5_PIN_part2.RNESET GLB_RDWR_PIN.RNESET GLB_ST3_PIN.RNESET
 GLB_ST0_PIN.RNESET GLB_ST2_PIN.RNESET GLB_ST1_PIN.RNESET;
   NET  ST1_PIN_D0  SRC GLB_ST1_PIN_D0.Z0  DST GLB_ST1_PIN.D0;
   NET  B5_CLK  SRC GLB_B5_CLK.Z0  DST GLB_ST1_PIN.CLK;
   NET  CLOCKX_clk0  SRC GRP_CLOCKX_clk0.Z0  DST GLB_A1_CLK.A0 GLB_A3_CLK.A0 GLB_A6_CLK.A0 GLB_B3_CLK.A0 GLB_B4_CLK.A0
 GLB_B5_CLK.A0;
   NET  B5_P13_xa  SRC GLB_B5_P13_xa.Z0  DST GLB_B5_X0O.A1;
   NET  DA2_D  SRC GLB_DA2_D.Z0  DST GRP_DA2_D_iomux.A0;
   NET  B5_X0O  SRC GLB_B5_X0O.Z0  DST GLB_DA2_D.A0;
   NET  B5_G3  SRC GLB_B5_G3.Z0  DST GLB_B5_X0O.A0;
   NET  B5_G1  SRC GLB_B5_G1.Z0  DST GLB_ST1_PIN_D0.A0;
   NET  B5_F4  SRC GLB_B5_F4.Z0  DST GLB_B5_G1.A0;
   NET  B5_F0  SRC GLB_B5_F0.Z0  DST GLB_B5_G3.A0;
   NET  B5_P13  SRC GLB_B5_P13.Z0  DST GLB_B5_P13_xa.A0;
   NET  B5_P12  SRC GLB_B5_P12.Z0  DST GLB_B5_F4.A0;
   NET  B5_P11  SRC GLB_B5_P11.Z0  DST GLB_B5_F4.A1;
   NET  B5_IN12B  SRC GLB_B5_IN12B.ZN0  DST GLB_B5_P11.A2;
   NET  RDX_grp  SRC GRP_RDX_grp.Z0  DST GLB_A1_IN11.A0 GLB_A3_IN11B.A0 GLB_A6_IN11.A0 GLB_A6_IN11B.A0 GLB_B3_IN4B.A0
 GLB_B4_IN4B.A0 GLB_B4_IN4.A0 GLB_B5_IN4B.A0;
   NET  B5_P10  SRC GLB_B5_P10.Z0  DST GLB_B5_F4.A2;
   NET  B5_IN4B  SRC GLB_B5_IN4B.ZN0  DST GLB_B5_P10.A4;
   NET  WRX_grp  SRC GRP_WRX_grp.Z0  DST GLB_A1_IN10.A0 GLB_A3_IN10B.A0 GLB_A6_IN10B.A0 GLB_A6_IN10.A0 GLB_B3_IN5B.A0
 GLB_B4_IN5B.A0 GLB_B4_IN5.A0 GLB_B5_IN5B.A0;
   NET  PCS5X_grp  SRC GRP_PCS5X_grp.Z0  DST GLB_A1_IN12.A0 GLB_A3_IN12B.A0 GLB_A6_IN12.A0 GLB_A6_IN12B.A0 GLB_B3_IN3B.A0
 GLB_B4_IN3B.A0 GLB_B4_IN3.A0 GLB_B5_IN3B.A0;
   NET  B5_P9  SRC GLB_B5_P9.Z0  DST GLB_B5_F4.A3;
   NET  B5_IN3B  SRC GLB_B5_IN3B.ZN0  DST GLB_B5_P10.A5 GLB_B5_P9.A5;
   NET  B5_IN5B  SRC GLB_B5_IN5B.ZN0  DST GLB_B5_P9.A4;
   NET  B5_P8  SRC GLB_B5_P8.Z0  DST GLB_B5_F4.A4;
   NET  B5_IN14  SRC GLB_B5_IN14.Z0  DST GLB_B5_P8.A2;
   NET  B5_P3  SRC GLB_B5_P3.Z0  DST GLB_B5_F0.A0;
   NET  B5_IN0  SRC GLB_B5_IN0.Z0  DST GLB_B5_P12.A4 GLB_B5_P10.A7 GLB_B5_P9.A7 GLB_B5_P3.A5;
   NET  B5_IN2  SRC GLB_B5_IN2.Z0  DST GLB_B5_P13.A2 GLB_B5_P12.A3 GLB_B5_P11.A5 GLB_B5_P10.A6 GLB_B5_P9.A6
 GLB_B5_P3.A4;
   NET  B5_IN6B  SRC GLB_B5_IN6B.ZN0  DST GLB_B5_P13.A1 GLB_B5_P12.A2 GLB_B5_P11.A4 GLB_B5_P3.A3;
   NET  B5_P2  SRC GLB_B5_P2.Z0  DST GLB_B5_F0.A1;
   NET  B5_IN6  SRC GLB_B5_IN6.Z0  DST GLB_B5_P8.A6 GLB_B5_P2.A3;
   NET  B5_IN16  SRC GLB_B5_IN16.Z0  DST GLB_B5_P11.A0 GLB_B5_P10.A0 GLB_B5_P9.A0 GLB_B5_P3.A0 GLB_B5_P2.A0;
   NET  ST1_PIN_ffb  SRC GRP_ST1_PIN_ffb.Z0  DST GLB_B5_IN16.A0 GLB_B5_IN16B.A0;
   NET  PCS1X_grp  SRC GRP_PCS1X_grp.Z0  DST GLB_A6_IN0B.A0 GLB_B3_IN15B.A0 GLB_B4_IN15B.A0 GLB_B5_IN15B.A0;
   NET  AD0X_grp  SRC GRP_AD0X_grp.Z0  DST GLB_A1_IN1B.A0 GLB_A6_IN1.A0 GLB_B3_IN14B.A0 GLB_B4_IN14B.A0 GLB_B5_IN14.A0
 GLB_B5_IN14B.A0;
   NET  RESETX_grp  SRC GRP_RESETX_grp.Z0  DST GLB_A1_IN2B.A0 GLB_A3_IN2B.A0 GLB_A6_IN2B.A0 GLB_B3_IN13B.A0 GLB_B4_IN13B.A0
 GLB_B5_IN13B.A0;
   NET  ST5_PIN_part1_grp  SRC GRP_ST5_PIN_part1_grp.Z0  DST GLB_A1_IN13B.A0 GLB_A6_IN13.A0 GLB_A6_IN13B.A0 GLB_B3_IN2B.A0 GLB_B3_IN2.A0
 GLB_B4_IN2.A0 GLB_B4_IN2B.A0 GLB_B5_IN2.A0 GLB_B5_IN2B.A0;
   NET  B5_P1  SRC GLB_B5_P1.Z0  DST GLB_B5_F0.A2;
   NET  B5_IN0B  SRC GLB_B5_IN0B.ZN0  DST GLB_B5_P8.A8 GLB_B5_P2.A5 GLB_B5_P1.A7;
   NET  B5_IN2B  SRC GLB_B5_IN2B.ZN0  DST GLB_B5_P8.A7 GLB_B5_P2.A4 GLB_B5_P1.A6;
   NET  B5_IN11B  SRC GLB_B5_IN11B.ZN0  DST GLB_B5_P13.A0 GLB_B5_P12.A1 GLB_B5_P11.A3 GLB_B5_P10.A3 GLB_B5_P9.A3
 GLB_B5_P8.A5 GLB_B5_P3.A2 GLB_B5_P2.A2 GLB_B5_P1.A5;
   NET  B5_IN12  SRC GLB_B5_IN12.Z0  DST GLB_B5_P10.A2 GLB_B5_P9.A2 GLB_B5_P8.A4 GLB_B5_P3.A1 GLB_B5_P2.A1
 GLB_B5_P1.A4;
   NET  B5_IN13B  SRC GLB_B5_IN13B.ZN0  DST GLB_B5_P12.A0 GLB_B5_P11.A1 GLB_B5_P10.A1 GLB_B5_P9.A1 GLB_B5_P8.A3
 GLB_B5_P1.A3;
   NET  B5_IN14B  SRC GLB_B5_IN14B.ZN0  DST GLB_B5_P1.A2;
   NET  B5_IN15B  SRC GLB_B5_IN15B.ZN0  DST GLB_B5_P8.A1 GLB_B5_P1.A1;
   NET  B5_IN16B  SRC GLB_B5_IN16B.ZN0  DST GLB_B5_P8.A0 GLB_B5_P1.A0;
   NET  DATAE_D  SRC GLB_DATAE_D.Z0  DST GRP_DATAE_D_iomux.A0;
   NET  B6_X1O  SRC GLB_B6_X1O.Z0  DST GLB_DATAE_D.A0;
   NET  B6_G2  SRC GLB_B6_G2.Z0  DST GLB_B6_X1O.A0;
   NET  B6_F4  SRC GLB_B6_F4.Z0  DST GLB_B6_G2.A0;
   NET  B6_F0  SRC GLB_B6_F0.Z0  DST GLB_B6_G2.A1;
   NET  B6_P12  SRC GLB_B6_P12.Z0  DST GLB_B6_F4.A0;
   NET  B6_IN11  SRC GLB_B6_IN11.Z0  DST GLB_B6_P12.A1;
   NET  B6_P11  SRC GLB_B6_P11.Z0  DST GLB_B6_F4.A1;
   NET  B6_P10  SRC GLB_B6_P10.Z0  DST GLB_B6_F4.A2;
   NET  B6_P9  SRC GLB_B6_P9.Z0  DST GLB_B6_F4.A3;
   NET  B6_P8  SRC GLB_B6_P8.Z0  DST GLB_B6_F4.A4;
   NET  B6_IN12  SRC GLB_B6_IN12.Z0  DST GLB_B6_P11.A0 GLB_B6_P10.A0 GLB_B6_P9.A0 GLB_B6_P8.A0;
   NET  B6_P3  SRC GLB_B6_P3.Z0  DST GLB_B6_F0.A0;
   NET  B6_IN0  SRC GLB_B6_IN0.Z0  DST GLB_B6_P10.A4 GLB_B6_P3.A3;
   NET  B6_P2  SRC GLB_B6_P2.Z0  DST GLB_B6_F0.A1;
   NET  B6_IN3  SRC GLB_B6_IN3.Z0  DST GLB_B6_P10.A3 GLB_B6_P3.A2 GLB_B6_P2.A3;
   NET  B6_IN6B  SRC GLB_B6_IN6B.ZN0  DST GLB_B6_P11.A3 GLB_B6_P3.A1 GLB_B6_P2.A2;
   NET  B6_IN9  SRC GLB_B6_IN9.Z0  DST GLB_B6_P10.A2 GLB_B6_P2.A1;
   NET  B6_IN11B  SRC GLB_B6_IN11B.ZN0  DST GLB_B6_P11.A1 GLB_B6_P10.A1 GLB_B6_P9.A1 GLB_B6_P8.A1 GLB_B6_P3.A0
 GLB_B6_P2.A0;
   NET  B6_P1  SRC GLB_B6_P1.Z0  DST GLB_B6_F0.A2;
   NET  B6_IN12B  SRC GLB_B6_IN12B.ZN0  DST GLB_B6_P12.A0 GLB_B6_P1.A0;
   NET  B6_P0  SRC GLB_B6_P0.Z0  DST GLB_B6_F0.A3;
   NET  B6_IN0B  SRC GLB_B6_IN0B.ZN0  DST GLB_B6_P11.A4 GLB_B6_P9.A4 GLB_B6_P1.A3 GLB_B6_P0.A3;
   NET  B6_IN3B  SRC GLB_B6_IN3B.ZN0  DST GLB_B6_P12.A3 GLB_B6_P9.A3 GLB_B6_P8.A4 GLB_B6_P1.A2 GLB_B6_P0.A2;
   NET  B6_IN6  SRC GLB_B6_IN6.Z0  DST GLB_B6_P9.A2 GLB_B6_P8.A3 GLB_B6_P0.A1;
   NET  B6_IN9B  SRC GLB_B6_IN9B.ZN0  DST GLB_B6_P12.A2 GLB_B6_P11.A2 GLB_B6_P8.A2 GLB_B6_P1.A1 GLB_B6_P0.A0;
   NET  B7_P0_xa  SRC GLB_B7_P0_xa.Z0  DST GLB_B7_X3O.A1;
   NET  POTCS_D  SRC GLB_POTCS_D.Z0  DST GRP_POTCS_D_iomux.A0;
   NET  B7_X3O  SRC GLB_B7_X3O.Z0  DST GLB_POTCS_D.A0;
   NET  B7_P8_xa  SRC GLB_B7_P8_xa.Z0  DST GLB_B7_X1O.A1;
   NET  DA1_D  SRC GLB_DA1_D.Z0  DST GRP_DA1_D_iomux.A0;
   NET  B7_X1O  SRC GLB_B7_X1O.Z0  DST GLB_DA1_D.A0;
   NET  B7_G2  SRC GLB_B7_G2.Z0  DST GLB_B7_X1O.A0;
   NET  GND  DST GLB_ST4_PIN.CD GLB_A2_X3O.A1 GLB_A2_X0O.A1 GLB_A2_G3.A0 GLB_A2_G2.A0
 GLB_A2_G1.A0 GLB_ST5_PIN_part1.CD GLB_ST5_PIN_part2.CD GLB_A3_X2O.A1 GLB_ST5_PIN_part1_D0.A1
 GLB_ST5_PIN_part2_D0.A1 GLB_A4_X3O.A1 GLB_RDWR_PIN.CD GLB_ST3_PIN.CD GLB_ST3_PIN_D0.A1
 GLB_A6_G0.A0 GLB_B1_X3O.A1 GLB_B1_X2O.A1 GLB_B1_X1O.A1 GLB_B1_X0O.A1
 GLB_ST0_PIN.CD GLB_ST0_PIN_D0.A1 GLB_ST2_PIN.CD GLB_ST2_PIN_D0.A1 GLB_ST1_PIN.CD
 GLB_ST1_PIN_D0.A1 GLB_B6_X1O.A1 GLB_B7_G2.A0;
   NET  B7_G0  SRC GLB_B7_G0.Z0  DST GLB_B7_X3O.A0;
   NET  B7_F1  SRC GLB_B7_F1.Z0  DST GLB_B7_G0.A0;
   NET  B7_P8  SRC GLB_B7_P8.Z0  DST GLB_B7_P8_xa.A0;
   NET  B7_P7  SRC GLB_B7_P7.Z0  DST GLB_B7_F1.A0;
   NET  B7_IN0  SRC GLB_B7_IN0.Z0  DST GLB_B7_P7.A4;
   NET  B7_IN9  SRC GLB_B7_IN9.Z0  DST GLB_B7_P7.A2;
   NET  B7_P6  SRC GLB_B7_P6.Z0  DST GLB_B7_F1.A1;
   NET  B7_IN6  SRC GLB_B7_IN6.Z0  DST GLB_B7_P8.A3 GLB_B7_P6.A2;
   NET  B7_IN12  SRC GLB_B7_IN12.Z0  DST GLB_B7_P7.A0 GLB_B7_P6.A0;
   NET  ST2_PIN_grp  SRC GRP_ST2_PIN_grp.Z0  DST GLB_A1_IN3B.A0 GLB_A2_IN3.A0 GLB_A2_IN3B.A0 GLB_A3_IN3.A0 GLB_A3_IN3B.A0
 GLB_A4_IN3B.A0 GLB_A4_IN3.A0 GLB_A6_IN3.A0 GLB_A6_IN3B.A0 GLB_B1_IN12B.A0
 GLB_B1_IN12.A0 GLB_B2_IN12.A0 GLB_B2_IN12B.A0 GLB_B3_IN12B.A0 GLB_B3_IN12.A0
 GLB_B5_IN12B.A0 GLB_B5_IN12.A0 GLB_B6_IN12.A0 GLB_B6_IN12B.A0 GLB_B7_IN12.A0
 GLB_B7_IN12B.A0;
   NET  B7_P5  SRC GLB_B7_P5.Z0  DST GLB_B7_F1.A2;
   NET  B7_IN11  SRC GLB_B7_IN11.Z0  DST GLB_B7_P5.A1;
   NET  B7_IN12B  SRC GLB_B7_IN12B.ZN0  DST GLB_B7_P8.A0 GLB_B7_P5.A0;
   NET  ST3_PIN_grp  SRC GRP_ST3_PIN_grp.Z0  DST GLB_A1_IN9.A0 GLB_A1_IN9B.A0 GLB_A2_IN9B.A0 GLB_A2_IN9.A0 GLB_A3_IN9.A0
 GLB_A3_IN9B.A0 GLB_A4_IN9.A0 GLB_A4_IN9B.A0 GLB_B1_IN6.A0 GLB_B1_IN6B.A0
 GLB_B2_IN6.A0 GLB_B2_IN6B.A0 GLB_B3_IN6.A0 GLB_B3_IN6B.A0 GLB_B4_IN6B.A0
 GLB_B4_IN6.A0 GLB_B5_IN6B.A0 GLB_B5_IN6.A0 GLB_B6_IN6B.A0 GLB_B6_IN6.A0
 GLB_B7_IN6.A0 GLB_B7_IN6B.A0;
   NET  B7_P4  SRC GLB_B7_P4.Z0  DST GLB_B7_F1.A3;
   NET  B7_IN3  SRC GLB_B7_IN3.Z0  DST GLB_B7_P7.A3 GLB_B7_P4.A2;
   NET  B7_IN6B  SRC GLB_B7_IN6B.ZN0  DST GLB_B7_P4.A1;
   NET  ST4_PIN_grp  SRC GRP_ST4_PIN_grp.Z0  DST GLB_A2_IN4.A0 GLB_A2_IN4B.A0 GLB_A3_IN4B.A0 GLB_A4_IN4.A0 GLB_A4_IN4B.A0
 GLB_A6_IN4.A0 GLB_A6_IN4B.A0 GLB_B1_IN11.A0 GLB_B1_IN11B.A0 GLB_B2_IN11.A0
 GLB_B2_IN11B.A0 GLB_B3_IN11.A0 GLB_B3_IN11B.A0 GLB_B4_IN11.A0 GLB_B4_IN11B.A0
 GLB_B5_IN11B.A0 GLB_B6_IN11.A0 GLB_B6_IN11B.A0 GLB_B7_IN11.A0 GLB_B7_IN11B.A0;
   NET  ST1_PIN_grp  SRC GRP_ST1_PIN_grp.Z0  DST GLB_A1_IN6B.A0 GLB_A2_IN6.A0 GLB_A2_IN6B.A0 GLB_A3_IN6.A0 GLB_A3_IN6B.A0
 GLB_A4_IN6B.A0 GLB_A4_IN6.A0 GLB_A6_IN6.A0 GLB_A6_IN6B.A0 GLB_B1_IN9B.A0
 GLB_B1_IN9.A0 GLB_B2_IN9.A0 GLB_B2_IN9B.A0 GLB_B3_IN9B.A0 GLB_B3_IN9.A0
 GLB_B4_IN9B.A0 GLB_B4_IN9.A0 GLB_B6_IN9.A0 GLB_B6_IN9B.A0 GLB_B7_IN9.A0
 GLB_B7_IN9B.A0;
   NET  ST5_PIN_part2_grp  SRC GRP_ST5_PIN_part2_grp.Z0  DST GLB_A2_IN12.A0 GLB_A2_IN12B.A0 GLB_A4_IN12B.A0 GLB_A4_IN12.A0 GLB_B1_IN3B.A0
 GLB_B1_IN3.A0 GLB_B2_IN3.A0 GLB_B2_IN3B.A0 GLB_B6_IN3.A0 GLB_B6_IN3B.A0
 GLB_B7_IN3.A0 GLB_B7_IN3B.A0;
   NET  ST0_PIN_grp  SRC GRP_ST0_PIN_grp.Z0  DST GLB_A1_IN15B.A0 GLB_A2_IN15.A0 GLB_A2_IN15B.A0 GLB_A3_IN15.A0 GLB_A3_IN15B.A0
 GLB_A4_IN15B.A0 GLB_A4_IN15.A0 GLB_A6_IN15.A0 GLB_A6_IN15B.A0 GLB_B1_IN0B.A0
 GLB_B1_IN0.A0 GLB_B2_IN0.A0 GLB_B2_IN0B.A0 GLB_B4_IN0.A0 GLB_B4_IN0B.A0
 GLB_B5_IN0.A0 GLB_B5_IN0B.A0 GLB_B6_IN0.A0 GLB_B6_IN0B.A0 GLB_B7_IN0.A0
 GLB_B7_IN0B.A0;
   NET  B7_P0  SRC GLB_B7_P0.Z0  DST GLB_B7_P0_xa.A0;
   NET  B7_IN0B  SRC GLB_B7_IN0B.ZN0  DST GLB_B7_P8.A5 GLB_B7_P6.A4 GLB_B7_P0.A3;
   NET  B7_IN3B  SRC GLB_B7_IN3B.ZN0  DST GLB_B7_P8.A4 GLB_B7_P6.A3 GLB_B7_P5.A3 GLB_B7_P0.A2;
   NET  B7_IN9B  SRC GLB_B7_IN9B.ZN0  DST GLB_B7_P8.A2 GLB_B7_P6.A1 GLB_B7_P5.A2 GLB_B7_P0.A1;
   NET  B7_IN11B  SRC GLB_B7_IN11B.ZN0  DST GLB_B7_P8.A1 GLB_B7_P7.A1 GLB_B7_P4.A0 GLB_B7_P0.A0;

   SYM PGAND5 GLB_A1_P16 GLB glb05_part1;
      PIN  Z0  OUT  A1_P16;
      PIN  A4  IN  A1_IN2B;
      PIN  A3  IN  A1_IN3B;
      PIN  A2  IN  A1_IN6B;
      PIN  A1  IN  A1_IN13B;
      PIN  A0  IN  A1_IN16;
   END;  // SYM PGAND5

   SYM PGAND8 GLB_A1_P15 GLB glb05_part1;
      PIN  Z0  OUT  A1_P15;
      PIN  A7  IN  A1_IN1B;
      PIN  A6  IN  A1_IN2B;
      PIN  A5  IN  A1_IN6B;
      PIN  A4  IN  A1_IN9;
      PIN  A3  IN  A1_IN13B;
      PIN  A2  IN  A1_IN14B;
      PIN  A1  IN  A1_IN15B;
      PIN  A0  IN  A1_IN16;
   END;  // SYM PGAND8

   SYM PGAND9 GLB_A1_P14 GLB glb05_part1;
      PIN  Z0  OUT  A1_P14;
      PIN  A8  IN  A1_IN1B;
      PIN  A7  IN  A1_IN2B;
      PIN  A6  IN  A1_IN3B;
      PIN  A5  IN  A1_IN6B;
      PIN  A4  IN  A1_IN9B;
      PIN  A3  IN  A1_IN12;
      PIN  A2  IN  A1_IN13B;
      PIN  A1  IN  A1_IN14B;
      PIN  A0  IN  A1_IN15B;
   END;  // SYM PGAND9

   SYM PGAND10 GLB_A1_P13 GLB glb05_part1;
      PIN  Z0  OUT  A1_P13;
      PIN  A9  IN  A1_IN1B;
      PIN  A8  IN  A1_IN2B;
      PIN  A7  IN  A1_IN3B;
      PIN  A6  IN  A1_IN6B;
      PIN  A5  IN  A1_IN9B;
      PIN  A4  IN  A1_IN10;
      PIN  A3  IN  A1_IN11;
      PIN  A2  IN  A1_IN13B;
      PIN  A1  IN  A1_IN14B;
      PIN  A0  IN  A1_IN15B;
   END;  // SYM PGANDD10

   SYM PGORF74 GLB_ST4_PIN_D0 GLB glb05_part1;
      PIN  Z0  OUT  ST4_PIN_D0;
      PIN  A3  IN  A1_P13;
      PIN  A2  IN  A1_P14;
      PIN  A1  IN  A1_P15;
      PIN  A0  IN  A1_P16;
   END;  // SYM PGORFB4

   SYM PGBUFI GLB_A1_CLK GLB glb05_part1;
      PIN  Z0  OUT  A1_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A1_IN16 GLB glb05_part1;
      PIN  Z0  OUT  A1_IN16;
      PIN  A0  IN  ST4_PIN_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN9 GLB glb05_part1;
      PIN  Z0  OUT  A1_IN9;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN12 GLB glb05_part1;
      PIN  Z0  OUT  A1_IN12;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN11 GLB glb05_part1;
      PIN  Z0  OUT  A1_IN11;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN10 GLB glb05_part1;
      PIN  Z0  OUT  A1_IN10;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_ST4_PIN GLB glb05_part1;
      PIN  Q0  OUT  ST4_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  A1_CLK;
      PIN  D0  IN  ST4_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A1_IN15B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN15B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN14B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN14B;
      PIN  A0  IN  MCS0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN13B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN13B;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN9B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN9B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN6B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN6B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN3B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN3B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN2B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN2B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN1B GLB glb05_part1;
      PIN  ZN0  OUT  A1_IN1B;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGINVI

   SYM PGAND5 GLB_A2_P19 GLB glb00;
      PIN  Z0  OUT  A2_P19;
      PIN  A4  IN  A2_IN3;
      PIN  A3  IN  A2_IN4B;
      PIN  A2  IN  A2_IN6B;
      PIN  A1  IN  A2_IN9;
      PIN  A0  IN  A2_IN12B;
   END;  // SYM PGANDD5

   SYM PGAND5 GLB_A2_P18 GLB glb00;
      PIN  Z0  OUT  A2_P18;
      PIN  A4  IN  A2_IN3;
      PIN  A3  IN  A2_IN4B;
      PIN  A2  IN  A2_IN9;
      PIN  A1  IN  A2_IN12B;
      PIN  A0  IN  A2_IN15B;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_A2_P17 GLB glb00;
      PIN  Z0  OUT  A2_P17;
      PIN  A4  IN  A2_IN3;
      PIN  A3  IN  A2_IN4B;
      PIN  A2  IN  A2_IN6;
      PIN  A1  IN  A2_IN12;
      PIN  A0  IN  A2_IN15;
   END;  // SYM PGAND5

   SYM PGAND3 GLB_A2_P16 GLB glb00;
      PIN  Z0  OUT  A2_P16;
      PIN  A2  IN  A2_IN4B;
      PIN  A1  IN  A2_IN9B;
      PIN  A0  IN  A2_IN12;
   END;  // SYM PGAND3

   SYM PGAND4 GLB_A2_P15 GLB glb00;
      PIN  Z0  OUT  A2_P15;
      PIN  A3  IN  A2_IN4B;
      PIN  A2  IN  A2_IN6B;
      PIN  A1  IN  A2_IN9B;
      PIN  A0  IN  A2_IN15B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_A2_P14 GLB glb00;
      PIN  Z0  OUT  A2_P14;
      PIN  A3  IN  A2_IN6B;
      PIN  A2  IN  A2_IN9;
      PIN  A1  IN  A2_IN12B;
      PIN  A0  IN  A2_IN15B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_A2_P13 GLB glb00;
      PIN  Z0  OUT  A2_P13;
      PIN  A3  IN  A2_IN3B;
      PIN  A2  IN  A2_IN4;
      PIN  A1  IN  A2_IN6B;
      PIN  A0  IN  A2_IN12B;
   END;  // SYM PGANDD4

   SYM PGAND6 GLB_A2_P8 GLB glb00;
      PIN  Z0  OUT  A2_P8;
      PIN  A5  IN  A2_IN3B;
      PIN  A4  IN  A2_IN4;
      PIN  A3  IN  A2_IN6B;
      PIN  A2  IN  A2_IN9;
      PIN  A1  IN  A2_IN12B;
      PIN  A0  IN  A2_IN15;
   END;  // SYM PGANDD6

   SYM PGAND6 GLB_A2_P4 GLB glb00;
      PIN  Z0  OUT  A2_P4;
      PIN  A5  IN  A2_IN3B;
      PIN  A4  IN  A2_IN4B;
      PIN  A3  IN  A2_IN6B;
      PIN  A2  IN  A2_IN9;
      PIN  A1  IN  A2_IN12B;
      PIN  A0  IN  A2_IN15B;
   END;  // SYM PGANDD6

   SYM PGBUFI GLB_A2_G3 GLB glb00;
      PIN  Z0  OUT  A2_G3;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A2_G2 GLB glb00;
      PIN  Z0  OUT  A2_G2;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A2_G1 GLB glb00;
      PIN  Z0  OUT  A2_G1;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A2_G0 GLB glb00;
      PIN  Z0  OUT  A2_G0;
      PIN  A0  IN  A2_F5;
   END;  // SYM PGORG1

   SYM PGORF77 GLB_A2_F5 GLB glb00;
      PIN  Z0  OUT  A2_F5;
      PIN  A6  IN  A2_P13;
      PIN  A5  IN  A2_P14;
      PIN  A4  IN  A2_P15;
      PIN  A3  IN  A2_P16;
      PIN  A2  IN  A2_P19;
      PIN  A1  IN  A2_P17;
      PIN  A0  IN  A2_P18;
   END;  // SYM PGORF77

   SYM PGBUFI GLB_IDECS1_D GLB glb00;
      PIN  Z0  OUT  IDECS1_D;
      PIN  A0  IN  A2_X3O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_A2_P4_xa GLB glb00;
      PIN  Z0  OUT  A2_P4_xa;
      PIN  A0  IN  A2_P4;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_AND_1300 GLB glb00;
      PIN  Z0  OUT  AND_1300;
      PIN  A0  IN  A2_X2O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_A2_P8_xa GLB glb00;
      PIN  Z0  OUT  A2_P8_xa;
      PIN  A0  IN  A2_P8;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_SCLK_D GLB glb00;
      PIN  Z0  OUT  SCLK_D;
      PIN  A0  IN  A2_X1O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_GND_1342 GLB glb00;
      PIN  Z0  OUT  GND_1342;
      PIN  A0  IN  A2_X0O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_A2_IN6 GLB glb00;
      PIN  Z0  OUT  A2_IN6;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN3 GLB glb00;
      PIN  Z0  OUT  A2_IN3;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN12 GLB glb00;
      PIN  Z0  OUT  A2_IN12;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN15 GLB glb00;
      PIN  Z0  OUT  A2_IN15;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN4 GLB glb00;
      PIN  Z0  OUT  A2_IN4;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN9 GLB glb00;
      PIN  Z0  OUT  A2_IN9;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_A2_X3O GLB glb00;
      PIN  Z0  OUT  A2_X3O;
      PIN  A1  IN  GND;
      PIN  A0  IN  A2_G0;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_A2_X2O GLB glb00;
      PIN  Z0  OUT  A2_X2O;
      PIN  A1  IN  A2_P4_xa;
      PIN  A0  IN  A2_G1;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_A2_X1O GLB glb00;
      PIN  Z0  OUT  A2_X1O;
      PIN  A1  IN  A2_P8_xa;
      PIN  A0  IN  A2_G2;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_A2_X0O GLB glb00;
      PIN  Z0  OUT  A2_X0O;
      PIN  A1  IN  GND;
      PIN  A0  IN  A2_G3;
   END;  // SYM PGXOR2

   SYM PGINVI GLB_A2_IN9B GLB glb00;
      PIN  ZN0  OUT  A2_IN9B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN15B GLB glb00;
      PIN  ZN0  OUT  A2_IN15B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN12B GLB glb00;
      PIN  ZN0  OUT  A2_IN12B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN6B GLB glb00;
      PIN  ZN0  OUT  A2_IN6B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN4B GLB glb00;
      PIN  ZN0  OUT  A2_IN4B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN3B GLB glb00;
      PIN  ZN0  OUT  A2_IN3B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND5 GLB_A3_P17 GLB glb01_part1;
      PIN  Z0  OUT  A3_P17;
      PIN  A4  IN  A3_IN3;
      PIN  A3  IN  A3_IN4B;
      PIN  A2  IN  A3_IN6B;
      PIN  A1  IN  A3_IN9;
      PIN  A0  IN  A3_IN16B;
   END;  // SYM PGAND5

   SYM PGAND3 GLB_A3_P16 GLB glb01_part1;
      PIN  Z0  OUT  A3_P16;
      PIN  A2  IN  A3_IN4B;
      PIN  A1  IN  A3_IN9B;
      PIN  A0  IN  A3_IN16;
   END;  // SYM PGAND3

   SYM PGAND4 GLB_A3_P15 GLB glb01_part1;
      PIN  Z0  OUT  A3_P15;
      PIN  A3  IN  A3_IN4B;
      PIN  A2  IN  A3_IN6B;
      PIN  A1  IN  A3_IN15B;
      PIN  A0  IN  A3_IN16B;
   END;  // SYM PGAND4

   SYM PGAND5 GLB_A3_P14 GLB glb01_part1;
      PIN  Z0  OUT  A3_P14;
      PIN  A4  IN  A3_IN3;
      PIN  A3  IN  A3_IN4B;
      PIN  A2  IN  A3_IN6;
      PIN  A1  IN  A3_IN15;
      PIN  A0  IN  A3_IN16;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_A3_P13 GLB glb01_part1;
      PIN  Z0  OUT  A3_P13;
      PIN  A4  IN  A3_IN3;
      PIN  A3  IN  A3_IN4B;
      PIN  A2  IN  A3_IN9;
      PIN  A1  IN  A3_IN15B;
      PIN  A0  IN  A3_IN16B;
   END;  // SYM PGANDD5

   SYM PGAND4 GLB_A3_P12 GLB glb01_part1;
      PIN  Z0  OUT  A3_P12;
      PIN  A3  IN  A3_IN2B;
      PIN  A2  IN  A3_IN4B;
      PIN  A1  IN  A3_IN9B;
      PIN  A0  IN  A3_IN16;
   END;  // SYM PGANDD4

   SYM PGAND8 GLB_A3_P11 GLB glb01_part1;
      PIN  Z0  OUT  A3_P11;
      PIN  A7  IN  A3_IN2B;
      PIN  A6  IN  A3_IN3;
      PIN  A5  IN  A3_IN4B;
      PIN  A4  IN  A3_IN6;
      PIN  A3  IN  A3_IN11B;
      PIN  A2  IN  A3_IN12B;
      PIN  A1  IN  A3_IN15;
      PIN  A0  IN  A3_IN16;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_A3_P10 GLB glb01_part1;
      PIN  Z0  OUT  A3_P10;
      PIN  A7  IN  A3_IN2B;
      PIN  A6  IN  A3_IN3B;
      PIN  A5  IN  A3_IN4B;
      PIN  A4  IN  A3_IN6B;
      PIN  A3  IN  A3_IN9B;
      PIN  A2  IN  A3_IN11B;
      PIN  A1  IN  A3_IN12B;
      PIN  A0  IN  A3_IN15B;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_A3_P9 GLB glb01_part1;
      PIN  Z0  OUT  A3_P9;
      PIN  A7  IN  A3_IN2B;
      PIN  A6  IN  A3_IN3;
      PIN  A5  IN  A3_IN4B;
      PIN  A4  IN  A3_IN6;
      PIN  A3  IN  A3_IN10B;
      PIN  A2  IN  A3_IN12B;
      PIN  A1  IN  A3_IN15;
      PIN  A0  IN  A3_IN16;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_A3_P8 GLB glb01_part1;
      PIN  Z0  OUT  A3_P8;
      PIN  A7  IN  A3_IN2B;
      PIN  A6  IN  A3_IN3B;
      PIN  A5  IN  A3_IN4B;
      PIN  A4  IN  A3_IN6B;
      PIN  A3  IN  A3_IN9B;
      PIN  A2  IN  A3_IN10B;
      PIN  A1  IN  A3_IN12B;
      PIN  A0  IN  A3_IN15B;
   END;  // SYM PGANDD8

   SYM PGBUFI GLB_A3_G3 GLB glb01_part1;
      PIN  Z0  OUT  A3_G3;
      PIN  A0  IN  A3_F4;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A3_G2 GLB glb01_part1;
      PIN  Z0  OUT  A3_G2;
      PIN  A0  IN  A3_F4;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A3_G1 GLB glb01_part1;
      PIN  Z0  OUT  A3_G1;
      PIN  A0  IN  A3_F5;
   END;  // SYM PGORG1

   SYM PGORF75 GLB_A3_F5 GLB glb01_part1;
      PIN  Z0  OUT  A3_F5;
      PIN  A4  IN  A3_P13;
      PIN  A3  IN  A3_P14;
      PIN  A2  IN  A3_P15;
      PIN  A1  IN  A3_P16;
      PIN  A0  IN  A3_P17;
   END;  // SYM PGORF75

   SYM PGORF75 GLB_A3_F4 GLB glb01_part1;
      PIN  Z0  OUT  A3_F4;
      PIN  A4  IN  A3_P8;
      PIN  A3  IN  A3_P9;
      PIN  A2  IN  A3_P10;
      PIN  A1  IN  A3_P11;
      PIN  A0  IN  A3_P12;
   END;  // SYM PGORF55

   SYM PGBUFI GLB_A3_CLK GLB glb01_part1;
      PIN  Z0  OUT  A3_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_OR_1321 GLB glb01_part1;
      PIN  Z0  OUT  OR_1321;
      PIN  A0  IN  A3_X2O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_A3_IN9 GLB glb01_part1;
      PIN  Z0  OUT  A3_IN9;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A3_IN16 GLB glb01_part1;
      PIN  Z0  OUT  A3_IN16;
      PIN  A0  IN  ST5_PIN_part2_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A3_IN15 GLB glb01_part1;
      PIN  Z0  OUT  A3_IN15;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A3_IN6 GLB glb01_part1;
      PIN  Z0  OUT  A3_IN6;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A3_IN3 GLB glb01_part1;
      PIN  Z0  OUT  A3_IN3;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_A3_X2O GLB glb01_part1;
      PIN  Z0  OUT  A3_X2O;
      PIN  A1  IN  GND;
      PIN  A0  IN  A3_G1;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_ST5_PIN_part1_D0 GLB glb01_part1;
      PIN  Z0  OUT  ST5_PIN_part1_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  A3_G2;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_ST5_PIN_part2_D0 GLB glb01_part1;
      PIN  Z0  OUT  ST5_PIN_part2_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  A3_G3;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_ST5_PIN_part1 GLB glb01_part1;
      PIN  Q0  OUT  ST5_PIN_part1;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  A3_CLK;
      PIN  D0  IN  ST5_PIN_part1_D0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_ST5_PIN_part2 GLB glb01_part1;
      PIN  Q0  OUT  ST5_PIN_part2;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  A3_CLK;
      PIN  D0  IN  ST5_PIN_part2_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A3_IN16B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN16B;
      PIN  A0  IN  ST5_PIN_part2_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN11B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN11B;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN15B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN15B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN12B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN12B;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN10B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN10B;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN9B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN9B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN6B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN6B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN4B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN4B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN3B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN3B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A3_IN2B GLB glb01_part1;
      PIN  ZN0  OUT  A3_IN2B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGAND5 GLB_A4_P19 GLB glb01_part2;
      PIN  Z0  OUT  A4_P19;
      PIN  A4  IN  A4_IN3;
      PIN  A3  IN  A4_IN4B;
      PIN  A2  IN  A4_IN6B;
      PIN  A1  IN  A4_IN9;
      PIN  A0  IN  A4_IN12B;
   END;  // SYM PGANDD5

   SYM PGAND5 GLB_A4_P18 GLB glb01_part2;
      PIN  Z0  OUT  A4_P18;
      PIN  A4  IN  A4_IN3;
      PIN  A3  IN  A4_IN4B;
      PIN  A2  IN  A4_IN9;
      PIN  A1  IN  A4_IN12B;
      PIN  A0  IN  A4_IN15B;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_A4_P17 GLB glb01_part2;
      PIN  Z0  OUT  A4_P17;
      PIN  A4  IN  A4_IN4;
      PIN  A3  IN  A4_IN6B;
      PIN  A2  IN  A4_IN9;
      PIN  A1  IN  A4_IN12B;
      PIN  A0  IN  A4_IN15B;
   END;  // SYM PGAND5

   SYM PGAND3 GLB_A4_P16 GLB glb01_part2;
      PIN  Z0  OUT  A4_P16;
      PIN  A2  IN  A4_IN4B;
      PIN  A1  IN  A4_IN9B;
      PIN  A0  IN  A4_IN12;
   END;  // SYM PGAND3

   SYM PGAND4 GLB_A4_P15 GLB glb01_part2;
      PIN  Z0  OUT  A4_P15;
      PIN  A3  IN  A4_IN4B;
      PIN  A2  IN  A4_IN6B;
      PIN  A1  IN  A4_IN9B;
      PIN  A0  IN  A4_IN15B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_A4_P14 GLB glb01_part2;
      PIN  Z0  OUT  A4_P14;
      PIN  A3  IN  A4_IN3B;
      PIN  A2  IN  A4_IN4;
      PIN  A1  IN  A4_IN6B;
      PIN  A0  IN  A4_IN12B;
   END;  // SYM PGAND4

   SYM PGAND5 GLB_A4_P13 GLB glb01_part2;
      PIN  Z0  OUT  A4_P13;
      PIN  A4  IN  A4_IN3;
      PIN  A3  IN  A4_IN4B;
      PIN  A2  IN  A4_IN6;
      PIN  A1  IN  A4_IN12;
      PIN  A0  IN  A4_IN15;
   END;  // SYM PGANDD5

   SYM PGBUFI GLB_A4_G0 GLB glb01_part2;
      PIN  Z0  OUT  A4_G0;
      PIN  A0  IN  A4_F5;
   END;  // SYM PGORG1

   SYM PGORF77 GLB_A4_F5 GLB glb01_part2;
      PIN  Z0  OUT  A4_F5;
      PIN  A6  IN  A4_P13;
      PIN  A5  IN  A4_P14;
      PIN  A4  IN  A4_P15;
      PIN  A3  IN  A4_P16;
      PIN  A2  IN  A4_P19;
      PIN  A1  IN  A4_P17;
      PIN  A0  IN  A4_P18;
   END;  // SYM PGORF77

   SYM PGBUFI GLB_IDEE2_D GLB glb01_part2;
      PIN  Z0  OUT  IDEE2_D;
      PIN  A0  IN  A4_X3O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_A4_IN9 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN9;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN4 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN4;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN15 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN15;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN12 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN12;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN6 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN6;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN3 GLB glb01_part2;
      PIN  Z0  OUT  A4_IN3;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_A4_X3O GLB glb01_part2;
      PIN  Z0  OUT  A4_X3O;
      PIN  A1  IN  GND;
      PIN  A0  IN  A4_G0;
   END;  // SYM PGXOR2

   SYM PGINVI GLB_A4_IN15B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN15B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN9B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN9B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN12B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN12B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN6B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN6B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN3B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN3B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN4B GLB glb01_part2;
      PIN  ZN0  OUT  A4_IN4B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND8 GLB_A6_P19 GLB glb06_part1;
      PIN  Z0  OUT  A6_P19;
      PIN  A7  IN  A6_IN2B;
      PIN  A6  IN  A6_IN3;
      PIN  A5  IN  A6_IN4B;
      PIN  A4  IN  A6_IN6;
      PIN  A3  IN  A6_IN11B;
      PIN  A2  IN  A6_IN12B;
      PIN  A1  IN  A6_IN13;
      PIN  A0  IN  A6_IN15;
   END;  // SYM PGANDD8

   SYM PGAND7 GLB_A6_P18 GLB glb06_part1;
      PIN  Z0  OUT  A6_P18;
      PIN  A6  IN  A6_IN2B;
      PIN  A5  IN  A6_IN4;
      PIN  A4  IN  A6_IN6B;
      PIN  A3  IN  A6_IN13B;
      PIN  A2  IN  A6_IN14B;
      PIN  A1  IN  A6_IN15B;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGAND7

   SYM PGAND7 GLB_A6_P17 GLB glb06_part1;
      PIN  Z0  OUT  A6_P17;
      PIN  A6  IN  A6_IN0B;
      PIN  A5  IN  A6_IN2B;
      PIN  A4  IN  A6_IN3;
      PIN  A3  IN  A6_IN4B;
      PIN  A2  IN  A6_IN6B;
      PIN  A1  IN  A6_IN13B;
      PIN  A0  IN  A6_IN15B;
   END;  // SYM PGAND7

   SYM PGAND8 GLB_A6_P16 GLB glb06_part1;
      PIN  Z0  OUT  A6_P16;
      PIN  A7  IN  A6_IN2B;
      PIN  A6  IN  A6_IN3;
      PIN  A5  IN  A6_IN4B;
      PIN  A4  IN  A6_IN6;
      PIN  A3  IN  A6_IN10B;
      PIN  A2  IN  A6_IN12B;
      PIN  A1  IN  A6_IN13;
      PIN  A0  IN  A6_IN15;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_A6_P15 GLB glb06_part1;
      PIN  Z0  OUT  A6_P15;
      PIN  A7  IN  A6_IN1;
      PIN  A6  IN  A6_IN2B;
      PIN  A5  IN  A6_IN3B;
      PIN  A4  IN  A6_IN6B;
      PIN  A3  IN  A6_IN13B;
      PIN  A2  IN  A6_IN14B;
      PIN  A1  IN  A6_IN15B;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGAND8

   SYM PGAND9 GLB_A6_P14 GLB glb06_part1;
      PIN  Z0  OUT  A6_P14;
      PIN  A8  IN  A6_IN1;
      PIN  A7  IN  A6_IN2B;
      PIN  A6  IN  A6_IN3B;
      PIN  A5  IN  A6_IN4B;
      PIN  A4  IN  A6_IN6B;
      PIN  A3  IN  A6_IN12;
      PIN  A2  IN  A6_IN13B;
      PIN  A1  IN  A6_IN14B;
      PIN  A0  IN  A6_IN15B;
   END;  // SYM PGAND9

   SYM PGAND10 GLB_A6_P13 GLB glb06_part1;
      PIN  Z0  OUT  A6_P13;
      PIN  A9  IN  A6_IN1;
      PIN  A8  IN  A6_IN2B;
      PIN  A7  IN  A6_IN3B;
      PIN  A6  IN  A6_IN4B;
      PIN  A5  IN  A6_IN6B;
      PIN  A4  IN  A6_IN10;
      PIN  A3  IN  A6_IN11;
      PIN  A2  IN  A6_IN13B;
      PIN  A1  IN  A6_IN14B;
      PIN  A0  IN  A6_IN15B;
   END;  // SYM PGANDD10

   SYM PGAND6 GLB_A6_P12 GLB glb06_part1;
      PIN  Z0  OUT  A6_P12;
      PIN  A5  IN  A6_IN2B;
      PIN  A4  IN  A6_IN3B;
      PIN  A3  IN  A6_IN4;
      PIN  A2  IN  A6_IN6B;
      PIN  A1  IN  A6_IN13B;
      PIN  A0  IN  A6_IN15;
   END;  // SYM PGANDD6

   SYM PGAND6 GLB_A6_P11 GLB glb06_part1;
      PIN  Z0  OUT  A6_P11;
      PIN  A5  IN  A6_IN2B;
      PIN  A4  IN  A6_IN3B;
      PIN  A3  IN  A6_IN4;
      PIN  A2  IN  A6_IN6B;
      PIN  A1  IN  A6_IN13B;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGAND6

   SYM PGAND7 GLB_A6_P10 GLB glb06_part1;
      PIN  Z0  OUT  A6_P10;
      PIN  A6  IN  A6_IN2B;
      PIN  A5  IN  A6_IN3;
      PIN  A4  IN  A6_IN4B;
      PIN  A3  IN  A6_IN6;
      PIN  A2  IN  A6_IN13;
      PIN  A1  IN  A6_IN15;
      PIN  A0  IN  A6_IN16B;
   END;  // SYM PGAND7

   SYM PGAND7 GLB_A6_P9 GLB glb06_part1;
      PIN  Z0  OUT  A6_P9;
      PIN  A6  IN  A6_IN2B;
      PIN  A5  IN  A6_IN3;
      PIN  A4  IN  A6_IN4B;
      PIN  A3  IN  A6_IN6;
      PIN  A2  IN  A6_IN13B;
      PIN  A1  IN  A6_IN15B;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGAND7

   SYM PGAND7 GLB_A6_P8 GLB glb06_part1;
      PIN  Z0  OUT  A6_P8;
      PIN  A6  IN  A6_IN2B;
      PIN  A5  IN  A6_IN3;
      PIN  A4  IN  A6_IN4B;
      PIN  A3  IN  A6_IN6B;
      PIN  A2  IN  A6_IN13B;
      PIN  A1  IN  A6_IN15;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGANDD7

   SYM PGAND10 GLB_A6_P0 GLB glb06_part1;
      PIN  Z0  OUT  A6_P0;
      PIN  A9  IN  A6_IN2B;
      PIN  A8  IN  A6_IN3B;
      PIN  A7  IN  A6_IN4B;
      PIN  A6  IN  A6_IN6B;
      PIN  A5  IN  A6_IN10;
      PIN  A4  IN  A6_IN11B;
      PIN  A3  IN  A6_IN12B;
      PIN  A2  IN  A6_IN13B;
      PIN  A1  IN  A6_IN15B;
      PIN  A0  IN  A6_IN16B;
   END;  // SYM PGANDD10

   SYM PGORF72 GLB_A6_G2 GLB glb06_part1;
      PIN  Z0  OUT  A6_G2;
      PIN  A1  IN  A6_F4;
      PIN  A0  IN  A6_F5;
   END;  // SYM PGORG2

   SYM PGBUFI GLB_A6_G0 GLB glb06_part1;
      PIN  Z0  OUT  A6_G0;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGORF77 GLB_A6_F5 GLB glb06_part1;
      PIN  Z0  OUT  A6_F5;
      PIN  A6  IN  A6_P13;
      PIN  A5  IN  A6_P14;
      PIN  A4  IN  A6_P15;
      PIN  A3  IN  A6_P16;
      PIN  A2  IN  A6_P19;
      PIN  A1  IN  A6_P17;
      PIN  A0  IN  A6_P18;
   END;  // SYM PGORF77

   SYM PGORF75 GLB_A6_F4 GLB glb06_part1;
      PIN  Z0  OUT  A6_F4;
      PIN  A4  IN  A6_P8;
      PIN  A3  IN  A6_P9;
      PIN  A2  IN  A6_P10;
      PIN  A1  IN  A6_P11;
      PIN  A0  IN  A6_P12;
   END;  // SYM PGORF55

   SYM PGBUFI GLB_A6_CLK GLB glb06_part1;
      PIN  Z0  OUT  A6_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A6_P0_xa GLB glb06_part1;
      PIN  Z0  OUT  A6_P0_xa;
      PIN  A0  IN  A6_P0;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_A6_IN12 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN12;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN11 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN11;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN1 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN1;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN4 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN4;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN13 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN13;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN6 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN6;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN16 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN16;
      PIN  A0  IN  ST3_PIN_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN15 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN15;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN3 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN3;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN10 GLB glb06_part1;
      PIN  Z0  OUT  A6_IN10;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_RDWR_PIN_D0 GLB glb06_part1;
      PIN  Z0  OUT  RDWR_PIN_D0;
      PIN  A1  IN  A6_P0_xa;
      PIN  A0  IN  A6_G0;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_ST3_PIN_D0 GLB glb06_part1;
      PIN  Z0  OUT  ST3_PIN_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  A6_G2;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_RDWR_PIN GLB glb06_part1;
      PIN  Q0  OUT  RDWR_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  RDWR_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_ST3_PIN GLB glb06_part1;
      PIN  Q0  OUT  ST3_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  ST3_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A6_IN0B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN0B;
      PIN  A0  IN  PCS1X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN10B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN10B;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN14B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN14B;
      PIN  A0  IN  MCS0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN16B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN16B;
      PIN  A0  IN  ST3_PIN_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN15B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN15B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN13B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN13B;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN12B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN12B;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN11B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN11B;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN6B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN6B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN4B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN4B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN3B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN3B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN2B GLB glb06_part1;
      PIN  ZN0  OUT  A6_IN2B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGAND6 GLB_B1_P18 GLB glb02;
      PIN  Z0  OUT  B1_P18;
      PIN  A5  IN  B1_IN0;
      PIN  A4  IN  B1_IN3;
      PIN  A3  IN  B1_IN6;
      PIN  A2  IN  B1_IN9;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND6

   SYM PGAND5 GLB_B1_P17 GLB glb02;
      PIN  Z0  OUT  B1_P17;
      PIN  A4  IN  B1_IN3B;
      PIN  A3  IN  B1_IN6;
      PIN  A2  IN  B1_IN9B;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND5

   SYM PGAND4 GLB_B1_P16 GLB glb02;
      PIN  Z0  OUT  B1_P16;
      PIN  A3  IN  B1_IN0B;
      PIN  A2  IN  B1_IN3B;
      PIN  A1  IN  B1_IN6;
      PIN  A0  IN  B1_IN9B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_B1_P15 GLB glb02;
      PIN  Z0  OUT  B1_P15;
      PIN  A3  IN  B1_IN3B;
      PIN  A2  IN  B1_IN9B;
      PIN  A1  IN  B1_IN11;
      PIN  A0  IN  B1_IN12B;
   END;  // SYM PGAND4

   SYM PGAND5 GLB_B1_P14 GLB glb02;
      PIN  Z0  OUT  B1_P14;
      PIN  A4  IN  B1_IN0B;
      PIN  A3  IN  B1_IN3B;
      PIN  A2  IN  B1_IN9B;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B1_P13 GLB glb02;
      PIN  Z0  OUT  B1_P13;
      PIN  A4  IN  B1_IN0B;
      PIN  A3  IN  B1_IN3B;
      PIN  A2  IN  B1_IN6;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGANDD5

   SYM PGAND3 GLB_B1_P12 GLB glb02;
      PIN  Z0  OUT  B1_P12;
      PIN  A2  IN  B1_IN3;
      PIN  A1  IN  B1_IN6B;
      PIN  A0  IN  B1_IN11B;
   END;  // SYM PGANDD3

   SYM PGAND4 GLB_B1_P11 GLB glb02;
      PIN  Z0  OUT  B1_P11;
      PIN  A3  IN  B1_IN0B;
      PIN  A2  IN  B1_IN3B;
      PIN  A1  IN  B1_IN9B;
      PIN  A0  IN  B1_IN11B;
   END;  // SYM PGAND4

   SYM PGAND5 GLB_B1_P10 GLB glb02;
      PIN  Z0  OUT  B1_P10;
      PIN  A4  IN  B1_IN0;
      PIN  A3  IN  B1_IN3;
      PIN  A2  IN  B1_IN9;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B1_P9 GLB glb02;
      PIN  Z0  OUT  B1_P9;
      PIN  A4  IN  B1_IN0B;
      PIN  A3  IN  B1_IN3B;
      PIN  A2  IN  B1_IN6;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B1_P8 GLB glb02;
      PIN  Z0  OUT  B1_P8;
      PIN  A4  IN  B1_IN3B;
      PIN  A3  IN  B1_IN6;
      PIN  A2  IN  B1_IN9B;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGANDD5

   SYM PGAND4 GLB_B1_P7 GLB glb02;
      PIN  Z0  OUT  B1_P7;
      PIN  A3  IN  B1_IN3;
      PIN  A2  IN  B1_IN4;
      PIN  A1  IN  B1_IN6B;
      PIN  A0  IN  B1_IN11B;
   END;  // SYM PGAND4

   SYM PGAND6 GLB_B1_P6 GLB glb02;
      PIN  Z0  OUT  B1_P6;
      PIN  A5  IN  B1_IN0;
      PIN  A4  IN  B1_IN3;
      PIN  A3  IN  B1_IN4;
      PIN  A2  IN  B1_IN9;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND6

   SYM PGAND4 GLB_B1_P3 GLB glb02;
      PIN  Z0  OUT  B1_P3;
      PIN  A3  IN  B1_IN3;
      PIN  A2  IN  B1_IN4B;
      PIN  A1  IN  B1_IN6B;
      PIN  A0  IN  B1_IN11B;
   END;  // SYM PGAND4

   SYM PGAND5 GLB_B1_P2 GLB glb02;
      PIN  Z0  OUT  B1_P2;
      PIN  A4  IN  B1_IN0;
      PIN  A3  IN  B1_IN3B;
      PIN  A2  IN  B1_IN9B;
      PIN  A1  IN  B1_IN11;
      PIN  A0  IN  B1_IN12B;
   END;  // SYM PGAND5

   SYM PGAND6 GLB_B1_P1 GLB glb02;
      PIN  Z0  OUT  B1_P1;
      PIN  A5  IN  B1_IN0;
      PIN  A4  IN  B1_IN3;
      PIN  A3  IN  B1_IN4B;
      PIN  A2  IN  B1_IN9;
      PIN  A1  IN  B1_IN11B;
      PIN  A0  IN  B1_IN12;
   END;  // SYM PGAND6

   SYM PGBUFI GLB_B1_G3 GLB glb02;
      PIN  Z0  OUT  B1_G3;
      PIN  A0  IN  B1_F5;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B1_G2 GLB glb02;
      PIN  Z0  OUT  B1_G2;
      PIN  A0  IN  B1_F0;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B1_G1 GLB glb02;
      PIN  Z0  OUT  B1_G1;
      PIN  A0  IN  B1_F1;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B1_G0 GLB glb02;
      PIN  Z0  OUT  B1_G0;
      PIN  A0  IN  B1_F4;
   END;  // SYM PGORG1

   SYM PGORF76 GLB_B1_F5 GLB glb02;
      PIN  Z0  OUT  B1_F5;
      PIN  A5  IN  B1_P13;
      PIN  A4  IN  B1_P14;
      PIN  A3  IN  B1_P15;
      PIN  A2  IN  B1_P16;
      PIN  A1  IN  B1_P17;
      PIN  A0  IN  B1_P18;
   END;  // SYM PGORF76

   SYM PGORF75 GLB_B1_F4 GLB glb02;
      PIN  Z0  OUT  B1_F4;
      PIN  A4  IN  B1_P8;
      PIN  A3  IN  B1_P9;
      PIN  A2  IN  B1_P10;
      PIN  A1  IN  B1_P11;
      PIN  A0  IN  B1_P12;
   END;  // SYM PGORF55

   SYM PGORF72 GLB_B1_F1 GLB glb02;
      PIN  Z0  OUT  B1_F1;
      PIN  A1  IN  B1_P6;
      PIN  A0  IN  B1_P7;
   END;  // SYM PGORF42

   SYM PGORF73 GLB_B1_F0 GLB glb02;
      PIN  Z0  OUT  B1_F0;
      PIN  A2  IN  B1_P1;
      PIN  A1  IN  B1_P2;
      PIN  A0  IN  B1_P3;
   END;  // SYM PGORF43

   SYM PGBUFI GLB_IDECS_D GLB glb02;
      PIN  Z0  OUT  IDECS_D;
      PIN  A0  IN  B1_X3O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_DA0_D GLB glb02;
      PIN  Z0  OUT  DA0_D;
      PIN  A0  IN  B1_X2O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_ORD_D GLB glb02;
      PIN  Z0  OUT  ORD_D;
      PIN  A0  IN  B1_X1O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_DSPCS_D GLB glb02;
      PIN  Z0  OUT  DSPCS_D;
      PIN  A0  IN  B1_X0O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B1_IN6 GLB glb02;
      PIN  Z0  OUT  B1_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN4 GLB glb02;
      PIN  Z0  OUT  B1_IN4;
      PIN  A0  IN  RDWR_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN11 GLB glb02;
      PIN  Z0  OUT  B1_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN12 GLB glb02;
      PIN  Z0  OUT  B1_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN9 GLB glb02;
      PIN  Z0  OUT  B1_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN3 GLB glb02;
      PIN  Z0  OUT  B1_IN3;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B1_IN0 GLB glb02;
      PIN  Z0  OUT  B1_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_B1_X3O GLB glb02;
      PIN  Z0  OUT  B1_X3O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B1_G0;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B1_X2O GLB glb02;
      PIN  Z0  OUT  B1_X2O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B1_G1;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B1_X1O GLB glb02;
      PIN  Z0  OUT  B1_X1O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B1_G2;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B1_X0O GLB glb02;
      PIN  Z0  OUT  B1_X0O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B1_G3;
   END;  // SYM PGXOR2

   SYM PGINVI GLB_B1_IN0B GLB glb02;
      PIN  ZN0  OUT  B1_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN6B GLB glb02;
      PIN  ZN0  OUT  B1_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN12B GLB glb02;
      PIN  ZN0  OUT  B1_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN9B GLB glb02;
      PIN  ZN0  OUT  B1_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN3B GLB glb02;
      PIN  ZN0  OUT  B1_IN3B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN11B GLB glb02;
      PIN  ZN0  OUT  B1_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B1_IN4B GLB glb02;
      PIN  ZN0  OUT  B1_IN4B;
      PIN  A0  IN  RDWR_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND6 GLB_B2_P16 GLB glb03_part2;
      PIN  Z0  OUT  B2_P16;
      PIN  A5  IN  B2_IN0;
      PIN  A4  IN  B2_IN3;
      PIN  A3  IN  B2_IN6;
      PIN  A2  IN  B2_IN9;
      PIN  A1  IN  B2_IN11B;
      PIN  A0  IN  B2_IN12;
   END;  // SYM PGAND6

   SYM PGAND6 GLB_B2_P15 GLB glb03_part2;
      PIN  Z0  OUT  B2_P15;
      PIN  A5  IN  B2_IN0B;
      PIN  A4  IN  B2_IN3B;
      PIN  A3  IN  B2_IN6;
      PIN  A2  IN  B2_IN9B;
      PIN  A1  IN  B2_IN11;
      PIN  A0  IN  B2_IN12;
   END;  // SYM PGAND6

   SYM PGAND6 GLB_B2_P14 GLB glb03_part2;
      PIN  Z0  OUT  B2_P14;
      PIN  A5  IN  B2_IN0B;
      PIN  A4  IN  B2_IN3B;
      PIN  A3  IN  B2_IN6B;
      PIN  A2  IN  B2_IN9B;
      PIN  A1  IN  B2_IN11B;
      PIN  A0  IN  B2_IN12B;
   END;  // SYM PGAND6

   SYM PGORF73 GLB_B2_F3 GLB glb03_part2;
      PIN  Z0  OUT  B2_F3;
      PIN  A2  IN  B2_P14;
      PIN  A1  IN  B2_P15;
      PIN  A0  IN  B2_P16;
   END;  // SYM PGORFB3

   SYM PGBUFI GLB_SRDY_D GLB glb03_part2;
      PIN  Z0  OUT  SRDY_D;
      PIN  A0  IN  B2_F3;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B2_IN9 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN3 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN3;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN0 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN12 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN11 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN6 GLB glb03_part2;
      PIN  Z0  OUT  B2_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGINVI GLB_B2_IN12B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN11B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN9B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN6B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN3B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN3B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN0B GLB glb03_part2;
      PIN  ZN0  OUT  B2_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND9 GLB_B3_P18 GLB glb06_part2;
      PIN  Z0  OUT  B3_P18;
      PIN  A8  IN  B3_IN2B;
      PIN  A7  IN  B3_IN6;
      PIN  A6  IN  B3_IN9B;
      PIN  A5  IN  B3_IN11B;
      PIN  A4  IN  B3_IN12;
      PIN  A3  IN  B3_IN13B;
      PIN  A2  IN  B3_IN14B;
      PIN  A1  IN  B3_IN15B;
      PIN  A0  IN  B3_IN17B;
   END;  // SYM PGAND9

   SYM PGAND8 GLB_B3_P17 GLB glb06_part2;
      PIN  Z0  OUT  B3_P17;
      PIN  A7  IN  B3_IN2;
      PIN  A6  IN  B3_IN3B;
      PIN  A5  IN  B3_IN5B;
      PIN  A4  IN  B3_IN9;
      PIN  A3  IN  B3_IN11B;
      PIN  A2  IN  B3_IN12;
      PIN  A1  IN  B3_IN13B;
      PIN  A0  IN  B3_IN17;
   END;  // SYM PGAND8

   SYM PGAND5 GLB_B3_P16 GLB glb06_part2;
      PIN  Z0  OUT  B3_P16;
      PIN  A4  IN  B3_IN2;
      PIN  A3  IN  B3_IN6B;
      PIN  A2  IN  B3_IN9B;
      PIN  A1  IN  B3_IN11B;
      PIN  A0  IN  B3_IN13B;
   END;  // SYM PGAND5

   SYM PGAND6 GLB_B3_P15 GLB glb06_part2;
      PIN  Z0  OUT  B3_P15;
      PIN  A5  IN  B3_IN2;
      PIN  A4  IN  B3_IN6B;
      PIN  A3  IN  B3_IN11B;
      PIN  A2  IN  B3_IN12;
      PIN  A1  IN  B3_IN13B;
      PIN  A0  IN  B3_IN17;
   END;  // SYM PGAND6

   SYM PGAND6 GLB_B3_P14 GLB glb06_part2;
      PIN  Z0  OUT  B3_P14;
      PIN  A5  IN  B3_IN2B;
      PIN  A4  IN  B3_IN6B;
      PIN  A3  IN  B3_IN9B;
      PIN  A2  IN  B3_IN11;
      PIN  A1  IN  B3_IN12B;
      PIN  A0  IN  B3_IN13B;
   END;  // SYM PGAND6

   SYM PGAND8 GLB_B3_P13 GLB glb06_part2;
      PIN  Z0  OUT  B3_P13;
      PIN  A7  IN  B3_IN2;
      PIN  A6  IN  B3_IN3B;
      PIN  A5  IN  B3_IN4B;
      PIN  A4  IN  B3_IN9;
      PIN  A3  IN  B3_IN11B;
      PIN  A2  IN  B3_IN12;
      PIN  A1  IN  B3_IN13B;
      PIN  A0  IN  B3_IN17;
   END;  // SYM PGANDD8

   SYM PGBUFI GLB_B3_G0 GLB glb06_part2;
      PIN  Z0  OUT  B3_G0;
      PIN  A0  IN  B3_F5;
   END;  // SYM PGORG1

   SYM PGORF76 GLB_B3_F5 GLB glb06_part2;
      PIN  Z0  OUT  B3_F5;
      PIN  A5  IN  B3_P13;
      PIN  A4  IN  B3_P14;
      PIN  A3  IN  B3_P15;
      PIN  A2  IN  B3_P16;
      PIN  A1  IN  B3_P17;
      PIN  A0  IN  B3_P18;
   END;  // SYM PGORF76

   SYM PGBUFI GLB_B3_CLK GLB glb06_part2;
      PIN  Z0  OUT  B3_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B3_IN6 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN11 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN17 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN17;
      PIN  A0  IN  ST0_PIN_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN12 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN9 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN2 GLB glb06_part2;
      PIN  Z0  OUT  B3_IN2;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_ST0_PIN_D0 GLB glb06_part2;
      PIN  Z0  OUT  ST0_PIN_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  B3_G0;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_ST0_PIN GLB glb06_part2;
      PIN  Q0  OUT  ST0_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  B3_CLK;
      PIN  D0  IN  ST0_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B3_IN17B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN17B;
      PIN  A0  IN  ST0_PIN_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN15B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN15B;
      PIN  A0  IN  PCS1X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN14B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN14B;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN5B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN5B;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN12B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN9B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN6B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN2B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN2B;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN13B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN13B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN11B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN4B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN4B;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN3B GLB glb06_part2;
      PIN  ZN0  OUT  B3_IN3B;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGINVI

   SYM PGAND8 GLB_B4_P19 GLB glb05_part2;
      PIN  Z0  OUT  B4_P19;
      PIN  A7  IN  B4_IN0;
      PIN  A6  IN  B4_IN2;
      PIN  A5  IN  B4_IN3B;
      PIN  A4  IN  B4_IN4B;
      PIN  A3  IN  B4_IN9;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGANDD8

   SYM PGAND7 GLB_B4_P18 GLB glb05_part2;
      PIN  Z0  OUT  B4_P18;
      PIN  A6  IN  B4_IN0B;
      PIN  A5  IN  B4_IN2B;
      PIN  A4  IN  B4_IN9B;
      PIN  A3  IN  B4_IN11B;
      PIN  A2  IN  B4_IN13B;
      PIN  A1  IN  B4_IN15B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGAND7

   SYM PGAND7 GLB_B4_P17 GLB glb05_part2;
      PIN  Z0  OUT  B4_P17;
      PIN  A6  IN  B4_IN0;
      PIN  A5  IN  B4_IN2B;
      PIN  A4  IN  B4_IN6;
      PIN  A3  IN  B4_IN9B;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGAND7

   SYM PGAND8 GLB_B4_P16 GLB glb05_part2;
      PIN  Z0  OUT  B4_P16;
      PIN  A7  IN  B4_IN0;
      PIN  A6  IN  B4_IN2;
      PIN  A5  IN  B4_IN3B;
      PIN  A4  IN  B4_IN5B;
      PIN  A3  IN  B4_IN9;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_B4_P15 GLB glb05_part2;
      PIN  Z0  OUT  B4_P15;
      PIN  A7  IN  B4_IN0B;
      PIN  A6  IN  B4_IN1B;
      PIN  A5  IN  B4_IN2B;
      PIN  A4  IN  B4_IN6;
      PIN  A3  IN  B4_IN9B;
      PIN  A2  IN  B4_IN11;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN14B;
   END;  // SYM PGAND8

   SYM PGAND9 GLB_B4_P14 GLB glb05_part2;
      PIN  Z0  OUT  B4_P14;
      PIN  A8  IN  B4_IN0B;
      PIN  A7  IN  B4_IN1;
      PIN  A6  IN  B4_IN2B;
      PIN  A5  IN  B4_IN3;
      PIN  A4  IN  B4_IN6B;
      PIN  A3  IN  B4_IN9B;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN15B;
   END;  // SYM PGAND9

   SYM PGAND10 GLB_B4_P13 GLB glb05_part2;
      PIN  Z0  OUT  B4_P13;
      PIN  A9  IN  B4_IN0B;
      PIN  A8  IN  B4_IN1;
      PIN  A7  IN  B4_IN2B;
      PIN  A6  IN  B4_IN4;
      PIN  A5  IN  B4_IN5;
      PIN  A4  IN  B4_IN6B;
      PIN  A3  IN  B4_IN9B;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN15B;
   END;  // SYM PGANDD10

   SYM PGAND5 GLB_B4_P3 GLB glb05_part2;
      PIN  Z0  OUT  B4_P3;
      PIN  A4  IN  B4_IN2;
      PIN  A3  IN  B4_IN6B;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGAND5

   SYM PGAND6 GLB_B4_P2 GLB glb05_part2;
      PIN  Z0  OUT  B4_P2;
      PIN  A5  IN  B4_IN0B;
      PIN  A4  IN  B4_IN2;
      PIN  A3  IN  B4_IN6B;
      PIN  A2  IN  B4_IN9;
      PIN  A1  IN  B4_IN11B;
      PIN  A0  IN  B4_IN13B;
   END;  // SYM PGAND6

   SYM PGAND7 GLB_B4_P1 GLB glb05_part2;
      PIN  Z0  OUT  B4_P1;
      PIN  A6  IN  B4_IN0B;
      PIN  A5  IN  B4_IN2B;
      PIN  A4  IN  B4_IN6;
      PIN  A3  IN  B4_IN9B;
      PIN  A2  IN  B4_IN11;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17B;
   END;  // SYM PGAND7

   SYM PGAND7 GLB_B4_P0 GLB glb05_part2;
      PIN  Z0  OUT  B4_P0;
      PIN  A6  IN  B4_IN0B;
      PIN  A5  IN  B4_IN2B;
      PIN  A4  IN  B4_IN6;
      PIN  A3  IN  B4_IN9;
      PIN  A2  IN  B4_IN11B;
      PIN  A1  IN  B4_IN13B;
      PIN  A0  IN  B4_IN17;
   END;  // SYM PGANDD7

   SYM PGORF72 GLB_B4_G0 GLB glb05_part2;
      PIN  Z0  OUT  B4_G0;
      PIN  A1  IN  B4_F0;
      PIN  A0  IN  B4_F5;
   END;  // SYM PGORG2

   SYM PGORF77 GLB_B4_F5 GLB glb05_part2;
      PIN  Z0  OUT  B4_F5;
      PIN  A6  IN  B4_P13;
      PIN  A5  IN  B4_P14;
      PIN  A4  IN  B4_P15;
      PIN  A3  IN  B4_P16;
      PIN  A2  IN  B4_P19;
      PIN  A1  IN  B4_P17;
      PIN  A0  IN  B4_P18;
   END;  // SYM PGORF77

   SYM PGORF74 GLB_B4_F0 GLB glb05_part2;
      PIN  Z0  OUT  B4_F0;
      PIN  A3  IN  B4_P0;
      PIN  A2  IN  B4_P1;
      PIN  A1  IN  B4_P2;
      PIN  A0  IN  B4_P3;
   END;  // SYM PGORF44

   SYM PGBUFI GLB_B4_CLK GLB glb05_part2;
      PIN  Z0  OUT  B4_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B4_IN0 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN3 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN3;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN5 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN5;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN4 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN4;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN1 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN1;
      PIN  A0  IN  MCS0X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN2 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN2;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN11 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN17 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN17;
      PIN  A0  IN  ST2_PIN_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN9 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B4_IN6 GLB glb05_part2;
      PIN  Z0  OUT  B4_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_ST2_PIN_D0 GLB glb05_part2;
      PIN  Z0  OUT  ST2_PIN_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  B4_G0;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_ST2_PIN GLB glb05_part2;
      PIN  Q0  OUT  ST2_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  B4_CLK;
      PIN  D0  IN  ST2_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B4_IN4B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN4B;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN5B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN5B;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN3B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN3B;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN14B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN14B;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN1B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN1B;
      PIN  A0  IN  MCS0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN15B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN15B;
      PIN  A0  IN  PCS1X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN6B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN17B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN17B;
      PIN  A0  IN  ST2_PIN_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN9B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN13B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN13B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN11B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN2B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN2B;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B4_IN0B GLB glb05_part2;
      PIN  ZN0  OUT  B4_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND3 GLB_B5_P13 GLB glb04_part2;
      PIN  Z0  OUT  B5_P13;
      PIN  A2  IN  B5_IN2;
      PIN  A1  IN  B5_IN6B;
      PIN  A0  IN  B5_IN11B;
   END;  // SYM PGANDD3

   SYM PGAND5 GLB_B5_P12 GLB glb04_part2;
      PIN  Z0  OUT  B5_P12;
      PIN  A4  IN  B5_IN0;
      PIN  A3  IN  B5_IN2;
      PIN  A2  IN  B5_IN6B;
      PIN  A1  IN  B5_IN11B;
      PIN  A0  IN  B5_IN13B;
   END;  // SYM PGANDD5

   SYM PGAND6 GLB_B5_P11 GLB glb04_part2;
      PIN  Z0  OUT  B5_P11;
      PIN  A5  IN  B5_IN2;
      PIN  A4  IN  B5_IN6B;
      PIN  A3  IN  B5_IN11B;
      PIN  A2  IN  B5_IN12B;
      PIN  A1  IN  B5_IN13B;
      PIN  A0  IN  B5_IN16;
   END;  // SYM PGAND6

   SYM PGAND8 GLB_B5_P10 GLB glb04_part2;
      PIN  Z0  OUT  B5_P10;
      PIN  A7  IN  B5_IN0;
      PIN  A6  IN  B5_IN2;
      PIN  A5  IN  B5_IN3B;
      PIN  A4  IN  B5_IN4B;
      PIN  A3  IN  B5_IN11B;
      PIN  A2  IN  B5_IN12;
      PIN  A1  IN  B5_IN13B;
      PIN  A0  IN  B5_IN16;
   END;  // SYM PGAND8

   SYM PGAND8 GLB_B5_P9 GLB glb04_part2;
      PIN  Z0  OUT  B5_P9;
      PIN  A7  IN  B5_IN0;
      PIN  A6  IN  B5_IN2;
      PIN  A5  IN  B5_IN3B;
      PIN  A4  IN  B5_IN5B;
      PIN  A3  IN  B5_IN11B;
      PIN  A2  IN  B5_IN12;
      PIN  A1  IN  B5_IN13B;
      PIN  A0  IN  B5_IN16;
   END;  // SYM PGAND8

   SYM PGAND9 GLB_B5_P8 GLB glb04_part2;
      PIN  Z0  OUT  B5_P8;
      PIN  A8  IN  B5_IN0B;
      PIN  A7  IN  B5_IN2B;
      PIN  A6  IN  B5_IN6;
      PIN  A5  IN  B5_IN11B;
      PIN  A4  IN  B5_IN12;
      PIN  A3  IN  B5_IN13B;
      PIN  A2  IN  B5_IN14;
      PIN  A1  IN  B5_IN15B;
      PIN  A0  IN  B5_IN16B;
   END;  // SYM PGANDD9

   SYM PGAND6 GLB_B5_P3 GLB glb04_part2;
      PIN  Z0  OUT  B5_P3;
      PIN  A5  IN  B5_IN0;
      PIN  A4  IN  B5_IN2;
      PIN  A3  IN  B5_IN6B;
      PIN  A2  IN  B5_IN11B;
      PIN  A1  IN  B5_IN12;
      PIN  A0  IN  B5_IN16;
   END;  // SYM PGAND6

   SYM PGAND6 GLB_B5_P2 GLB glb04_part2;
      PIN  Z0  OUT  B5_P2;
      PIN  A5  IN  B5_IN0B;
      PIN  A4  IN  B5_IN2B;
      PIN  A3  IN  B5_IN6;
      PIN  A2  IN  B5_IN11B;
      PIN  A1  IN  B5_IN12;
      PIN  A0  IN  B5_IN16;
   END;  // SYM PGAND6

   SYM PGAND8 GLB_B5_P1 GLB glb04_part2;
      PIN  Z0  OUT  B5_P1;
      PIN  A7  IN  B5_IN0B;
      PIN  A6  IN  B5_IN2B;
      PIN  A5  IN  B5_IN11B;
      PIN  A4  IN  B5_IN12;
      PIN  A3  IN  B5_IN13B;
      PIN  A2  IN  B5_IN14B;
      PIN  A1  IN  B5_IN15B;
      PIN  A0  IN  B5_IN16B;
   END;  // SYM PGAND8

   SYM PGBUFI GLB_B5_G3 GLB glb04_part2;
      PIN  Z0  OUT  B5_G3;
      PIN  A0  IN  B5_F0;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B5_G1 GLB glb04_part2;
      PIN  Z0  OUT  B5_G1;
      PIN  A0  IN  B5_F4;
   END;  // SYM PGORG1

   SYM PGORF75 GLB_B5_F4 GLB glb04_part2;
      PIN  Z0  OUT  B5_F4;
      PIN  A4  IN  B5_P8;
      PIN  A3  IN  B5_P9;
      PIN  A2  IN  B5_P10;
      PIN  A1  IN  B5_P11;
      PIN  A0  IN  B5_P12;
   END;  // SYM PGORF55

   SYM PGORF73 GLB_B5_F0 GLB glb04_part2;
      PIN  Z0  OUT  B5_F0;
      PIN  A2  IN  B5_P1;
      PIN  A1  IN  B5_P2;
      PIN  A0  IN  B5_P3;
   END;  // SYM PGORF43

   SYM PGBUFI GLB_B5_CLK GLB glb04_part2;
      PIN  Z0  OUT  B5_CLK;
      PIN  A0  IN  CLOCKX_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B5_P13_xa GLB glb04_part2;
      PIN  Z0  OUT  B5_P13_xa;
      PIN  A0  IN  B5_P13;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_DA2_D GLB glb04_part2;
      PIN  Z0  OUT  DA2_D;
      PIN  A0  IN  B5_X0O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B5_IN14 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN14;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN2 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN2;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN0 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN16 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN16;
      PIN  A0  IN  ST1_PIN_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN6 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN12 GLB glb04_part2;
      PIN  Z0  OUT  B5_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_ST1_PIN_D0 GLB glb04_part2;
      PIN  Z0  OUT  ST1_PIN_D0;
      PIN  A1  IN  GND;
      PIN  A0  IN  B5_G1;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B5_X0O GLB glb04_part2;
      PIN  Z0  OUT  B5_X0O;
      PIN  A1  IN  B5_P13_xa;
      PIN  A0  IN  B5_G3;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_ST1_PIN GLB glb04_part2;
      PIN  Q0  OUT  ST1_PIN;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  B5_CLK;
      PIN  D0  IN  ST1_PIN_D0;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B5_IN12B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN4B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN4B;
      PIN  A0  IN  RDX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN5B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN5B;
      PIN  A0  IN  WRX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN3B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN3B;
      PIN  A0  IN  PCS5X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN6B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN16B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN16B;
      PIN  A0  IN  ST1_PIN_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN15B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN15B;
      PIN  A0  IN  PCS1X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN14B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN14B;
      PIN  A0  IN  AD0X_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN13B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN13B;
      PIN  A0  IN  RESETX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN11B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN2B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN2B;
      PIN  A0  IN  ST5_PIN_part1_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN0B GLB glb04_part2;
      PIN  ZN0  OUT  B5_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND4 GLB_B6_P12 GLB glb04_part1;
      PIN  Z0  OUT  B6_P12;
      PIN  A3  IN  B6_IN3B;
      PIN  A2  IN  B6_IN9B;
      PIN  A1  IN  B6_IN11;
      PIN  A0  IN  B6_IN12B;
   END;  // SYM PGANDD4

   SYM PGAND5 GLB_B6_P11 GLB glb04_part1;
      PIN  Z0  OUT  B6_P11;
      PIN  A4  IN  B6_IN0B;
      PIN  A3  IN  B6_IN6B;
      PIN  A2  IN  B6_IN9B;
      PIN  A1  IN  B6_IN11B;
      PIN  A0  IN  B6_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B6_P10 GLB glb04_part1;
      PIN  Z0  OUT  B6_P10;
      PIN  A4  IN  B6_IN0;
      PIN  A3  IN  B6_IN3;
      PIN  A2  IN  B6_IN9;
      PIN  A1  IN  B6_IN11B;
      PIN  A0  IN  B6_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B6_P9 GLB glb04_part1;
      PIN  Z0  OUT  B6_P9;
      PIN  A4  IN  B6_IN0B;
      PIN  A3  IN  B6_IN3B;
      PIN  A2  IN  B6_IN6;
      PIN  A1  IN  B6_IN11B;
      PIN  A0  IN  B6_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B6_P8 GLB glb04_part1;
      PIN  Z0  OUT  B6_P8;
      PIN  A4  IN  B6_IN3B;
      PIN  A3  IN  B6_IN6;
      PIN  A2  IN  B6_IN9B;
      PIN  A1  IN  B6_IN11B;
      PIN  A0  IN  B6_IN12;
   END;  // SYM PGANDD5

   SYM PGAND4 GLB_B6_P3 GLB glb04_part1;
      PIN  Z0  OUT  B6_P3;
      PIN  A3  IN  B6_IN0;
      PIN  A2  IN  B6_IN3;
      PIN  A1  IN  B6_IN6B;
      PIN  A0  IN  B6_IN11B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_B6_P2 GLB glb04_part1;
      PIN  Z0  OUT  B6_P2;
      PIN  A3  IN  B6_IN3;
      PIN  A2  IN  B6_IN6B;
      PIN  A1  IN  B6_IN9;
      PIN  A0  IN  B6_IN11B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_B6_P1 GLB glb04_part1;
      PIN  Z0  OUT  B6_P1;
      PIN  A3  IN  B6_IN0B;
      PIN  A2  IN  B6_IN3B;
      PIN  A1  IN  B6_IN9B;
      PIN  A0  IN  B6_IN12B;
   END;  // SYM PGAND4

   SYM PGAND4 GLB_B6_P0 GLB glb04_part1;
      PIN  Z0  OUT  B6_P0;
      PIN  A3  IN  B6_IN0B;
      PIN  A2  IN  B6_IN3B;
      PIN  A1  IN  B6_IN6;
      PIN  A0  IN  B6_IN9B;
   END;  // SYM PGANDD4

   SYM PGORF72 GLB_B6_G2 GLB glb04_part1;
      PIN  Z0  OUT  B6_G2;
      PIN  A1  IN  B6_F0;
      PIN  A0  IN  B6_F4;
   END;  // SYM PGORG2

   SYM PGORF75 GLB_B6_F4 GLB glb04_part1;
      PIN  Z0  OUT  B6_F4;
      PIN  A4  IN  B6_P8;
      PIN  A3  IN  B6_P9;
      PIN  A2  IN  B6_P10;
      PIN  A1  IN  B6_P11;
      PIN  A0  IN  B6_P12;
   END;  // SYM PGORF55

   SYM PGORF74 GLB_B6_F0 GLB glb04_part1;
      PIN  Z0  OUT  B6_F0;
      PIN  A3  IN  B6_P0;
      PIN  A2  IN  B6_P1;
      PIN  A1  IN  B6_P2;
      PIN  A0  IN  B6_P3;
   END;  // SYM PGORF44

   SYM PGBUFI GLB_DATAE_D GLB glb04_part1;
      PIN  Z0  OUT  DATAE_D;
      PIN  A0  IN  B6_X1O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B6_IN11 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B6_IN12 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B6_IN0 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B6_IN9 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B6_IN3 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN3;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B6_IN6 GLB glb04_part1;
      PIN  Z0  OUT  B6_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_B6_X1O GLB glb04_part1;
      PIN  Z0  OUT  B6_X1O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B6_G2;
   END;  // SYM PGXOR2

   SYM PGINVI GLB_B6_IN11B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN6B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN12B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN9B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN3B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN3B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN0B GLB glb04_part1;
      PIN  ZN0  OUT  B6_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PGAND6 GLB_B7_P8 GLB glb03_part1;
      PIN  Z0  OUT  B7_P8;
      PIN  A5  IN  B7_IN0B;
      PIN  A4  IN  B7_IN3B;
      PIN  A3  IN  B7_IN6;
      PIN  A2  IN  B7_IN9B;
      PIN  A1  IN  B7_IN11B;
      PIN  A0  IN  B7_IN12B;
   END;  // SYM PGANDD6

   SYM PGAND5 GLB_B7_P7 GLB glb03_part1;
      PIN  Z0  OUT  B7_P7;
      PIN  A4  IN  B7_IN0;
      PIN  A3  IN  B7_IN3;
      PIN  A2  IN  B7_IN9;
      PIN  A1  IN  B7_IN11B;
      PIN  A0  IN  B7_IN12;
   END;  // SYM PGAND5

   SYM PGAND5 GLB_B7_P6 GLB glb03_part1;
      PIN  Z0  OUT  B7_P6;
      PIN  A4  IN  B7_IN0B;
      PIN  A3  IN  B7_IN3B;
      PIN  A2  IN  B7_IN6;
      PIN  A1  IN  B7_IN9B;
      PIN  A0  IN  B7_IN12;
   END;  // SYM PGAND5

   SYM PGAND4 GLB_B7_P5 GLB glb03_part1;
      PIN  Z0  OUT  B7_P5;
      PIN  A3  IN  B7_IN3B;
      PIN  A2  IN  B7_IN9B;
      PIN  A1  IN  B7_IN11;
      PIN  A0  IN  B7_IN12B;
   END;  // SYM PGAND4

   SYM PGAND3 GLB_B7_P4 GLB glb03_part1;
      PIN  Z0  OUT  B7_P4;
      PIN  A2  IN  B7_IN3;
      PIN  A1  IN  B7_IN6B;
      PIN  A0  IN  B7_IN11B;
   END;  // SYM PGANDD3

   SYM PGAND4 GLB_B7_P0 GLB glb03_part1;
      PIN  Z0  OUT  B7_P0;
      PIN  A3  IN  B7_IN0B;
      PIN  A2  IN  B7_IN3B;
      PIN  A1  IN  B7_IN9B;
      PIN  A0  IN  B7_IN11B;
   END;  // SYM PGANDD4

   SYM PGBUFI GLB_B7_G2 GLB glb03_part1;
      PIN  Z0  OUT  B7_G2;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B7_G0 GLB glb03_part1;
      PIN  Z0  OUT  B7_G0;
      PIN  A0  IN  B7_F1;
   END;  // SYM PGORG1

   SYM PGORF74 GLB_B7_F1 GLB glb03_part1;
      PIN  Z0  OUT  B7_F1;
      PIN  A3  IN  B7_P4;
      PIN  A2  IN  B7_P5;
      PIN  A1  IN  B7_P6;
      PIN  A0  IN  B7_P7;
   END;  // SYM PGORF44

   SYM PGBUFI GLB_B7_P0_xa GLB glb03_part1;
      PIN  Z0  OUT  B7_P0_xa;
      PIN  A0  IN  B7_P0;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_POTCS_D GLB glb03_part1;
      PIN  Z0  OUT  POTCS_D;
      PIN  A0  IN  B7_X3O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B7_P8_xa GLB glb03_part1;
      PIN  Z0  OUT  B7_P8_xa;
      PIN  A0  IN  B7_P8;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_DA1_D GLB glb03_part1;
      PIN  Z0  OUT  DA1_D;
      PIN  A0  IN  B7_X1O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B7_IN9 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN9;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN0 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN0;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN12 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN12;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN6 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN6;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN11 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN11;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN3 GLB glb03_part1;
      PIN  Z0  OUT  B7_IN3;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_B7_X3O GLB glb03_part1;
      PIN  Z0  OUT  B7_X3O;
      PIN  A1  IN  B7_P0_xa;
      PIN  A0  IN  B7_G0;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B7_X1O GLB glb03_part1;
      PIN  Z0  OUT  B7_X1O;
      PIN  A1  IN  B7_P8_xa;
      PIN  A0  IN  B7_G2;
   END;  // SYM PGXOR2

   SYM PGINVI GLB_B7_IN12B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN12B;
      PIN  A0  IN  ST2_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B7_IN6B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN6B;
      PIN  A0  IN  ST3_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B7_IN11B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN11B;
      PIN  A0  IN  ST4_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B7_IN9B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN9B;
      PIN  A0  IN  ST1_PIN_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B7_IN3B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN3B;
      PIN  A0  IN  ST5_PIN_part2_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B7_IN0B GLB glb03_part1;
      PIN  ZN0  OUT  B7_IN0B;
      PIN  A0  IN  ST0_PIN_grp;
   END;  // SYM PGINVI

   SYM PXIN IOC_L2L_KEYWD_RESET IOC XRESET;
      PIN  Z0  OUT  L2L_KEYWD_RESETb;
      PIN  XI0  IN  XRESET;
   END;  // SYM PXINR

   SYM PXIN IOC_IO10_IBUFO IOC WR;
      PIN  Z0  OUT  IO10_IBUFO;
      PIN  XI0  IN  WR;
   END;  // SYM PXIN

   SYM PXIN IOC_IO18_IBUFO IOC RESET;
      PIN  Z0  OUT  IO18_IBUFO;
      PIN  XI0  IN  RESET;
   END;  // SYM PXIN

   SYM PXIN IOC_IO11_IBUFO IOC RD;
      PIN  Z0  OUT  IO11_IBUFO;
      PIN  XI0  IN  RD;
   END;  // SYM PXIN

   SYM PXIN IOC_IO12_IBUFO IOC PCS5;
      PIN  Z0  OUT  IO12_IBUFO;
      PIN  XI0  IN  PCS5;
   END;  // SYM PXIN

   SYM PXIN IOC_IO0_IBUFO IOC PCS1;
      PIN  Z0  OUT  IO0_IBUFO;
      PIN  XI0  IN  PCS1;
   END;  // SYM PXIN

   SYM PXIN IOC_IO30_IBUFO IOC MCS0;
      PIN  Z0  OUT  IO30_IBUFO;
      PIN  XI0  IN  MCS0;
   END;  // SYM PXIN

   SYM PXIN IOC_CLOCKX IOC CLOCK;
      PIN  Z0  OUT  CLOCKX;
      PIN  XI0  IN  CLOCK;
   END;  // SYM PXINK

   SYM PXIN IOC_IO1_IBUFO IOC AD0;
      PIN  Z0  OUT  IO1_IBUFO;
      PIN  XI0  IN  AD0;
   END;  // SYM PXIN

   SYM PXOUT IOC_ST5 IOC ST5;
      PIN  XO0  OUT  ST5;
      PIN  A0  IN  IO13_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO13_OBUFI IOC ST5;
      PIN  Z0  OUT  IO13_OBUFI;
      PIN  A0  IN  ST5_PIN_part1_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ST4 IOC ST4;
      PIN  XO0  OUT  ST4;
      PIN  A0  IN  IO4_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO4_OBUFI IOC ST4;
      PIN  Z0  OUT  IO4_OBUFI;
      PIN  A0  IN  ST4_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ST3 IOC ST3;
      PIN  XO0  OUT  ST3;
      PIN  A0  IN  IO5_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO5_OBUFI IOC ST3;
      PIN  Z0  OUT  IO5_OBUFI;
      PIN  A0  IN  ST3_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ST2 IOC ST2;
      PIN  XO0  OUT  ST2;
      PIN  A0  IN  IO27_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO27_OBUFI IOC ST2;
      PIN  Z0  OUT  IO27_OBUFI;
      PIN  A0  IN  ST2_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ST1 IOC ST1;
      PIN  XO0  OUT  ST1;
      PIN  A0  IN  IO26_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO26_OBUFI IOC ST1;
      PIN  Z0  OUT  IO26_OBUFI;
      PIN  A0  IN  ST1_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ST0 IOC ST0;
      PIN  XO0  OUT  ST0;
      PIN  A0  IN  IO31_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO31_OBUFI IOC ST0;
      PIN  Z0  OUT  IO31_OBUFI;
      PIN  A0  IN  ST0_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_SRDY IOC SRDY;
      PIN  XO0  OUT  SRDY;
      PIN  A0  IN  IO16_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO16_OBUFI IOC SRDY;
      PIN  Z0  OUT  IO16_OBUFI;
      PIN  A0  IN  SRDY_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_SCLK IOC SCLK;
      PIN  XO0  OUT  SCLK;
      PIN  A0  IN  IO9_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO9_OBUFI IOC SCLK;
      PIN  Z0  OUT  IO9_OBUFI;
      PIN  A0  IN  SCLK_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_SAB IOC SAB;
      PIN  XO0  OUT  SAB;
      PIN  A0  IN  IO6_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO6_OBUFI IOC SAB;
      PIN  Z0  OUT  IO6_OBUFI;
      PIN  A0  IN  AND_1300_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_RDWR IOC RDWR;
      PIN  XO0  OUT  RDWR;
      PIN  A0  IN  IO3_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO3_OBUFI IOC RDWR;
      PIN  Z0  OUT  IO3_OBUFI;
      PIN  A0  IN  RDWR_PIN_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_POTCS IOC POTCS;
      PIN  XO0  OUT  POTCS;
      PIN  A0  IN  IO23_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO23_OBUFI IOC POTCS;
      PIN  Z0  OUT  IO23_OBUFI;
      PIN  A0  IN  POTCS_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_ORD IOC ORD;
      PIN  XO0  OUT  ORD;
      PIN  A0  IN  IO17_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO17_OBUFI IOC ORD;
      PIN  Z0  OUT  IO17_OBUFI;
      PIN  A0  IN  ORD_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_IDEE2 IOC IDEE2;
      PIN  XO0  OUT  IDEE2;
      PIN  A0  IN  IO15_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO15_OBUFI IOC IDEE2;
      PIN  Z0  OUT  IO15_OBUFI;
      PIN  A0  IN  IDEE2_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_IDEE IOC IDEE;
      PIN  XO0  OUT  IDEE;
      PIN  A0  IN  IO14_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO14_OBUFI IOC IDEE;
      PIN  Z0  OUT  IO14_OBUFI;
      PIN  A0  IN  OR_1321_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_IDECS1 IOC IDECS1;
      PIN  XO0  OUT  IDECS1;
      PIN  A0  IN  IO7_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO7_OBUFI IOC IDECS1;
      PIN  Z0  OUT  IO7_OBUFI;
      PIN  A0  IN  IDECS1_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_IDECS IOC IDECS;
      PIN  XO0  OUT  IDECS;
      PIN  A0  IN  IO19_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO19_OBUFI IOC IDECS;
      PIN  Z0  OUT  IO19_OBUFI;
      PIN  A0  IN  IDECS_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DSPCS IOC DSPCS;
      PIN  XO0  OUT  DSPCS;
      PIN  A0  IN  IO24_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO24_OBUFI IOC DSPCS;
      PIN  Z0  OUT  IO24_OBUFI;
      PIN  A0  IN  DSPCS_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DIR IOC DIR;
      PIN  XO0  OUT  DIR;
      PIN  A0  IN  IO8_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO8_OBUFI IOC DIR;
      PIN  Z0  OUT  IO8_OBUFI;
      PIN  A0  IN  GND_1342_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DATAE IOC DATAE;
      PIN  XO0  OUT  DATAE;
      PIN  A0  IN  IO25_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO25_OBUFI IOC DATAE;
      PIN  Z0  OUT  IO25_OBUFI;
      PIN  A0  IN  DATAE_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DA2 IOC DA2;
      PIN  XO0  OUT  DA2;
      PIN  A0  IN  IO20_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO20_OBUFI IOC DA2;
      PIN  Z0  OUT  IO20_OBUFI;
      PIN  A0  IN  DA2_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DA1 IOC DA1;
      PIN  XO0  OUT  DA1;
      PIN  A0  IN  IO21_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO21_OBUFI IOC DA1;
      PIN  Z0  OUT  IO21_OBUFI;
      PIN  A0  IN  DA1_D_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_DA0 IOC DA0;
      PIN  XO0  OUT  DA0;
      PIN  A0  IN  IO22_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO22_OBUFI IOC DA0;
      PIN  Z0  OUT  IO22_OBUFI;
      PIN  A0  IN  DA0_D_iomux;
   END;  // SYM PXBUFO

   SYM PGBUFI GRP_ST4_PIN_ffb  GRP;
      PIN  Z0  OUT  ST4_PIN_ffb;
      PIN  A0  IN  ST4_PIN;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST4_PIN_grp  GRP;
      PIN  Z0  OUT  ST4_PIN_grp;
      PIN  A0  IN  ST4_PIN;
   END;  // SYM PRBUFO11

   SYM PGBUFI GRP_ST4_PIN_iomux  GRP;
      PIN  Z0  OUT  ST4_PIN_iomux;
      PIN  A0  IN  ST4_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_AD0X_grp  GRP;
      PIN  Z0  OUT  AD0X_grp;
      PIN  A0  IN  IO1_IBUFO;
   END;  // SYM PRBUFO5

   SYM PGBUFI GRP_MCS0X_grp  GRP;
      PIN  Z0  OUT  MCS0X_grp;
      PIN  A0  IN  IO30_IBUFO;
   END;  // SYM PRBUFO3

   SYM PGBUFI GRP_PCS5X_grp  GRP;
      PIN  Z0  OUT  PCS5X_grp;
      PIN  A0  IN  IO12_IBUFO;
   END;  // SYM PRBUFO6

   SYM PGBUFI GRP_RDX_grp  GRP;
      PIN  Z0  OUT  RDX_grp;
      PIN  A0  IN  IO11_IBUFO;
   END;  // SYM PRBUFO6

   SYM PGBUFI GRP_RESETX_grp  GRP;
      PIN  Z0  OUT  RESETX_grp;
      PIN  A0  IN  IO18_IBUFO;
   END;  // SYM PRBUFO6

   SYM PGBUFI GRP_ST0_PIN_ffb  GRP;
      PIN  Z0  OUT  ST0_PIN_ffb;
      PIN  A0  IN  ST0_PIN;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST0_PIN_grp  GRP;
      PIN  Z0  OUT  ST0_PIN_grp;
      PIN  A0  IN  ST0_PIN;
   END;  // SYM PRBUFO11

   SYM PGBUFI GRP_ST0_PIN_iomux  GRP;
      PIN  Z0  OUT  ST0_PIN_iomux;
      PIN  A0  IN  ST0_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_ST1_PIN_ffb  GRP;
      PIN  Z0  OUT  ST1_PIN_ffb;
      PIN  A0  IN  ST1_PIN;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST1_PIN_grp  GRP;
      PIN  Z0  OUT  ST1_PIN_grp;
      PIN  A0  IN  ST1_PIN;
   END;  // SYM PRBUFO11

   SYM PGBUFI GRP_ST1_PIN_iomux  GRP;
      PIN  Z0  OUT  ST1_PIN_iomux;
      PIN  A0  IN  ST1_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_ST2_PIN_ffb  GRP;
      PIN  Z0  OUT  ST2_PIN_ffb;
      PIN  A0  IN  ST2_PIN;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST2_PIN_grp  GRP;
      PIN  Z0  OUT  ST2_PIN_grp;
      PIN  A0  IN  ST2_PIN;
   END;  // SYM PRBUFO11

   SYM PGBUFI GRP_ST2_PIN_iomux  GRP;
      PIN  Z0  OUT  ST2_PIN_iomux;
      PIN  A0  IN  ST2_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_ST3_PIN_ffb  GRP;
      PIN  Z0  OUT  ST3_PIN_ffb;
      PIN  A0  IN  ST3_PIN;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST3_PIN_grp  GRP;
      PIN  Z0  OUT  ST3_PIN_grp;
      PIN  A0  IN  ST3_PIN;
   END;  // SYM PRBUFO11

   SYM PGBUFI GRP_ST3_PIN_iomux  GRP;
      PIN  Z0  OUT  ST3_PIN_iomux;
      PIN  A0  IN  ST3_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_ST5_PIN_part1_grp  GRP;
      PIN  Z0  OUT  ST5_PIN_part1_grp;
      PIN  A0  IN  ST5_PIN_part1;
   END;  // SYM PRBUFO5

   SYM PGBUFI GRP_ST5_PIN_part1_iomux  GRP;
      PIN  Z0  OUT  ST5_PIN_part1_iomux;
      PIN  A0  IN  ST5_PIN_part1;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_WRX_grp  GRP;
      PIN  Z0  OUT  WRX_grp;
      PIN  A0  IN  IO10_IBUFO;
   END;  // SYM PRBUFO6

   SYM PXIN GRP_CLOCKX_clk0  GRP;
      PIN  Z0  OUT  CLOCKX_clk0;
      PIN  XI0  IN  CLOCKX;
   END;  // SYM PKIN0

   SYM PGBUFI GRP_SCLK_D_iomux  GRP;
      PIN  Z0  OUT  SCLK_D_iomux;
      PIN  A0  IN  SCLK_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_IDECS1_D_iomux  GRP;
      PIN  Z0  OUT  IDECS1_D_iomux;
      PIN  A0  IN  IDECS1_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_GND_1342_iomux  GRP;
      PIN  Z0  OUT  GND_1342_iomux;
      PIN  A0  IN  GND_1342;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_AND_1300_iomux  GRP;
      PIN  Z0  OUT  AND_1300_iomux;
      PIN  A0  IN  AND_1300;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_ST5_PIN_part2_ffb  GRP;
      PIN  Z0  OUT  ST5_PIN_part2_ffb;
      PIN  A0  IN  ST5_PIN_part2;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_ST5_PIN_part2_grp  GRP;
      PIN  Z0  OUT  ST5_PIN_part2_grp;
      PIN  A0  IN  ST5_PIN_part2;
   END;  // SYM PRBUFO6

   SYM PGBUFI GRP_OR_1321_iomux  GRP;
      PIN  Z0  OUT  OR_1321_iomux;
      PIN  A0  IN  OR_1321;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_IDEE2_D_iomux  GRP;
      PIN  Z0  OUT  IDEE2_D_iomux;
      PIN  A0  IN  IDEE2_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_RDWR_PIN_grp  GRP;
      PIN  Z0  OUT  RDWR_PIN_grp;
      PIN  A0  IN  RDWR_PIN;
   END;  // SYM PRBUFO1

   SYM PGBUFI GRP_RDWR_PIN_iomux  GRP;
      PIN  Z0  OUT  RDWR_PIN_iomux;
      PIN  A0  IN  RDWR_PIN;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_PCS1X_grp  GRP;
      PIN  Z0  OUT  PCS1X_grp;
      PIN  A0  IN  IO0_IBUFO;
   END;  // SYM PRBUFO4

   SYM PGBUFI GRP_ORD_D_iomux  GRP;
      PIN  Z0  OUT  ORD_D_iomux;
      PIN  A0  IN  ORD_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_IDECS_D_iomux  GRP;
      PIN  Z0  OUT  IDECS_D_iomux;
      PIN  A0  IN  IDECS_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_DSPCS_D_iomux  GRP;
      PIN  Z0  OUT  DSPCS_D_iomux;
      PIN  A0  IN  DSPCS_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_DA0_D_iomux  GRP;
      PIN  Z0  OUT  DA0_D_iomux;
      PIN  A0  IN  DA0_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_SRDY_D_iomux  GRP;
      PIN  Z0  OUT  SRDY_D_iomux;
      PIN  A0  IN  SRDY_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_DA2_D_iomux  GRP;
      PIN  Z0  OUT  DA2_D_iomux;
      PIN  A0  IN  DA2_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_DATAE_D_iomux  GRP;
      PIN  Z0  OUT  DATAE_D_iomux;
      PIN  A0  IN  DATAE_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_POTCS_D_iomux  GRP;
      PIN  Z0  OUT  POTCS_D_iomux;
      PIN  A0  IN  POTCS_D;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_DA1_D_iomux  GRP;
      PIN  Z0  OUT  DA1_D_iomux;
      PIN  A0  IN  DA1_D;
   END;  // SYM PRBUFX1

   SYM PXIN GRP_L2L_KEYWD_RESET_glb  GRP;
      PIN  Z0  OUT  L2L_KEYWD_RESET_glbb;
      PIN  XI0  IN  L2L_KEYWD_RESETb;
   END;  // SYM PXINRG
END;  // PHYSSIM SECTION

SECTION INSTANCE_TIMING_DATA;

// File created on Wed Feb 17 14:04:11 2016


// Copyright (c) Lattice Semiconductor Corp. 1992. All rights reserved.

// Part used: ispLSI1016-110LJ44

// Device speed in units of hundredpsec
GLB_A1_P16 HL 13:0:13
GLB_A1_P16 LH 13:0:13
GLB_A1_P15 HL 13:0:13
GLB_A1_P15 LH 13:0:13
GLB_A1_P14 HL 13:0:13
GLB_A1_P14 LH 13:0:13
GLB_A1_P13 HL 17:0:17
GLB_A1_P13 LH 17:0:17
GLB_ST4_PIN_D0 HL 19:0:19
GLB_ST4_PIN_D0 LH 19:0:19
GLB_A1_CLK HL 7:0:7
GLB_A1_CLK LH 7:0:7
GLB_A1_IN16 HL 7:0:7
GLB_A1_IN16 LH 7:0:7
GLB_A1_IN9 HL 7:0:7
GLB_A1_IN9 LH 7:0:7
GLB_A1_IN12 HL 7:0:7
GLB_A1_IN12 LH 7:0:7
GLB_A1_IN11 HL 7:0:7
GLB_A1_IN11 LH 7:0:7
GLB_A1_IN10 HL 7:0:7
GLB_A1_IN10 LH 7:0:7
GLB_ST4_PIN SUD1 13:0:13
GLB_ST4_PIN SUD0 13:0:13
GLB_ST4_PIN HOLDD1 23:0:23
GLB_ST4_PIN HOLDD0 23:0:23
GLB_ST4_PIN HLCQ 9:0:9
GLB_ST4_PIN LHCQ 9:0:9
GLB_ST4_PIN POSC1 40:0:40
GLB_ST4_PIN POSC0 40:0:40
GLB_ST4_PIN NEGC1 40:0:40
GLB_ST4_PIN NEGC0 40:0:40
GLB_ST4_PIN RECRC 0:0:0
GLB_ST4_PIN HOLDRC 0:0:0
GLB_ST4_PIN HLRQ 17:0:17
GLB_ST4_PIN OR_HL 0:0:0
GLB_ST4_PIN OR_LH 0:0:0
GLB_A1_IN15B HL 7:0:7
GLB_A1_IN15B LH 7:0:7
GLB_A1_IN14B HL 7:0:7
GLB_A1_IN14B LH 7:0:7
GLB_A1_IN13B HL 7:0:7
GLB_A1_IN13B LH 7:0:7
GLB_A1_IN9B HL 7:0:7
GLB_A1_IN9B LH 7:0:7
GLB_A1_IN6B HL 7:0:7
GLB_A1_IN6B LH 7:0:7
GLB_A1_IN3B HL 7:0:7
GLB_A1_IN3B LH 7:0:7
GLB_A1_IN2B HL 7:0:7
GLB_A1_IN2B LH 7:0:7
GLB_A1_IN1B HL 7:0:7
GLB_A1_IN1B LH 7:0:7
GLB_A2_P19 HL 17:0:17
GLB_A2_P19 LH 17:0:17
GLB_A2_P18 HL 13:0:13
GLB_A2_P18 LH 13:0:13
GLB_A2_P17 HL 13:0:13
GLB_A2_P17 LH 13:0:13
GLB_A2_P16 HL 13:0:13
GLB_A2_P16 LH 13:0:13
GLB_A2_P15 HL 13:0:13
GLB_A2_P15 LH 13:0:13
GLB_A2_P14 HL 13:0:13
GLB_A2_P14 LH 13:0:13
GLB_A2_P13 HL 17:0:17
GLB_A2_P13 LH 17:0:17
GLB_A2_P8 HL 17:0:17
GLB_A2_P8 LH 17:0:17
GLB_A2_P4 HL 17:0:17
GLB_A2_P4 LH 17:0:17
GLB_A2_G3 HL 7:0:7
GLB_A2_G3 LH 7:0:7
GLB_A2_G2 HL 7:0:7
GLB_A2_G2 LH 7:0:7
GLB_A2_G1 HL 7:0:7
GLB_A2_G1 LH 7:0:7
GLB_A2_G0 HL 7:0:7
GLB_A2_G0 LH 7:0:7
GLB_A2_F5 HL 30:0:30
GLB_A2_F5 LH 30:0:30
GLB_IDECS1_D HL 7:0:7
GLB_IDECS1_D LH 7:0:7
GLB_A2_P4_xa HL 28:0:28
GLB_A2_P4_xa LH 28:0:28
GLB_AND_1300 HL 7:0:7
GLB_AND_1300 LH 7:0:7
GLB_A2_P8_xa HL 28:0:28
GLB_A2_P8_xa LH 28:0:28
GLB_SCLK_D HL 7:0:7
GLB_SCLK_D LH 7:0:7
GLB_GND_1342 HL 7:0:7
GLB_GND_1342 LH 7:0:7
GLB_A2_IN6 HL 7:0:7
GLB_A2_IN6 LH 7:0:7
GLB_A2_IN3 HL 7:0:7
GLB_A2_IN3 LH 7:0:7
GLB_A2_IN12 HL 7:0:7
GLB_A2_IN12 LH 7:0:7
GLB_A2_IN15 HL 7:0:7
GLB_A2_IN15 LH 7:0:7
GLB_A2_IN4 HL 7:0:7
GLB_A2_IN4 LH 7:0:7
GLB_A2_IN9 HL 7:0:7
GLB_A2_IN9 LH 7:0:7
GLB_A2_X3O HL 3:0:3
GLB_A2_X3O LH 3:0:3
GLB_A2_X2O HL 3:0:3
GLB_A2_X2O LH 3:0:3
GLB_A2_X1O HL 3:0:3
GLB_A2_X1O LH 3:0:3
GLB_A2_X0O HL 3:0:3
GLB_A2_X0O LH 3:0:3
GLB_A2_IN9B HL 7:0:7
GLB_A2_IN9B LH 7:0:7
GLB_A2_IN15B HL 7:0:7
GLB_A2_IN15B LH 7:0:7
GLB_A2_IN12B HL 7:0:7
GLB_A2_IN12B LH 7:0:7
GLB_A2_IN6B HL 7:0:7
GLB_A2_IN6B LH 7:0:7
GLB_A2_IN4B HL 7:0:7
GLB_A2_IN4B LH 7:0:7
GLB_A2_IN3B HL 7:0:7
GLB_A2_IN3B LH 7:0:7
GLB_A3_P17 HL 13:0:13
GLB_A3_P17 LH 13:0:13
GLB_A3_P16 HL 13:0:13
GLB_A3_P16 LH 13:0:13
GLB_A3_P15 HL 13:0:13
GLB_A3_P15 LH 13:0:13
GLB_A3_P14 HL 13:0:13
GLB_A3_P14 LH 13:0:13
GLB_A3_P13 HL 17:0:17
GLB_A3_P13 LH 17:0:17
GLB_A3_P12 HL 17:0:17
GLB_A3_P12 LH 17:0:17
GLB_A3_P11 HL 13:0:13
GLB_A3_P11 LH 13:0:13
GLB_A3_P10 HL 13:0:13
GLB_A3_P10 LH 13:0:13
GLB_A3_P9 HL 13:0:13
GLB_A3_P9 LH 13:0:13
GLB_A3_P8 HL 17:0:17
GLB_A3_P8 LH 17:0:17
GLB_A3_G3 HL 7:0:7
GLB_A3_G3 LH 7:0:7
GLB_A3_G2 HL 7:0:7
GLB_A3_G2 LH 7:0:7
GLB_A3_G1 HL 7:0:7
GLB_A3_G1 LH 7:0:7
GLB_A3_F5 HL 30:0:30
GLB_A3_F5 LH 30:0:30
GLB_A3_F4 HL 30:0:30
GLB_A3_F4 LH 30:0:30
GLB_A3_CLK HL 7:0:7
GLB_A3_CLK LH 7:0:7
GLB_OR_1321 HL 7:0:7
GLB_OR_1321 LH 7:0:7
GLB_A3_IN9 HL 7:0:7
GLB_A3_IN9 LH 7:0:7
GLB_A3_IN16 HL 7:0:7
GLB_A3_IN16 LH 7:0:7
GLB_A3_IN15 HL 7:0:7
GLB_A3_IN15 LH 7:0:7
GLB_A3_IN6 HL 7:0:7
GLB_A3_IN6 LH 7:0:7
GLB_A3_IN3 HL 7:0:7
GLB_A3_IN3 LH 7:0:7
GLB_A3_X2O HL 3:0:3
GLB_A3_X2O LH 3:0:3
GLB_ST5_PIN_part1_D0 HL 3:0:3
GLB_ST5_PIN_part1_D0 LH 3:0:3
GLB_ST5_PIN_part2_D0 HL 3:0:3
GLB_ST5_PIN_part2_D0 LH 3:0:3
GLB_ST5_PIN_part1 SUD1 13:0:13
GLB_ST5_PIN_part1 SUD0 13:0:13
GLB_ST5_PIN_part1 HOLDD1 23:0:23
GLB_ST5_PIN_part1 HOLDD0 23:0:23
GLB_ST5_PIN_part1 HLCQ 9:0:9
GLB_ST5_PIN_part1 LHCQ 9:0:9
GLB_ST5_PIN_part1 POSC1 40:0:40
GLB_ST5_PIN_part1 POSC0 40:0:40
GLB_ST5_PIN_part1 NEGC1 40:0:40
GLB_ST5_PIN_part1 NEGC0 40:0:40
GLB_ST5_PIN_part1 RECRC 0:0:0
GLB_ST5_PIN_part1 HOLDRC 0:0:0
GLB_ST5_PIN_part1 HLRQ 17:0:17
GLB_ST5_PIN_part1 OR_HL 0:0:0
GLB_ST5_PIN_part1 OR_LH 0:0:0
GLB_ST5_PIN_part2 SUD1 13:0:13
GLB_ST5_PIN_part2 SUD0 13:0:13
GLB_ST5_PIN_part2 HOLDD1 23:0:23
GLB_ST5_PIN_part2 HOLDD0 23:0:23
GLB_ST5_PIN_part2 HLCQ 9:0:9
GLB_ST5_PIN_part2 LHCQ 9:0:9
GLB_ST5_PIN_part2 POSC1 40:0:40
GLB_ST5_PIN_part2 POSC0 40:0:40
GLB_ST5_PIN_part2 NEGC1 40:0:40
GLB_ST5_PIN_part2 NEGC0 40:0:40
GLB_ST5_PIN_part2 RECRC 0:0:0
GLB_ST5_PIN_part2 HOLDRC 0:0:0
GLB_ST5_PIN_part2 HLRQ 17:0:17
GLB_ST5_PIN_part2 OR_HL 0:0:0
GLB_ST5_PIN_part2 OR_LH 0:0:0
GLB_A3_IN16B HL 7:0:7
GLB_A3_IN16B LH 7:0:7
GLB_A3_IN11B HL 7:0:7
GLB_A3_IN11B LH 7:0:7
GLB_A3_IN15B HL 7:0:7
GLB_A3_IN15B LH 7:0:7
GLB_A3_IN12B HL 7:0:7
GLB_A3_IN12B LH 7:0:7
GLB_A3_IN10B HL 7:0:7
GLB_A3_IN10B LH 7:0:7
GLB_A3_IN9B HL 7:0:7
GLB_A3_IN9B LH 7:0:7
GLB_A3_IN6B HL 7:0:7
GLB_A3_IN6B LH 7:0:7
GLB_A3_IN4B HL 7:0:7
GLB_A3_IN4B LH 7:0:7
GLB_A3_IN3B HL 7:0:7
GLB_A3_IN3B LH 7:0:7
GLB_A3_IN2B HL 7:0:7
GLB_A3_IN2B LH 7:0:7
GLB_A4_P19 HL 17:0:17
GLB_A4_P19 LH 17:0:17
GLB_A4_P18 HL 13:0:13
GLB_A4_P18 LH 13:0:13
GLB_A4_P17 HL 13:0:13
GLB_A4_P17 LH 13:0:13
GLB_A4_P16 HL 13:0:13
GLB_A4_P16 LH 13:0:13
GLB_A4_P15 HL 13:0:13
GLB_A4_P15 LH 13:0:13
GLB_A4_P14 HL 13:0:13
GLB_A4_P14 LH 13:0:13
GLB_A4_P13 HL 17:0:17
GLB_A4_P13 LH 17:0:17
GLB_A4_G0 HL 7:0:7
GLB_A4_G0 LH 7:0:7
GLB_A4_F5 HL 30:0:30
GLB_A4_F5 LH 30:0:30
GLB_IDEE2_D HL 7:0:7
GLB_IDEE2_D LH 7:0:7
GLB_A4_IN9 HL 7:0:7
GLB_A4_IN9 LH 7:0:7
GLB_A4_IN4 HL 7:0:7
GLB_A4_IN4 LH 7:0:7
GLB_A4_IN15 HL 7:0:7
GLB_A4_IN15 LH 7:0:7
GLB_A4_IN12 HL 7:0:7
GLB_A4_IN12 LH 7:0:7
GLB_A4_IN6 HL 7:0:7
GLB_A4_IN6 LH 7:0:7
GLB_A4_IN3 HL 7:0:7
GLB_A4_IN3 LH 7:0:7
GLB_A4_X3O HL 3:0:3
GLB_A4_X3O LH 3:0:3
GLB_A4_IN15B HL 7:0:7
GLB_A4_IN15B LH 7:0:7
GLB_A4_IN9B HL 7:0:7
GLB_A4_IN9B LH 7:0:7
GLB_A4_IN12B HL 7:0:7
GLB_A4_IN12B LH 7:0:7
GLB_A4_IN6B HL 7:0:7
GLB_A4_IN6B LH 7:0:7
GLB_A4_IN3B HL 7:0:7
GLB_A4_IN3B LH 7:0:7
GLB_A4_IN4B HL 7:0:7
GLB_A4_IN4B LH 7:0:7
GLB_A6_P19 HL 17:0:17
GLB_A6_P19 LH 17:0:17
GLB_A6_P18 HL 13:0:13
GLB_A6_P18 LH 13:0:13
GLB_A6_P17 HL 13:0:13
GLB_A6_P17 LH 13:0:13
GLB_A6_P16 HL 13:0:13
GLB_A6_P16 LH 13:0:13
GLB_A6_P15 HL 13:0:13
GLB_A6_P15 LH 13:0:13
GLB_A6_P14 HL 13:0:13
GLB_A6_P14 LH 13:0:13
GLB_A6_P13 HL 17:0:17
GLB_A6_P13 LH 17:0:17
GLB_A6_P12 HL 17:0:17
GLB_A6_P12 LH 17:0:17
GLB_A6_P11 HL 13:0:13
GLB_A6_P11 LH 13:0:13
GLB_A6_P10 HL 13:0:13
GLB_A6_P10 LH 13:0:13
GLB_A6_P9 HL 13:0:13
GLB_A6_P9 LH 13:0:13
GLB_A6_P8 HL 17:0:17
GLB_A6_P8 LH 17:0:17
GLB_A6_P0 HL 17:0:17
GLB_A6_P0 LH 17:0:17
GLB_A6_G2 HL 7:0:7
GLB_A6_G2 LH 7:0:7
GLB_A6_G0 HL 7:0:7
GLB_A6_G0 LH 7:0:7
GLB_A6_F5 HL 30:0:30
GLB_A6_F5 LH 30:0:30
GLB_A6_F4 HL 30:0:30
GLB_A6_F4 LH 30:0:30
GLB_A6_CLK HL 7:0:7
GLB_A6_CLK LH 7:0:7
GLB_A6_P0_xa HL 28:0:28
GLB_A6_P0_xa LH 28:0:28
GLB_A6_IN12 HL 7:0:7
GLB_A6_IN12 LH 7:0:7
GLB_A6_IN11 HL 7:0:7
GLB_A6_IN11 LH 7:0:7
GLB_A6_IN1 HL 7:0:7
GLB_A6_IN1 LH 7:0:7
GLB_A6_IN4 HL 7:0:7
GLB_A6_IN4 LH 7:0:7
GLB_A6_IN13 HL 7:0:7
GLB_A6_IN13 LH 7:0:7
GLB_A6_IN6 HL 7:0:7
GLB_A6_IN6 LH 7:0:7
GLB_A6_IN16 HL 7:0:7
GLB_A6_IN16 LH 7:0:7
GLB_A6_IN15 HL 7:0:7
GLB_A6_IN15 LH 7:0:7
GLB_A6_IN3 HL 7:0:7
GLB_A6_IN3 LH 7:0:7
GLB_A6_IN10 HL 7:0:7
GLB_A6_IN10 LH 7:0:7
GLB_RDWR_PIN_D0 HL 3:0:3
GLB_RDWR_PIN_D0 LH 3:0:3
GLB_ST3_PIN_D0 HL 3:0:3
GLB_ST3_PIN_D0 LH 3:0:3
GLB_RDWR_PIN SUD1 13:0:13
GLB_RDWR_PIN SUD0 13:0:13
GLB_RDWR_PIN HOLDD1 23:0:23
GLB_RDWR_PIN HOLDD0 23:0:23
GLB_RDWR_PIN HLCQ 9:0:9
GLB_RDWR_PIN LHCQ 9:0:9
GLB_RDWR_PIN POSC1 40:0:40
GLB_RDWR_PIN POSC0 40:0:40
GLB_RDWR_PIN NEGC1 40:0:40
GLB_RDWR_PIN NEGC0 40:0:40
GLB_RDWR_PIN RECRC 0:0:0
GLB_RDWR_PIN HOLDRC 0:0:0
GLB_RDWR_PIN HLRQ 17:0:17
GLB_RDWR_PIN OR_HL 0:0:0
GLB_RDWR_PIN OR_LH 0:0:0
GLB_ST3_PIN SUD1 13:0:13
GLB_ST3_PIN SUD0 13:0:13
GLB_ST3_PIN HOLDD1 23:0:23
GLB_ST3_PIN HOLDD0 23:0:23
GLB_ST3_PIN HLCQ 9:0:9
GLB_ST3_PIN LHCQ 9:0:9
GLB_ST3_PIN POSC1 40:0:40
GLB_ST3_PIN POSC0 40:0:40
GLB_ST3_PIN NEGC1 40:0:40
GLB_ST3_PIN NEGC0 40:0:40
GLB_ST3_PIN RECRC 0:0:0
GLB_ST3_PIN HOLDRC 0:0:0
GLB_ST3_PIN HLRQ 17:0:17
GLB_ST3_PIN OR_HL 0:0:0
GLB_ST3_PIN OR_LH 0:0:0
GLB_A6_IN0B HL 7:0:7
GLB_A6_IN0B LH 7:0:7
GLB_A6_IN10B HL 7:0:7
GLB_A6_IN10B LH 7:0:7
GLB_A6_IN14B HL 7:0:7
GLB_A6_IN14B LH 7:0:7
GLB_A6_IN16B HL 7:0:7
GLB_A6_IN16B LH 7:0:7
GLB_A6_IN15B HL 7:0:7
GLB_A6_IN15B LH 7:0:7
GLB_A6_IN13B HL 7:0:7
GLB_A6_IN13B LH 7:0:7
GLB_A6_IN12B HL 7:0:7
GLB_A6_IN12B LH 7:0:7
GLB_A6_IN11B HL 7:0:7
GLB_A6_IN11B LH 7:0:7
GLB_A6_IN6B HL 7:0:7
GLB_A6_IN6B LH 7:0:7
GLB_A6_IN4B HL 7:0:7
GLB_A6_IN4B LH 7:0:7
GLB_A6_IN3B HL 7:0:7
GLB_A6_IN3B LH 7:0:7
GLB_A6_IN2B HL 7:0:7
GLB_A6_IN2B LH 7:0:7
GLB_B1_P18 HL 13:0:13
GLB_B1_P18 LH 13:0:13
GLB_B1_P17 HL 13:0:13
GLB_B1_P17 LH 13:0:13
GLB_B1_P16 HL 13:0:13
GLB_B1_P16 LH 13:0:13
GLB_B1_P15 HL 13:0:13
GLB_B1_P15 LH 13:0:13
GLB_B1_P14 HL 13:0:13
GLB_B1_P14 LH 13:0:13
GLB_B1_P13 HL 17:0:17
GLB_B1_P13 LH 17:0:17
GLB_B1_P12 HL 17:0:17
GLB_B1_P12 LH 17:0:17
GLB_B1_P11 HL 13:0:13
GLB_B1_P11 LH 13:0:13
GLB_B1_P10 HL 13:0:13
GLB_B1_P10 LH 13:0:13
GLB_B1_P9 HL 13:0:13
GLB_B1_P9 LH 13:0:13
GLB_B1_P8 HL 17:0:17
GLB_B1_P8 LH 17:0:17
GLB_B1_P7 HL 13:0:13
GLB_B1_P7 LH 13:0:13
GLB_B1_P6 HL 13:0:13
GLB_B1_P6 LH 13:0:13
GLB_B1_P3 HL 13:0:13
GLB_B1_P3 LH 13:0:13
GLB_B1_P2 HL 13:0:13
GLB_B1_P2 LH 13:0:13
GLB_B1_P1 HL 13:0:13
GLB_B1_P1 LH 13:0:13
GLB_B1_G3 HL 7:0:7
GLB_B1_G3 LH 7:0:7
GLB_B1_G2 HL 7:0:7
GLB_B1_G2 LH 7:0:7
GLB_B1_G1 HL 7:0:7
GLB_B1_G1 LH 7:0:7
GLB_B1_G0 HL 7:0:7
GLB_B1_G0 LH 7:0:7
GLB_B1_F5 HL 30:0:30
GLB_B1_F5 LH 30:0:30
GLB_B1_F4 HL 30:0:30
GLB_B1_F4 LH 30:0:30
GLB_B1_F1 HL 30:0:30
GLB_B1_F1 LH 30:0:30
GLB_B1_F0 HL 30:0:30
GLB_B1_F0 LH 30:0:30
GLB_IDECS_D HL 7:0:7
GLB_IDECS_D LH 7:0:7
GLB_DA0_D HL 7:0:7
GLB_DA0_D LH 7:0:7
GLB_ORD_D HL 7:0:7
GLB_ORD_D LH 7:0:7
GLB_DSPCS_D HL 7:0:7
GLB_DSPCS_D LH 7:0:7
GLB_B1_IN6 HL 7:0:7
GLB_B1_IN6 LH 7:0:7
GLB_B1_IN4 HL 7:0:7
GLB_B1_IN4 LH 7:0:7
GLB_B1_IN11 HL 7:0:7
GLB_B1_IN11 LH 7:0:7
GLB_B1_IN12 HL 7:0:7
GLB_B1_IN12 LH 7:0:7
GLB_B1_IN9 HL 7:0:7
GLB_B1_IN9 LH 7:0:7
GLB_B1_IN3 HL 7:0:7
GLB_B1_IN3 LH 7:0:7
GLB_B1_IN0 HL 7:0:7
GLB_B1_IN0 LH 7:0:7
GLB_B1_X3O HL 3:0:3
GLB_B1_X3O LH 3:0:3
GLB_B1_X2O HL 3:0:3
GLB_B1_X2O LH 3:0:3
GLB_B1_X1O HL 3:0:3
GLB_B1_X1O LH 3:0:3
GLB_B1_X0O HL 3:0:3
GLB_B1_X0O LH 3:0:3
GLB_B1_IN0B HL 7:0:7
GLB_B1_IN0B LH 7:0:7
GLB_B1_IN6B HL 7:0:7
GLB_B1_IN6B LH 7:0:7
GLB_B1_IN12B HL 7:0:7
GLB_B1_IN12B LH 7:0:7
GLB_B1_IN9B HL 7:0:7
GLB_B1_IN9B LH 7:0:7
GLB_B1_IN3B HL 7:0:7
GLB_B1_IN3B LH 7:0:7
GLB_B1_IN11B HL 7:0:7
GLB_B1_IN11B LH 7:0:7
GLB_B1_IN4B HL 7:0:7
GLB_B1_IN4B LH 7:0:7
GLB_B2_P16 HL 13:0:13
GLB_B2_P16 LH 13:0:13
GLB_B2_P15 HL 13:0:13
GLB_B2_P15 LH 13:0:13
GLB_B2_P14 HL 13:0:13
GLB_B2_P14 LH 13:0:13
GLB_B2_F3 HL 19:0:19
GLB_B2_F3 LH 19:0:19
GLB_SRDY_D HL 7:0:7
GLB_SRDY_D LH 7:0:7
GLB_B2_IN9 HL 7:0:7
GLB_B2_IN9 LH 7:0:7
GLB_B2_IN3 HL 7:0:7
GLB_B2_IN3 LH 7:0:7
GLB_B2_IN0 HL 7:0:7
GLB_B2_IN0 LH 7:0:7
GLB_B2_IN12 HL 7:0:7
GLB_B2_IN12 LH 7:0:7
GLB_B2_IN11 HL 7:0:7
GLB_B2_IN11 LH 7:0:7
GLB_B2_IN6 HL 7:0:7
GLB_B2_IN6 LH 7:0:7
GLB_B2_IN12B HL 7:0:7
GLB_B2_IN12B LH 7:0:7
GLB_B2_IN11B HL 7:0:7
GLB_B2_IN11B LH 7:0:7
GLB_B2_IN9B HL 7:0:7
GLB_B2_IN9B LH 7:0:7
GLB_B2_IN6B HL 7:0:7
GLB_B2_IN6B LH 7:0:7
GLB_B2_IN3B HL 7:0:7
GLB_B2_IN3B LH 7:0:7
GLB_B2_IN0B HL 7:0:7
GLB_B2_IN0B LH 7:0:7
GLB_B3_P18 HL 13:0:13
GLB_B3_P18 LH 13:0:13
GLB_B3_P17 HL 13:0:13
GLB_B3_P17 LH 13:0:13
GLB_B3_P16 HL 13:0:13
GLB_B3_P16 LH 13:0:13
GLB_B3_P15 HL 13:0:13
GLB_B3_P15 LH 13:0:13
GLB_B3_P14 HL 13:0:13
GLB_B3_P14 LH 13:0:13
GLB_B3_P13 HL 17:0:17
GLB_B3_P13 LH 17:0:17
GLB_B3_G0 HL 7:0:7
GLB_B3_G0 LH 7:0:7
GLB_B3_F5 HL 30:0:30
GLB_B3_F5 LH 30:0:30
GLB_B3_CLK HL 7:0:7
GLB_B3_CLK LH 7:0:7
GLB_B3_IN6 HL 7:0:7
GLB_B3_IN6 LH 7:0:7
GLB_B3_IN11 HL 7:0:7
GLB_B3_IN11 LH 7:0:7
GLB_B3_IN17 HL 7:0:7
GLB_B3_IN17 LH 7:0:7
GLB_B3_IN12 HL 7:0:7
GLB_B3_IN12 LH 7:0:7
GLB_B3_IN9 HL 7:0:7
GLB_B3_IN9 LH 7:0:7
GLB_B3_IN2 HL 7:0:7
GLB_B3_IN2 LH 7:0:7
GLB_ST0_PIN_D0 HL 3:0:3
GLB_ST0_PIN_D0 LH 3:0:3
GLB_ST0_PIN SUD1 13:0:13
GLB_ST0_PIN SUD0 13:0:13
GLB_ST0_PIN HOLDD1 23:0:23
GLB_ST0_PIN HOLDD0 23:0:23
GLB_ST0_PIN HLCQ 9:0:9
GLB_ST0_PIN LHCQ 9:0:9
GLB_ST0_PIN POSC1 40:0:40
GLB_ST0_PIN POSC0 40:0:40
GLB_ST0_PIN NEGC1 40:0:40
GLB_ST0_PIN NEGC0 40:0:40
GLB_ST0_PIN RECRC 0:0:0
GLB_ST0_PIN HOLDRC 0:0:0
GLB_ST0_PIN HLRQ 17:0:17
GLB_ST0_PIN OR_HL 0:0:0
GLB_ST0_PIN OR_LH 0:0:0
GLB_B3_IN17B HL 7:0:7
GLB_B3_IN17B LH 7:0:7
GLB_B3_IN15B HL 7:0:7
GLB_B3_IN15B LH 7:0:7
GLB_B3_IN14B HL 7:0:7
GLB_B3_IN14B LH 7:0:7
GLB_B3_IN5B HL 7:0:7
GLB_B3_IN5B LH 7:0:7
GLB_B3_IN12B HL 7:0:7
GLB_B3_IN12B LH 7:0:7
GLB_B3_IN9B HL 7:0:7
GLB_B3_IN9B LH 7:0:7
GLB_B3_IN6B HL 7:0:7
GLB_B3_IN6B LH 7:0:7
GLB_B3_IN2B HL 7:0:7
GLB_B3_IN2B LH 7:0:7
GLB_B3_IN13B HL 7:0:7
GLB_B3_IN13B LH 7:0:7
GLB_B3_IN11B HL 7:0:7
GLB_B3_IN11B LH 7:0:7
GLB_B3_IN4B HL 7:0:7
GLB_B3_IN4B LH 7:0:7
GLB_B3_IN3B HL 7:0:7
GLB_B3_IN3B LH 7:0:7
GLB_B4_P19 HL 17:0:17
GLB_B4_P19 LH 17:0:17
GLB_B4_P18 HL 13:0:13
GLB_B4_P18 LH 13:0:13
GLB_B4_P17 HL 13:0:13
GLB_B4_P17 LH 13:0:13
GLB_B4_P16 HL 13:0:13
GLB_B4_P16 LH 13:0:13
GLB_B4_P15 HL 13:0:13
GLB_B4_P15 LH 13:0:13
GLB_B4_P14 HL 13:0:13
GLB_B4_P14 LH 13:0:13
GLB_B4_P13 HL 17:0:17
GLB_B4_P13 LH 17:0:17
GLB_B4_P3 HL 13:0:13
GLB_B4_P3 LH 13:0:13
GLB_B4_P2 HL 13:0:13
GLB_B4_P2 LH 13:0:13
GLB_B4_P1 HL 13:0:13
GLB_B4_P1 LH 13:0:13
GLB_B4_P0 HL 17:0:17
GLB_B4_P0 LH 17:0:17
GLB_B4_G0 HL 7:0:7
GLB_B4_G0 LH 7:0:7
GLB_B4_F5 HL 30:0:30
GLB_B4_F5 LH 30:0:30
GLB_B4_F0 HL 30:0:30
GLB_B4_F0 LH 30:0:30
GLB_B4_CLK HL 7:0:7
GLB_B4_CLK LH 7:0:7
GLB_B4_IN0 HL 7:0:7
GLB_B4_IN0 LH 7:0:7
GLB_B4_IN3 HL 7:0:7
GLB_B4_IN3 LH 7:0:7
GLB_B4_IN5 HL 7:0:7
GLB_B4_IN5 LH 7:0:7
GLB_B4_IN4 HL 7:0:7
GLB_B4_IN4 LH 7:0:7
GLB_B4_IN1 HL 7:0:7
GLB_B4_IN1 LH 7:0:7
GLB_B4_IN2 HL 7:0:7
GLB_B4_IN2 LH 7:0:7
GLB_B4_IN11 HL 7:0:7
GLB_B4_IN11 LH 7:0:7
GLB_B4_IN17 HL 7:0:7
GLB_B4_IN17 LH 7:0:7
GLB_B4_IN9 HL 7:0:7
GLB_B4_IN9 LH 7:0:7
GLB_B4_IN6 HL 7:0:7
GLB_B4_IN6 LH 7:0:7
GLB_ST2_PIN_D0 HL 3:0:3
GLB_ST2_PIN_D0 LH 3:0:3
GLB_ST2_PIN SUD1 13:0:13
GLB_ST2_PIN SUD0 13:0:13
GLB_ST2_PIN HOLDD1 23:0:23
GLB_ST2_PIN HOLDD0 23:0:23
GLB_ST2_PIN HLCQ 9:0:9
GLB_ST2_PIN LHCQ 9:0:9
GLB_ST2_PIN POSC1 40:0:40
GLB_ST2_PIN POSC0 40:0:40
GLB_ST2_PIN NEGC1 40:0:40
GLB_ST2_PIN NEGC0 40:0:40
GLB_ST2_PIN RECRC 0:0:0
GLB_ST2_PIN HOLDRC 0:0:0
GLB_ST2_PIN HLRQ 17:0:17
GLB_ST2_PIN OR_HL 0:0:0
GLB_ST2_PIN OR_LH 0:0:0
GLB_B4_IN4B HL 7:0:7
GLB_B4_IN4B LH 7:0:7
GLB_B4_IN5B HL 7:0:7
GLB_B4_IN5B LH 7:0:7
GLB_B4_IN3B HL 7:0:7
GLB_B4_IN3B LH 7:0:7
GLB_B4_IN14B HL 7:0:7
GLB_B4_IN14B LH 7:0:7
GLB_B4_IN1B HL 7:0:7
GLB_B4_IN1B LH 7:0:7
GLB_B4_IN15B HL 7:0:7
GLB_B4_IN15B LH 7:0:7
GLB_B4_IN6B HL 7:0:7
GLB_B4_IN6B LH 7:0:7
GLB_B4_IN17B HL 7:0:7
GLB_B4_IN17B LH 7:0:7
GLB_B4_IN9B HL 7:0:7
GLB_B4_IN9B LH 7:0:7
GLB_B4_IN13B HL 7:0:7
GLB_B4_IN13B LH 7:0:7
GLB_B4_IN11B HL 7:0:7
GLB_B4_IN11B LH 7:0:7
GLB_B4_IN2B HL 7:0:7
GLB_B4_IN2B LH 7:0:7
GLB_B4_IN0B HL 7:0:7
GLB_B4_IN0B LH 7:0:7
GLB_B5_P13 HL 17:0:17
GLB_B5_P13 LH 17:0:17
GLB_B5_P12 HL 17:0:17
GLB_B5_P12 LH 17:0:17
GLB_B5_P11 HL 13:0:13
GLB_B5_P11 LH 13:0:13
GLB_B5_P10 HL 13:0:13
GLB_B5_P10 LH 13:0:13
GLB_B5_P9 HL 13:0:13
GLB_B5_P9 LH 13:0:13
GLB_B5_P8 HL 17:0:17
GLB_B5_P8 LH 17:0:17
GLB_B5_P3 HL 13:0:13
GLB_B5_P3 LH 13:0:13
GLB_B5_P2 HL 13:0:13
GLB_B5_P2 LH 13:0:13
GLB_B5_P1 HL 13:0:13
GLB_B5_P1 LH 13:0:13
GLB_B5_G3 HL 7:0:7
GLB_B5_G3 LH 7:0:7
GLB_B5_G1 HL 7:0:7
GLB_B5_G1 LH 7:0:7
GLB_B5_F4 HL 30:0:30
GLB_B5_F4 LH 30:0:30
GLB_B5_F0 HL 30:0:30
GLB_B5_F0 LH 30:0:30
GLB_B5_CLK HL 7:0:7
GLB_B5_CLK LH 7:0:7
GLB_B5_P13_xa HL 28:0:28
GLB_B5_P13_xa LH 28:0:28
GLB_DA2_D HL 7:0:7
GLB_DA2_D LH 7:0:7
GLB_B5_IN14 HL 7:0:7
GLB_B5_IN14 LH 7:0:7
GLB_B5_IN2 HL 7:0:7
GLB_B5_IN2 LH 7:0:7
GLB_B5_IN0 HL 7:0:7
GLB_B5_IN0 LH 7:0:7
GLB_B5_IN16 HL 7:0:7
GLB_B5_IN16 LH 7:0:7
GLB_B5_IN6 HL 7:0:7
GLB_B5_IN6 LH 7:0:7
GLB_B5_IN12 HL 7:0:7
GLB_B5_IN12 LH 7:0:7
GLB_ST1_PIN_D0 HL 3:0:3
GLB_ST1_PIN_D0 LH 3:0:3
GLB_B5_X0O HL 3:0:3
GLB_B5_X0O LH 3:0:3
GLB_ST1_PIN SUD1 13:0:13
GLB_ST1_PIN SUD0 13:0:13
GLB_ST1_PIN HOLDD1 23:0:23
GLB_ST1_PIN HOLDD0 23:0:23
GLB_ST1_PIN HLCQ 9:0:9
GLB_ST1_PIN LHCQ 9:0:9
GLB_ST1_PIN POSC1 40:0:40
GLB_ST1_PIN POSC0 40:0:40
GLB_ST1_PIN NEGC1 40:0:40
GLB_ST1_PIN NEGC0 40:0:40
GLB_ST1_PIN RECRC 0:0:0
GLB_ST1_PIN HOLDRC 0:0:0
GLB_ST1_PIN HLRQ 17:0:17
GLB_ST1_PIN OR_HL 0:0:0
GLB_ST1_PIN OR_LH 0:0:0
GLB_B5_IN12B HL 7:0:7
GLB_B5_IN12B LH 7:0:7
GLB_B5_IN4B HL 7:0:7
GLB_B5_IN4B LH 7:0:7
GLB_B5_IN5B HL 7:0:7
GLB_B5_IN5B LH 7:0:7
GLB_B5_IN3B HL 7:0:7
GLB_B5_IN3B LH 7:0:7
GLB_B5_IN6B HL 7:0:7
GLB_B5_IN6B LH 7:0:7
GLB_B5_IN16B HL 7:0:7
GLB_B5_IN16B LH 7:0:7
GLB_B5_IN15B HL 7:0:7
GLB_B5_IN15B LH 7:0:7
GLB_B5_IN14B HL 7:0:7
GLB_B5_IN14B LH 7:0:7
GLB_B5_IN13B HL 7:0:7
GLB_B5_IN13B LH 7:0:7
GLB_B5_IN11B HL 7:0:7
GLB_B5_IN11B LH 7:0:7
GLB_B5_IN2B HL 7:0:7
GLB_B5_IN2B LH 7:0:7
GLB_B5_IN0B HL 7:0:7
GLB_B5_IN0B LH 7:0:7
GLB_B6_P12 HL 17:0:17
GLB_B6_P12 LH 17:0:17
GLB_B6_P11 HL 13:0:13
GLB_B6_P11 LH 13:0:13
GLB_B6_P10 HL 13:0:13
GLB_B6_P10 LH 13:0:13
GLB_B6_P9 HL 13:0:13
GLB_B6_P9 LH 13:0:13
GLB_B6_P8 HL 17:0:17
GLB_B6_P8 LH 17:0:17
GLB_B6_P3 HL 13:0:13
GLB_B6_P3 LH 13:0:13
GLB_B6_P2 HL 13:0:13
GLB_B6_P2 LH 13:0:13
GLB_B6_P1 HL 13:0:13
GLB_B6_P1 LH 13:0:13
GLB_B6_P0 HL 17:0:17
GLB_B6_P0 LH 17:0:17
GLB_B6_G2 HL 7:0:7
GLB_B6_G2 LH 7:0:7
GLB_B6_F4 HL 30:0:30
GLB_B6_F4 LH 30:0:30
GLB_B6_F0 HL 30:0:30
GLB_B6_F0 LH 30:0:30
GLB_DATAE_D HL 7:0:7
GLB_DATAE_D LH 7:0:7
GLB_B6_IN11 HL 7:0:7
GLB_B6_IN11 LH 7:0:7
GLB_B6_IN12 HL 7:0:7
GLB_B6_IN12 LH 7:0:7
GLB_B6_IN0 HL 7:0:7
GLB_B6_IN0 LH 7:0:7
GLB_B6_IN9 HL 7:0:7
GLB_B6_IN9 LH 7:0:7
GLB_B6_IN3 HL 7:0:7
GLB_B6_IN3 LH 7:0:7
GLB_B6_IN6 HL 7:0:7
GLB_B6_IN6 LH 7:0:7
GLB_B6_X1O HL 3:0:3
GLB_B6_X1O LH 3:0:3
GLB_B6_IN11B HL 7:0:7
GLB_B6_IN11B LH 7:0:7
GLB_B6_IN6B HL 7:0:7
GLB_B6_IN6B LH 7:0:7
GLB_B6_IN12B HL 7:0:7
GLB_B6_IN12B LH 7:0:7
GLB_B6_IN9B HL 7:0:7
GLB_B6_IN9B LH 7:0:7
GLB_B6_IN3B HL 7:0:7
GLB_B6_IN3B LH 7:0:7
GLB_B6_IN0B HL 7:0:7
GLB_B6_IN0B LH 7:0:7
GLB_B7_P8 HL 17:0:17
GLB_B7_P8 LH 17:0:17
GLB_B7_P7 HL 13:0:13
GLB_B7_P7 LH 13:0:13
GLB_B7_P6 HL 13:0:13
GLB_B7_P6 LH 13:0:13
GLB_B7_P5 HL 13:0:13
GLB_B7_P5 LH 13:0:13
GLB_B7_P4 HL 17:0:17
GLB_B7_P4 LH 17:0:17
GLB_B7_P0 HL 17:0:17
GLB_B7_P0 LH 17:0:17
GLB_B7_G2 HL 7:0:7
GLB_B7_G2 LH 7:0:7
GLB_B7_G0 HL 7:0:7
GLB_B7_G0 LH 7:0:7
GLB_B7_F1 HL 30:0:30
GLB_B7_F1 LH 30:0:30
GLB_B7_P0_xa HL 28:0:28
GLB_B7_P0_xa LH 28:0:28
GLB_POTCS_D HL 7:0:7
GLB_POTCS_D LH 7:0:7
GLB_B7_P8_xa HL 28:0:28
GLB_B7_P8_xa LH 28:0:28
GLB_DA1_D HL 7:0:7
GLB_DA1_D LH 7:0:7
GLB_B7_IN9 HL 7:0:7
GLB_B7_IN9 LH 7:0:7
GLB_B7_IN0 HL 7:0:7
GLB_B7_IN0 LH 7:0:7
GLB_B7_IN12 HL 7:0:7
GLB_B7_IN12 LH 7:0:7
GLB_B7_IN6 HL 7:0:7
GLB_B7_IN6 LH 7:0:7
GLB_B7_IN11 HL 7:0:7
GLB_B7_IN11 LH 7:0:7
GLB_B7_IN3 HL 7:0:7
GLB_B7_IN3 LH 7:0:7
GLB_B7_X3O HL 3:0:3
GLB_B7_X3O LH 3:0:3
GLB_B7_X1O HL 3:0:3
GLB_B7_X1O LH 3:0:3
GLB_B7_IN12B HL 7:0:7
GLB_B7_IN12B LH 7:0:7
GLB_B7_IN6B HL 7:0:7
GLB_B7_IN6B LH 7:0:7
GLB_B7_IN11B HL 7:0:7
GLB_B7_IN11B LH 7:0:7
GLB_B7_IN9B HL 7:0:7
GLB_B7_IN9B LH 7:0:7
GLB_B7_IN3B HL 7:0:7
GLB_B7_IN3B LH 7:0:7
GLB_B7_IN0B HL 7:0:7
GLB_B7_IN0B LH 7:0:7
IOC_L2L_KEYWD_RESET HL 78:0:78
IOC_L2L_KEYWD_RESET LH 78:0:78
IOC_IO10_IBUFO HL 14:0:14
IOC_IO10_IBUFO LH 14:0:14
IOC_IO18_IBUFO HL 14:0:14
IOC_IO18_IBUFO LH 14:0:14
IOC_IO11_IBUFO HL 14:0:14
IOC_IO11_IBUFO LH 14:0:14
IOC_IO12_IBUFO HL 14:0:14
IOC_IO12_IBUFO LH 14:0:14
IOC_IO0_IBUFO HL 14:0:14
IOC_IO0_IBUFO LH 14:0:14
IOC_IO30_IBUFO HL 14:0:14
IOC_IO30_IBUFO LH 14:0:14
IOC_CLOCKX HL 7:0:7
IOC_CLOCKX LH 7:0:7
IOC_IO1_IBUFO HL 14:0:14
IOC_IO1_IBUFO LH 14:0:14
IOC_ST5 HL 17:0:17
IOC_ST5 LH 17:0:17
IOC_IO13_OBUFI HL 3:0:3
IOC_IO13_OBUFI LH 3:0:3
IOC_ST4 HL 17:0:17
IOC_ST4 LH 17:0:17
IOC_IO4_OBUFI HL 3:0:3
IOC_IO4_OBUFI LH 3:0:3
IOC_ST3 HL 17:0:17
IOC_ST3 LH 17:0:17
IOC_IO5_OBUFI HL 3:0:3
IOC_IO5_OBUFI LH 3:0:3
IOC_ST2 HL 17:0:17
IOC_ST2 LH 17:0:17
IOC_IO27_OBUFI HL 3:0:3
IOC_IO27_OBUFI LH 3:0:3
IOC_ST1 HL 17:0:17
IOC_ST1 LH 17:0:17
IOC_IO26_OBUFI HL 3:0:3
IOC_IO26_OBUFI LH 3:0:3
IOC_ST0 HL 17:0:17
IOC_ST0 LH 17:0:17
IOC_IO31_OBUFI HL 3:0:3
IOC_IO31_OBUFI LH 3:0:3
IOC_SRDY HL 17:0:17
IOC_SRDY LH 17:0:17
IOC_IO16_OBUFI HL 3:0:3
IOC_IO16_OBUFI LH 3:0:3
IOC_SCLK HL 17:0:17
IOC_SCLK LH 17:0:17
IOC_IO9_OBUFI HL 3:0:3
IOC_IO9_OBUFI LH 3:0:3
IOC_SAB HL 17:0:17
IOC_SAB LH 17:0:17
IOC_IO6_OBUFI HL 3:0:3
IOC_IO6_OBUFI LH 3:0:3
IOC_RDWR HL 17:0:17
IOC_RDWR LH 17:0:17
IOC_IO3_OBUFI HL 3:0:3
IOC_IO3_OBUFI LH 3:0:3
IOC_POTCS HL 17:0:17
IOC_POTCS LH 17:0:17
IOC_IO23_OBUFI HL 3:0:3
IOC_IO23_OBUFI LH 3:0:3
IOC_ORD HL 17:0:17
IOC_ORD LH 17:0:17
IOC_IO17_OBUFI HL 3:0:3
IOC_IO17_OBUFI LH 3:0:3
IOC_IDEE2 HL 17:0:17
IOC_IDEE2 LH 17:0:17
IOC_IO15_OBUFI HL 3:0:3
IOC_IO15_OBUFI LH 3:0:3
IOC_IDEE HL 17:0:17
IOC_IDEE LH 17:0:17
IOC_IO14_OBUFI HL 3:0:3
IOC_IO14_OBUFI LH 3:0:3
IOC_IDECS1 HL 17:0:17
IOC_IDECS1 LH 17:0:17
IOC_IO7_OBUFI HL 3:0:3
IOC_IO7_OBUFI LH 3:0:3
IOC_IDECS HL 17:0:17
IOC_IDECS LH 17:0:17
IOC_IO19_OBUFI HL 3:0:3
IOC_IO19_OBUFI LH 3:0:3
IOC_DSPCS HL 17:0:17
IOC_DSPCS LH 17:0:17
IOC_IO24_OBUFI HL 3:0:3
IOC_IO24_OBUFI LH 3:0:3
IOC_DIR HL 17:0:17
IOC_DIR LH 17:0:17
IOC_IO8_OBUFI HL 3:0:3
IOC_IO8_OBUFI LH 3:0:3
IOC_DATAE HL 17:0:17
IOC_DATAE LH 17:0:17
IOC_IO25_OBUFI HL 3:0:3
IOC_IO25_OBUFI LH 3:0:3
IOC_DA2 HL 17:0:17
IOC_DA2 LH 17:0:17
IOC_IO20_OBUFI HL 3:0:3
IOC_IO20_OBUFI LH 3:0:3
IOC_DA1 HL 17:0:17
IOC_DA1 LH 17:0:17
IOC_IO21_OBUFI HL 3:0:3
IOC_IO21_OBUFI LH 3:0:3
IOC_DA0 HL 17:0:17
IOC_DA0 LH 17:0:17
IOC_IO22_OBUFI HL 3:0:3
IOC_IO22_OBUFI LH 3:0:3
GRP_ST4_PIN_ffb HL 3:0:3
GRP_ST4_PIN_ffb LH 3:0:3
GRP_ST4_PIN_grp HL 24:0:24
GRP_ST4_PIN_grp LH 24:0:24
GRP_ST4_PIN_iomux HL 18:0:18
GRP_ST4_PIN_iomux LH 18:0:18
GRP_AD0X_grp HL 15:0:15
GRP_AD0X_grp LH 15:0:15
GRP_MCS0X_grp HL 12:0:12
GRP_MCS0X_grp LH 12:0:12
GRP_PCS5X_grp HL 17:0:17
GRP_PCS5X_grp LH 17:0:17
GRP_RDX_grp HL 17:0:17
GRP_RDX_grp LH 17:0:17
GRP_RESETX_grp HL 17:0:17
GRP_RESETX_grp LH 17:0:17
GRP_ST0_PIN_ffb HL 3:0:3
GRP_ST0_PIN_ffb LH 3:0:3
GRP_ST0_PIN_grp HL 24:0:24
GRP_ST0_PIN_grp LH 24:0:24
GRP_ST0_PIN_iomux HL 18:0:18
GRP_ST0_PIN_iomux LH 18:0:18
GRP_ST1_PIN_ffb HL 3:0:3
GRP_ST1_PIN_ffb LH 3:0:3
GRP_ST1_PIN_grp HL 24:0:24
GRP_ST1_PIN_grp LH 24:0:24
GRP_ST1_PIN_iomux HL 18:0:18
GRP_ST1_PIN_iomux LH 18:0:18
GRP_ST2_PIN_ffb HL 3:0:3
GRP_ST2_PIN_ffb LH 3:0:3
GRP_ST2_PIN_grp HL 24:0:24
GRP_ST2_PIN_grp LH 24:0:24
GRP_ST2_PIN_iomux HL 18:0:18
GRP_ST2_PIN_iomux LH 18:0:18
GRP_ST3_PIN_ffb HL 3:0:3
GRP_ST3_PIN_ffb LH 3:0:3
GRP_ST3_PIN_grp HL 24:0:24
GRP_ST3_PIN_grp LH 24:0:24
GRP_ST3_PIN_iomux HL 18:0:18
GRP_ST3_PIN_iomux LH 18:0:18
GRP_ST5_PIN_part1_grp HL 15:0:15
GRP_ST5_PIN_part1_grp LH 15:0:15
GRP_ST5_PIN_part1_iomux HL 18:0:18
GRP_ST5_PIN_part1_iomux LH 18:0:18
GRP_WRX_grp HL 17:0:17
GRP_WRX_grp LH 17:0:17
GRP_CLOCKX_clk0 HL 24:0:24
GRP_CLOCKX_clk0 LH 24:0:24
GRP_SCLK_D_iomux HL 18:0:18
GRP_SCLK_D_iomux LH 18:0:18
GRP_IDECS1_D_iomux HL 18:0:18
GRP_IDECS1_D_iomux LH 18:0:18
GRP_GND_1342_iomux HL 18:0:18
GRP_GND_1342_iomux LH 18:0:18
GRP_AND_1300_iomux HL 18:0:18
GRP_AND_1300_iomux LH 18:0:18
GRP_ST5_PIN_part2_ffb HL 3:0:3
GRP_ST5_PIN_part2_ffb LH 3:0:3
GRP_ST5_PIN_part2_grp HL 17:0:17
GRP_ST5_PIN_part2_grp LH 17:0:17
GRP_OR_1321_iomux HL 18:0:18
GRP_OR_1321_iomux LH 18:0:18
GRP_IDEE2_D_iomux HL 18:0:18
GRP_IDEE2_D_iomux LH 18:0:18
GRP_RDWR_PIN_grp HL 10:0:10
GRP_RDWR_PIN_grp LH 10:0:10
GRP_RDWR_PIN_iomux HL 18:0:18
GRP_RDWR_PIN_iomux LH 18:0:18
GRP_PCS1X_grp HL 13:0:13
GRP_PCS1X_grp LH 13:0:13
GRP_ORD_D_iomux HL 18:0:18
GRP_ORD_D_iomux LH 18:0:18
GRP_IDECS_D_iomux HL 18:0:18
GRP_IDECS_D_iomux LH 18:0:18
GRP_DSPCS_D_iomux HL 18:0:18
GRP_DSPCS_D_iomux LH 18:0:18
GRP_DA0_D_iomux HL 18:0:18
GRP_DA0_D_iomux LH 18:0:18
GRP_SRDY_D_iomux HL 18:0:18
GRP_SRDY_D_iomux LH 18:0:18
GRP_DA2_D_iomux HL 18:0:18
GRP_DA2_D_iomux LH 18:0:18
GRP_DATAE_D_iomux HL 18:0:18
GRP_DATAE_D_iomux LH 18:0:18
GRP_POTCS_D_iomux HL 18:0:18
GRP_POTCS_D_iomux LH 18:0:18
GRP_DA1_D_iomux HL 18:0:18
GRP_DA1_D_iomux LH 18:0:18
GRP_L2L_KEYWD_RESET_glb HL 7:0:7
GRP_L2L_KEYWD_RESET_glb LH 7:0:7

END; // TIMING

END;  // LAF
