# ğŸ›°ï¸ SPI Slave with Single-Port RAM (FPGA)

ğŸ“Œ **Project Overview**  
Welcome to the **SPI Slave with Single-Port RAM Project** â€” a hands-on FPGA implementation of an SPI peripheral using **Verilog HDL**, **QuestaSim**, and the FPGA toolchain. The design implements an SPI Slave that accepts commands and data from an SPI Master, stores data in an on-chip **single-port RAM**, and returns stored data when requested. The project also compares **Gray**, **One-Hot**, and **Sequential** FSM encodings and selects the best encoding based on post-implementation timing.

---

## ğŸ¯ Features
- âœ… SPI Slave interface (`SS_n`, `SCLK`, `MOSI`, `MISO`)  
- âœ… Single-port RAM for storage (byte-addressable)  
- âœ… Supports **WRITE** and **READ** transactions with addressing  
- âœ… FSM control with **Gray / One-Hot / Sequential** encodings (compared)  
- âœ… Testbench & simulation with **QuestaSim** ğŸ§ª  
- âœ… Linting with **QuestaLint** for clean RTL âœ…  
- âœ… Full FPGA flow â€” elaboration â†’ synthesis â†’ implementation â†’ bitstream ğŸ“¦  
- âœ… Chosen encoding: **Gray** (best post-implementation timing) â±ï¸

---

## ğŸ“‚ File Structure
> Update links to your repo files as needed.

| Path | Description |
|---|---|
| [**SPI SLAVE MODULE**] | Top-level SPI slave (protocol decode, FSM, MISO/MOSI handling) |
| `rtl/spi_fsm_gray.v` | FSM (Gray encoded) |
| `rtl/spi_fsm_onehot.v` | FSM (One-Hot encoded) |
| `rtl/spi_fsm_seq.v` | FSM (Sequential encoded) |
| `rtl/spram.v` | Single-port RAM module |
| `rtl/spi_top.v` | Integration wrapper (SPI + RAM + debug signals) |
| `tb/spi_tb.v` | Testbench verifying write/read sequences & edge cases |
| `sim/run.do` | QuestaSim automation script (compile, run, wave setup) |
| `constraints/top.xdc` | Pin & clock constraints (example mapping included) |
| `docs/SPI_SLAVE.pdf` | Final project report (waves, lint, synthesis, implementation) |
| `bitstream/top.bit` | Generated FPGA bitstream (final) |

---

## ğŸ› ï¸ Implementation Details

### ğŸ–¥ï¸ SPI Interface
- `SS_n` â€” Slave Select (active-low)  
- `SCLK` â€” Serial clock (Mode 0 default: sample on rising edge)  
- `MOSI` â€” Master Out, Slave In (commands / addr / data in)  
- `MISO` â€” Master In, Slave Out (data out)

### ğŸ“¦ Protocol (example framing)
1. Master asserts `SS_n` low to start a transfer.  
2. Master sends a **COMMAND** (WRITE / READ).  
3. Master sends **ADDRESS** (N bits) for the RAM location.  
4. For WRITE: master sends **DATA**, slave writes to RAM.  
5. For READ: slave shifts out the data from RAM on `MISO`.

### ğŸ” FSM (control flow)
- Typical states: `IDLE`, `CHK_CMD`, `WRITE`, `READ_ADDR`, `READ_DATA`  
- Encodings evaluated: **Gray**, **One-Hot**, **Sequential**  
- Final choice: **Gray** encoding â€” best timing slack after implementation

### ğŸ§  Memory
- Single-port RAM, synchronous write/read  
- Byte-addressable; depth/width configurable in `spram.v`

---

## ğŸ” Debugging & Testing
- **QuestaSim** simulation to validate RTL and functional behavior  
- Waveforms include: `SS_n`, `SCLK`, `MOSI`, `MISO`, FSM state, RAM signals  
- **QuestaLint** static analysis to ensure clean RTL (no critical warnings)  
- Testbench verifies: reset behavior, WRITE â†’ READ flow, and data integrity on `MISO`

---

## ğŸ“ Design Flow (Vivado / ISE for Spartan-6)
1. Create project and add `rtl/` and `constraints/top.xdc`.  
2. Run: **Elaboration â†’ Synthesis â†’ Implementation â†’ Bitstream**.  
3. Check:
   - âœ… No critical warnings in Messages  
   - âœ… Timing constraints met (setup/hold)  
   - âœ… Resource utilization within limits  
4. Compare timing reports for all FSM encodings and pick the best.

---

## ğŸ”Œ Example Pinout (update to match your board)
| Signal | Board Mapping (example) |
|---|---|
| `clk` | 100 MHz clock pin (e.g., W5) |
| `rst_n` | Switch 0 |
| `SS_n` | Switch 1 |
| `MOSI` | Switch 2 |
| `MISO` | LED |

---

## ğŸ“Š Results Summary

- **FSM encodings compared:** Gray, One-Hot, Sequential  
- **Selected encoding:** **Gray** â€” highest timing slack after implementation  
- **Lint:** Clean (no critical issues reported by QuestaLint)  
- **Implementation:** Bitstream generated successfully; timing closed for chosen encoding  
- Full report, waveforms, and implementation snapshots are included in `docs/SPI_SLAVE.pdf`.

---

## ğŸ¤ Credits

**Team:** Ahmed Belal, Omar Waleed  
**Supervisor:** Eng. Kareem Waseem

---

## ğŸš€ TL;DR

FPGA **SPI Slave** + single-port RAM controlled by an FSM. Verified in **QuestaSim**, linted with **QuestaLint**, **Gray** encoding chosen for best timing â€” bitstream ready for Spartan-6.

```tcl
# from sim/ directory
do run.do
# open wave window and run simulation
