
clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008950  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08008b00  08008b00  00018b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c8c  08008c8c  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08008c8c  08008c8c  00018c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c94  08008c94  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c94  08008c94  00018c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c98  08008c98  00018c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08008c9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d0  2**0
                  CONTENTS
 10 .bss          00000640  200000d0  200000d0  000200d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000710  20000710  000200d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018ffa  00000000  00000000  00020143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003170  00000000  00000000  0003913d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001618  00000000  00000000  0003c2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001166  00000000  00000000  0003d8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028871  00000000  00000000  0003ea2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ae6c  00000000  00000000  0006729f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f8473  00000000  00000000  0008210b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000068ac  00000000  00000000  0017a580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00180e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008ae8 	.word	0x08008ae8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000d4 	.word	0x200000d4
 80001ec:	08008ae8 	.word	0x08008ae8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <I2C_Scan>:
extern I2C_HandleTypeDef hi2c1;

extern UART_HandleTypeDef huart3;


void I2C_Scan() {
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	b098      	sub	sp, #96	; 0x60
 80005a0:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 80005a2:	4b2e      	ldr	r3, [pc, #184]	; (800065c <I2C_Scan+0xc0>)
 80005a4:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b2:	6020      	str	r0, [r4, #0]
 80005b4:	3404      	adds	r4, #4
 80005b6:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff fe17 	bl	80001f0 <strlen>
 80005c2:	4603      	mov	r3, r0
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <I2C_Scan+0xc4>)
 80005d0:	f006 fd77 	bl	80070c2 <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005da:	e02f      	b.n	800063c <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005dc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	b299      	uxth	r1, r3
 80005e4:	230a      	movs	r3, #10
 80005e6:	2201      	movs	r2, #1
 80005e8:	481e      	ldr	r0, [pc, #120]	; (8000664 <I2C_Scan+0xc8>)
 80005ea:	f003 fd23 	bl	8004034 <HAL_I2C_IsDeviceReady>
 80005ee:	4603      	mov	r3, r0
 80005f0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80005f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d113      	bne.n	8000624 <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 80005fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000600:	1d38      	adds	r0, r7, #4
 8000602:	4a19      	ldr	r2, [pc, #100]	; (8000668 <I2C_Scan+0xcc>)
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	f007 fa01 	bl	8007a0c <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff fdef 	bl	80001f0 <strlen>
 8000612:	4603      	mov	r3, r0
 8000614:	b29a      	uxth	r2, r3
 8000616:	1d39      	adds	r1, r7, #4
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <I2C_Scan+0xc4>)
 800061e:	f006 fd50 	bl	80070c2 <HAL_UART_Transmit>
 8000622:	e006      	b.n	8000632 <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000624:	f04f 33ff 	mov.w	r3, #4294967295
 8000628:	2201      	movs	r2, #1
 800062a:	4910      	ldr	r1, [pc, #64]	; (800066c <I2C_Scan+0xd0>)
 800062c:	480c      	ldr	r0, [pc, #48]	; (8000660 <I2C_Scan+0xc4>)
 800062e:	f006 fd48 	bl	80070c2 <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000632:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000636:	3301      	adds	r3, #1
 8000638:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800063c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000640:	2b7f      	cmp	r3, #127	; 0x7f
 8000642:	d9cb      	bls.n	80005dc <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2202      	movs	r2, #2
 800064a:	4909      	ldr	r1, [pc, #36]	; (8000670 <I2C_Scan+0xd4>)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <I2C_Scan+0xc4>)
 800064e:	f006 fd38 	bl	80070c2 <HAL_UART_Transmit>
}
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
 800065a:	bf00      	nop
 800065c:	08008b10 	.word	0x08008b10
 8000660:	200004c8 	.word	0x200004c8
 8000664:	200003c4 	.word	0x200003c4
 8000668:	08008b00 	.word	0x08008b00
 800066c:	08008b08 	.word	0x08008b08
 8000670:	08008b0c 	.word	0x08008b0c

08000674 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	460b      	mov	r3, r1
 8000680:	71bb      	strb	r3, [r7, #6]
 8000682:	4613      	mov	r3, r2
 8000684:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	b299      	uxth	r1, r3
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	2201      	movs	r2, #1
 8000690:	4822      	ldr	r0, [pc, #136]	; (800071c <LCD_SendInternal+0xa8>)
 8000692:	f003 fccf 	bl	8004034 <HAL_I2C_IsDeviceReady>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d000      	beq.n	80006a2 <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a0:	e7f1      	b.n	8000686 <LCD_SendInternal+0x12>
            break;
 80006a2:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f023 030f 	bic.w	r3, r3, #15
 80006aa:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	011b      	lsls	r3, r3, #4
 80006b0:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 80006b2:	7bba      	ldrb	r2, [r7, #14]
 80006b4:	797b      	ldrb	r3, [r7, #5]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 030c 	orr.w	r3, r3, #12
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 80006c2:	7bba      	ldrb	r2, [r7, #14]
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 80006d2:	7b7a      	ldrb	r2, [r7, #13]
 80006d4:	797b      	ldrb	r3, [r7, #5]
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f043 030c 	orr.w	r3, r3, #12
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 80006e2:	7b7a      	ldrb	r2, [r7, #13]
 80006e4:	797b      	ldrb	r3, [r7, #5]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	f107 0208 	add.w	r2, r7, #8
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2304      	movs	r3, #4
 8000702:	4806      	ldr	r0, [pc, #24]	; (800071c <LCD_SendInternal+0xa8>)
 8000704:	f003 fb98 	bl	8003e38 <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 800070c:	2005      	movs	r0, #5
 800070e:	f001 fc4f 	bl	8001fb0 <HAL_Delay>
    return res;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200003c4 	.word	0x200003c4

08000720 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000730:	79b9      	ldrb	r1, [r7, #6]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ff9c 	bl	8000674 <LCD_SendInternal>
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000754:	79b9      	ldrb	r1, [r7, #6]
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	2201      	movs	r2, #1
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff8a 	bl	8000674 <LCD_SendInternal>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}

08000768 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2130      	movs	r1, #48	; 0x30
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff ffd2 	bl	8000720 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2102      	movs	r1, #2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ffcd 	bl	8000720 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	210c      	movs	r1, #12
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc8 	bl	8000720 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2101      	movs	r1, #1
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffc3 	bl	8000720 <LCD_SendCommand>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	4603      	mov	r3, r0
 80007aa:	6039      	str	r1, [r7, #0]
 80007ac:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 80007ae:	e009      	b.n	80007c4 <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ffc3 	bl	8000744 <LCD_SendData>
        str++;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	3301      	adds	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <LCD_SendString+0xe>
    }
}
 80007cc:	bf00      	nop
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <_write>:
static void MX_ADC1_Init(void);
static void MX_TIM3_Init(void);
static void MX_TIM2_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 500);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80007ec:	68b9      	ldr	r1, [r7, #8]
 80007ee:	4804      	ldr	r0, [pc, #16]	; (8000800 <_write+0x28>)
 80007f0:	f006 fc67 	bl	80070c2 <HAL_UART_Transmit>
	return len;
 80007f4:	687b      	ldr	r3, [r7, #4]
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	200004c8 	.word	0x200004c8

08000804 <get_time>:
RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;
RTC_AlarmTypeDef aTime;

void get_time(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af02      	add	r7, sp, #8
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800080a:	2200      	movs	r2, #0
 800080c:	4911      	ldr	r1, [pc, #68]	; (8000854 <get_time+0x50>)
 800080e:	4812      	ldr	r0, [pc, #72]	; (8000858 <get_time+0x54>)
 8000810:	f004 ff2a 	bl	8005668 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000814:	2200      	movs	r2, #0
 8000816:	4911      	ldr	r1, [pc, #68]	; (800085c <get_time+0x58>)
 8000818:	480f      	ldr	r0, [pc, #60]	; (8000858 <get_time+0x54>)
 800081a:	f005 f807 	bl	800582c <HAL_RTC_GetDate>
	sprintf((char*)showTime, "%s %02d : %02d : %02d      ", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <get_time+0x50>)
 8000820:	78db      	ldrb	r3, [r3, #3]
 8000822:	461a      	mov	r2, r3
 8000824:	4613      	mov	r3, r2
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	4413      	add	r3, r2
 800082a:	4a0d      	ldr	r2, [pc, #52]	; (8000860 <get_time+0x5c>)
 800082c:	441a      	add	r2, r3
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <get_time+0x50>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	4618      	mov	r0, r3
 8000834:	4b07      	ldr	r3, [pc, #28]	; (8000854 <get_time+0x50>)
 8000836:	785b      	ldrb	r3, [r3, #1]
 8000838:	4619      	mov	r1, r3
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <get_time+0x50>)
 800083c:	789b      	ldrb	r3, [r3, #2]
 800083e:	9301      	str	r3, [sp, #4]
 8000840:	9100      	str	r1, [sp, #0]
 8000842:	4603      	mov	r3, r0
 8000844:	4907      	ldr	r1, [pc, #28]	; (8000864 <get_time+0x60>)
 8000846:	4808      	ldr	r0, [pc, #32]	; (8000868 <get_time+0x64>)
 8000848:	f007 f914 	bl	8007a74 <siprintf>
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000558 	.word	0x20000558
 8000858:	20000418 	.word	0x20000418
 800085c:	2000056c 	.word	0x2000056c
 8000860:	20000000 	.word	0x20000000
 8000864:	08008b48 	.word	0x08008b48
 8000868:	20000510 	.word	0x20000510

0800086c <get_alarm>:
void get_alarm(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af02      	add	r7, sp, #8
	HAL_RTC_GetAlarm(&hrtc, &aTime, RTC_CR_ALRAE, RTC_FORMAT_BIN);
 8000872:	2300      	movs	r3, #0
 8000874:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000878:	490e      	ldr	r1, [pc, #56]	; (80008b4 <get_alarm+0x48>)
 800087a:	480f      	ldr	r0, [pc, #60]	; (80008b8 <get_alarm+0x4c>)
 800087c:	f005 f968 	bl	8005b50 <HAL_RTC_GetAlarm>
	sprintf((char*)alarmTime, "%s %02d : %02d : %02d      ", ampm[aTime.AlarmTime.TimeFormat], aTime.AlarmTime.Hours, aTime.AlarmTime.Minutes, aTime.AlarmTime.Seconds);
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <get_alarm+0x48>)
 8000882:	78db      	ldrb	r3, [r3, #3]
 8000884:	461a      	mov	r2, r3
 8000886:	4613      	mov	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	4413      	add	r3, r2
 800088c:	4a0b      	ldr	r2, [pc, #44]	; (80008bc <get_alarm+0x50>)
 800088e:	441a      	add	r2, r3
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <get_alarm+0x48>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	4618      	mov	r0, r3
 8000896:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <get_alarm+0x48>)
 8000898:	785b      	ldrb	r3, [r3, #1]
 800089a:	4619      	mov	r1, r3
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <get_alarm+0x48>)
 800089e:	789b      	ldrb	r3, [r3, #2]
 80008a0:	9301      	str	r3, [sp, #4]
 80008a2:	9100      	str	r1, [sp, #0]
 80008a4:	4603      	mov	r3, r0
 80008a6:	4906      	ldr	r1, [pc, #24]	; (80008c0 <get_alarm+0x54>)
 80008a8:	4806      	ldr	r0, [pc, #24]	; (80008c4 <get_alarm+0x58>)
 80008aa:	f007 f8e3 	bl	8007a74 <siprintf>
}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000570 	.word	0x20000570
 80008b8:	20000418 	.word	0x20000418
 80008bc:	20000000 	.word	0x20000000
 80008c0:	08008b48 	.word	0x08008b48
 80008c4:	20000530 	.word	0x20000530

080008c8 <time_display>:

void time_display(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  if (current_state.mode == NORMAL_STATE) {
 80008cc:	4b28      	ldr	r3, [pc, #160]	; (8000970 <time_display+0xa8>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d112      	bne.n	80008fa <time_display+0x32>
	  get_time();
 80008d4:	f7ff ff96 	bl	8000804 <get_time>
	  LCD_SendCommand(LCD_ADDR, 0b10000000);
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	204e      	movs	r0, #78	; 0x4e
 80008dc:	f7ff ff20 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, "CLOCK              ");
 80008e0:	4924      	ldr	r1, [pc, #144]	; (8000974 <time_display+0xac>)
 80008e2:	204e      	movs	r0, #78	; 0x4e
 80008e4:	f7ff ff5d 	bl	80007a2 <LCD_SendString>
	  LCD_SendCommand(LCD_ADDR, 0b11000000);
 80008e8:	21c0      	movs	r1, #192	; 0xc0
 80008ea:	204e      	movs	r0, #78	; 0x4e
 80008ec:	f7ff ff18 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, showTime);
 80008f0:	4921      	ldr	r1, [pc, #132]	; (8000978 <time_display+0xb0>)
 80008f2:	204e      	movs	r0, #78	; 0x4e
 80008f4:	f7ff ff55 	bl	80007a2 <LCD_SendString>
	  LCD_SendCommand(LCD_ADDR, 0b10000000);
	  LCD_SendString(LCD_ADDR, "Music Select       ");
//	  LCD_SendCommand(LCD_ADDR, 0b11000000);
//	  LCD_SendString(LCD_ADDR, alarmTime);
  }
}
 80008f8:	e037      	b.n	800096a <time_display+0xa2>
  else if (current_state.mode == TIME_SETTING){
 80008fa:	4b1d      	ldr	r3, [pc, #116]	; (8000970 <time_display+0xa8>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d110      	bne.n	8000924 <time_display+0x5c>
	  LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000902:	2180      	movs	r1, #128	; 0x80
 8000904:	204e      	movs	r0, #78	; 0x4e
 8000906:	f7ff ff0b 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, "Time Setting      ");
 800090a:	491c      	ldr	r1, [pc, #112]	; (800097c <time_display+0xb4>)
 800090c:	204e      	movs	r0, #78	; 0x4e
 800090e:	f7ff ff48 	bl	80007a2 <LCD_SendString>
	  LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000912:	21c0      	movs	r1, #192	; 0xc0
 8000914:	204e      	movs	r0, #78	; 0x4e
 8000916:	f7ff ff03 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, showTime);
 800091a:	4917      	ldr	r1, [pc, #92]	; (8000978 <time_display+0xb0>)
 800091c:	204e      	movs	r0, #78	; 0x4e
 800091e:	f7ff ff40 	bl	80007a2 <LCD_SendString>
}
 8000922:	e022      	b.n	800096a <time_display+0xa2>
  else if (current_state.mode == ALARM_TIME_SETTING) {
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <time_display+0xa8>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b02      	cmp	r3, #2
 800092a:	d112      	bne.n	8000952 <time_display+0x8a>
	  get_alarm();
 800092c:	f7ff ff9e 	bl	800086c <get_alarm>
	  LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	204e      	movs	r0, #78	; 0x4e
 8000934:	f7ff fef4 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, "Alarm Time       ");
 8000938:	4911      	ldr	r1, [pc, #68]	; (8000980 <time_display+0xb8>)
 800093a:	204e      	movs	r0, #78	; 0x4e
 800093c:	f7ff ff31 	bl	80007a2 <LCD_SendString>
	  LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000940:	21c0      	movs	r1, #192	; 0xc0
 8000942:	204e      	movs	r0, #78	; 0x4e
 8000944:	f7ff feec 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, alarmTime);
 8000948:	490e      	ldr	r1, [pc, #56]	; (8000984 <time_display+0xbc>)
 800094a:	204e      	movs	r0, #78	; 0x4e
 800094c:	f7ff ff29 	bl	80007a2 <LCD_SendString>
}
 8000950:	e00b      	b.n	800096a <time_display+0xa2>
  else if (current_state.mode == MUSIC_SELECT) {
 8000952:	4b07      	ldr	r3, [pc, #28]	; (8000970 <time_display+0xa8>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b03      	cmp	r3, #3
 8000958:	d107      	bne.n	800096a <time_display+0xa2>
	  LCD_SendCommand(LCD_ADDR, 0b10000000);
 800095a:	2180      	movs	r1, #128	; 0x80
 800095c:	204e      	movs	r0, #78	; 0x4e
 800095e:	f7ff fedf 	bl	8000720 <LCD_SendCommand>
	  LCD_SendString(LCD_ADDR, "Music Select       ");
 8000962:	4909      	ldr	r1, [pc, #36]	; (8000988 <time_display+0xc0>)
 8000964:	204e      	movs	r0, #78	; 0x4e
 8000966:	f7ff ff1c 	bl	80007a2 <LCD_SendString>
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000ec 	.word	0x200000ec
 8000974:	08008b64 	.word	0x08008b64
 8000978:	20000510 	.word	0x20000510
 800097c:	08008b78 	.word	0x08008b78
 8000980:	08008b8c 	.word	0x08008b8c
 8000984:	20000530 	.word	0x20000530
 8000988:	08008ba0 	.word	0x08008ba0

0800098c <HAL_GPIO_EXTI_Callback>:
	SECOND_PULL
} click_currentstate;
enum CLICK_STATE click_currentstate = NO_CLICK;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_7) {
 8000996:	88fb      	ldrh	r3, [r7, #6]
 8000998:	2b80      	cmp	r3, #128	; 0x80
 800099a:	d17c      	bne.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
        level = HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_7);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	4840      	ldr	r0, [pc, #256]	; (8000aa0 <HAL_GPIO_EXTI_Callback+0x114>)
 80009a0:	f003 f8a2 	bl	8003ae8 <HAL_GPIO_ReadPin>
 80009a4:	4603      	mov	r3, r0
 80009a6:	461a      	mov	r2, r3
 80009a8:	4b3e      	ldr	r3, [pc, #248]	; (8000aa4 <HAL_GPIO_EXTI_Callback+0x118>)
 80009aa:	601a      	str	r2, [r3, #0]
        currentTime = HAL_GetTick();
 80009ac:	f001 faf4 	bl	8001f98 <HAL_GetTick>
 80009b0:	4603      	mov	r3, r0
 80009b2:	4a3d      	ldr	r2, [pc, #244]	; (8000aa8 <HAL_GPIO_EXTI_Callback+0x11c>)
 80009b4:	6013      	str	r3, [r2, #0]
        interval = currentTime - lastTime;
 80009b6:	4b3c      	ldr	r3, [pc, #240]	; (8000aa8 <HAL_GPIO_EXTI_Callback+0x11c>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	4b3c      	ldr	r3, [pc, #240]	; (8000aac <HAL_GPIO_EXTI_Callback+0x120>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	4a3b      	ldr	r2, [pc, #236]	; (8000ab0 <HAL_GPIO_EXTI_Callback+0x124>)
 80009c2:	6013      	str	r3, [r2, #0]
        lastTime = currentTime;
 80009c4:	4b38      	ldr	r3, [pc, #224]	; (8000aa8 <HAL_GPIO_EXTI_Callback+0x11c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a38      	ldr	r2, [pc, #224]	; (8000aac <HAL_GPIO_EXTI_Callback+0x120>)
 80009ca:	6013      	str	r3, [r2, #0]

        if (interval > 50) {
 80009cc:	4b38      	ldr	r3, [pc, #224]	; (8000ab0 <HAL_GPIO_EXTI_Callback+0x124>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b32      	cmp	r3, #50	; 0x32
 80009d2:	d960      	bls.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
//                }
//                if (double_key_cnt > 2) {
//                	double_key_cnt = 0;
//                }
//            }
			if (level == 0 && (click_currentstate == NO_CLICK || click_currentstate == SECOND_PULL)) {
 80009d4:	4b33      	ldr	r3, [pc, #204]	; (8000aa4 <HAL_GPIO_EXTI_Callback+0x118>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d110      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x72>
 80009dc:	4b35      	ldr	r3, [pc, #212]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d003      	beq.n	80009ec <HAL_GPIO_EXTI_Callback+0x60>
 80009e4:	4b33      	ldr	r3, [pc, #204]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	2b04      	cmp	r3, #4
 80009ea:	d108      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x72>
				click_currentstate = FIRST_PUSH;
 80009ec:	4b31      	ldr	r3, [pc, #196]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]
				ctime = HAL_GetTick();
 80009f2:	f001 fad1 	bl	8001f98 <HAL_GetTick>
 80009f6:	4603      	mov	r3, r0
 80009f8:	4a2f      	ldr	r2, [pc, #188]	; (8000ab8 <HAL_GPIO_EXTI_Callback+0x12c>)
 80009fa:	6013      	str	r3, [r2, #0]
 80009fc:	e04b      	b.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
			}
			else if (level == 1 && click_currentstate == FIRST_PUSH) {
 80009fe:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <HAL_GPIO_EXTI_Callback+0x118>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d121      	bne.n	8000a4a <HAL_GPIO_EXTI_Callback+0xbe>
 8000a06:	4b2b      	ldr	r3, [pc, #172]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d11d      	bne.n	8000a4a <HAL_GPIO_EXTI_Callback+0xbe>
				click_currentstate = FIRST_PULL;
 8000a0e:	4b29      	ldr	r3, [pc, #164]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a10:	2202      	movs	r2, #2
 8000a12:	701a      	strb	r2, [r3, #0]
				ltime = HAL_GetTick();
 8000a14:	f001 fac0 	bl	8001f98 <HAL_GetTick>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	4a28      	ldr	r2, [pc, #160]	; (8000abc <HAL_GPIO_EXTI_Callback+0x130>)
 8000a1c:	6013      	str	r3, [r2, #0]
				if (ltime - ctime > 1000 && current_state.mode == NORMAL_STATE) {
 8000a1e:	4b27      	ldr	r3, [pc, #156]	; (8000abc <HAL_GPIO_EXTI_Callback+0x130>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	4b25      	ldr	r3, [pc, #148]	; (8000ab8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	1ad3      	subs	r3, r2, r3
 8000a28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a2c:	d932      	bls.n	8000a94 <HAL_GPIO_EXTI_Callback+0x108>
 8000a2e:	4b24      	ldr	r3, [pc, #144]	; (8000ac0 <HAL_GPIO_EXTI_Callback+0x134>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d12e      	bne.n	8000a94 <HAL_GPIO_EXTI_Callback+0x108>
					printf("Long click~~~~~~~~\r\n");
 8000a36:	4823      	ldr	r0, [pc, #140]	; (8000ac4 <HAL_GPIO_EXTI_Callback+0x138>)
 8000a38:	f006 ffe0 	bl	80079fc <puts>
					click_currentstate = NO_CLICK;
 8000a3c:	4b1d      	ldr	r3, [pc, #116]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	701a      	strb	r2, [r3, #0]
					current_state.mode = ALARM_TIME_SETTING;
 8000a42:	4b1f      	ldr	r3, [pc, #124]	; (8000ac0 <HAL_GPIO_EXTI_Callback+0x134>)
 8000a44:	2202      	movs	r2, #2
 8000a46:	701a      	strb	r2, [r3, #0]
				if (ltime - ctime > 1000 && current_state.mode == NORMAL_STATE) {
 8000a48:	e024      	b.n	8000a94 <HAL_GPIO_EXTI_Callback+0x108>
				}
				else {
	//				printf("first pull \r\n");
				}
			}
			else if (level == 0 && click_currentstate == FIRST_PULL) {
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <HAL_GPIO_EXTI_Callback+0x118>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d107      	bne.n	8000a62 <HAL_GPIO_EXTI_Callback+0xd6>
 8000a52:	4b18      	ldr	r3, [pc, #96]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d103      	bne.n	8000a62 <HAL_GPIO_EXTI_Callback+0xd6>
				click_currentstate = SECOND_PUSH;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	701a      	strb	r2, [r3, #0]
 8000a60:	e019      	b.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
	//			printf("second_push \r\n");
			}
			else if (level == 1 && click_currentstate == SECOND_PUSH) {
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <HAL_GPIO_EXTI_Callback+0x118>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d115      	bne.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
 8000a6a:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d111      	bne.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
				click_currentstate = SECOND_PULL;
 8000a72:	4b10      	ldr	r3, [pc, #64]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a74:	2204      	movs	r2, #4
 8000a76:	701a      	strb	r2, [r3, #0]
	//			printf("second_pull \r\n");
				printf("doubleeeeeeee \r\n");
 8000a78:	4813      	ldr	r0, [pc, #76]	; (8000ac8 <HAL_GPIO_EXTI_Callback+0x13c>)
 8000a7a:	f006 ffbf 	bl	80079fc <puts>
				if (current_state.mode == NORMAL_STATE) {
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <HAL_GPIO_EXTI_Callback+0x134>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d102      	bne.n	8000a8c <HAL_GPIO_EXTI_Callback+0x100>
					current_state.mode = MUSIC_SELECT;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <HAL_GPIO_EXTI_Callback+0x134>)
 8000a88:	2203      	movs	r2, #3
 8000a8a:	701a      	strb	r2, [r3, #0]
				}
				click_currentstate = NO_CLICK;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <HAL_GPIO_EXTI_Callback+0x128>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
			}
        }
    }
}
 8000a92:	e000      	b.n	8000a96 <HAL_GPIO_EXTI_Callback+0x10a>
				if (ltime - ctime > 1000 && current_state.mode == NORMAL_STATE) {
 8000a94:	bf00      	nop
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40021400 	.word	0x40021400
 8000aa4:	200005a4 	.word	0x200005a4
 8000aa8:	200005a8 	.word	0x200005a8
 8000aac:	200005ac 	.word	0x200005ac
 8000ab0:	200005a0 	.word	0x200005a0
 8000ab4:	200005b0 	.word	0x200005b0
 8000ab8:	20000598 	.word	0x20000598
 8000abc:	2000059c 	.word	0x2000059c
 8000ac0:	200000ec 	.word	0x200000ec
 8000ac4:	08008bb4 	.word	0x08008bb4
 8000ac8:	08008bc8 	.word	0x08008bc8

08000acc <setTime_Position>:

void setTime_Position() {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08a      	sub	sp, #40	; 0x28
 8000ad0:	af00      	add	r7, sp, #0
	char blink[30] = {0};
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
 8000ae4:	611a      	str	r2, [r3, #16]
 8000ae6:	615a      	str	r2, [r3, #20]
 8000ae8:	831a      	strh	r2, [r3, #24]
		RTC_TimeTypeDef* selectedTime;
	if (current_state.mode == TIME_SETTING) {
 8000aea:	4b95      	ldr	r3, [pc, #596]	; (8000d40 <setTime_Position+0x274>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d102      	bne.n	8000af8 <setTime_Position+0x2c>
		selectedTime = &sTime;
 8000af2:	4b94      	ldr	r3, [pc, #592]	; (8000d44 <setTime_Position+0x278>)
 8000af4:	627b      	str	r3, [r7, #36]	; 0x24
 8000af6:	e001      	b.n	8000afc <setTime_Position+0x30>
	} else {
		selectedTime = &(aTime.AlarmTime);
 8000af8:	4b93      	ldr	r3, [pc, #588]	; (8000d48 <setTime_Position+0x27c>)
 8000afa:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if (XY[0] < 1500) hourMinSec--;
 8000afc:	4b93      	ldr	r3, [pc, #588]	; (8000d4c <setTime_Position+0x280>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f240 52db 	movw	r2, #1499	; 0x5db
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d804      	bhi.n	8000b12 <setTime_Position+0x46>
 8000b08:	4b91      	ldr	r3, [pc, #580]	; (8000d50 <setTime_Position+0x284>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	4a90      	ldr	r2, [pc, #576]	; (8000d50 <setTime_Position+0x284>)
 8000b10:	6013      	str	r3, [r2, #0]
	if (XY[0] > 4000) hourMinSec++;
 8000b12:	4b8e      	ldr	r3, [pc, #568]	; (8000d4c <setTime_Position+0x280>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000b1a:	d904      	bls.n	8000b26 <setTime_Position+0x5a>
 8000b1c:	4b8c      	ldr	r3, [pc, #560]	; (8000d50 <setTime_Position+0x284>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	3301      	adds	r3, #1
 8000b22:	4a8b      	ldr	r2, [pc, #556]	; (8000d50 <setTime_Position+0x284>)
 8000b24:	6013      	str	r3, [r2, #0]

	if (hourMinSec > 3) hourMinSec = 0;
 8000b26:	4b8a      	ldr	r3, [pc, #552]	; (8000d50 <setTime_Position+0x284>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b03      	cmp	r3, #3
 8000b2c:	dd02      	ble.n	8000b34 <setTime_Position+0x68>
 8000b2e:	4b88      	ldr	r3, [pc, #544]	; (8000d50 <setTime_Position+0x284>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
	if (hourMinSec < 0) hourMinSec = 3;
 8000b34:	4b86      	ldr	r3, [pc, #536]	; (8000d50 <setTime_Position+0x284>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	da02      	bge.n	8000b42 <setTime_Position+0x76>
 8000b3c:	4b84      	ldr	r3, [pc, #528]	; (8000d50 <setTime_Position+0x284>)
 8000b3e:	2203      	movs	r2, #3
 8000b40:	601a      	str	r2, [r3, #0]

	printf("time_position : %d \r\n", hourMinSec);
 8000b42:	4b83      	ldr	r3, [pc, #524]	; (8000d50 <setTime_Position+0x284>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4882      	ldr	r0, [pc, #520]	; (8000d54 <setTime_Position+0x288>)
 8000b4a:	f006 fef1 	bl	8007930 <iprintf>

	switch(hourMinSec) {
 8000b4e:	4b80      	ldr	r3, [pc, #512]	; (8000d50 <setTime_Position+0x284>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b03      	cmp	r3, #3
 8000b54:	f200 80d6 	bhi.w	8000d04 <setTime_Position+0x238>
 8000b58:	a201      	add	r2, pc, #4	; (adr r2, 8000b60 <setTime_Position+0x94>)
 8000b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b5e:	bf00      	nop
 8000b60:	08000b71 	.word	0x08000b71
 8000b64:	08000bc5 	.word	0x08000bc5
 8000b68:	08000c2b 	.word	0x08000c2b
 8000b6c:	08000c91 	.word	0x08000c91
	case 0:
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000b70:	21c0      	movs	r1, #192	; 0xc0
 8000b72:	204e      	movs	r0, #78	; 0x4e
 8000b74:	f7ff fdd4 	bl	8000720 <LCD_SendCommand>
		sprintf(blink, "%s", ampm[selectedTime->TimeFormat]);
 8000b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7a:	78db      	ldrb	r3, [r3, #3]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4613      	mov	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	4a74      	ldr	r2, [pc, #464]	; (8000d58 <setTime_Position+0x28c>)
 8000b86:	441a      	add	r2, r3
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	4974      	ldr	r1, [pc, #464]	; (8000d5c <setTime_Position+0x290>)
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f006 ff71 	bl	8007a74 <siprintf>
		if (XY[1] < 1500 ) selectedTime->TimeFormat++;
 8000b92:	4b6e      	ldr	r3, [pc, #440]	; (8000d4c <setTime_Position+0x280>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f240 52db 	movw	r2, #1499	; 0x5db
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d805      	bhi.n	8000baa <setTime_Position+0xde>
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba0:	78db      	ldrb	r3, [r3, #3]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba8:	70da      	strb	r2, [r3, #3]
		if (XY[1] > 4000)  selectedTime->TimeFormat--;
 8000baa:	4b68      	ldr	r3, [pc, #416]	; (8000d4c <setTime_Position+0x280>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000bb2:	f240 80a0 	bls.w	8000cf6 <setTime_Position+0x22a>
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb8:	78db      	ldrb	r3, [r3, #3]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	b2da      	uxtb	r2, r3
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc0:	70da      	strb	r2, [r3, #3]
		break;
 8000bc2:	e098      	b.n	8000cf6 <setTime_Position+0x22a>
	case 1:
		LCD_SendCommand(LCD_ADDR, 0b11000011);
 8000bc4:	21c3      	movs	r1, #195	; 0xc3
 8000bc6:	204e      	movs	r0, #78	; 0x4e
 8000bc8:	f7ff fdaa 	bl	8000720 <LCD_SendCommand>
		sprintf(blink, "%02d", selectedTime->Hours);
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	4962      	ldr	r1, [pc, #392]	; (8000d60 <setTime_Position+0x294>)
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f006 ff4c 	bl	8007a74 <siprintf>
		if (XY[1] < 1500) selectedTime->Hours++;
 8000bdc:	4b5b      	ldr	r3, [pc, #364]	; (8000d4c <setTime_Position+0x280>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f240 52db 	movw	r2, #1499	; 0x5db
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d805      	bhi.n	8000bf4 <setTime_Position+0x128>
 8000be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	3301      	adds	r3, #1
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf2:	701a      	strb	r2, [r3, #0]
		if (XY[1] > 4000) selectedTime->Hours--;
 8000bf4:	4b55      	ldr	r3, [pc, #340]	; (8000d4c <setTime_Position+0x280>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000bfc:	d905      	bls.n	8000c0a <setTime_Position+0x13e>
 8000bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	701a      	strb	r2, [r3, #0]
		if (selectedTime -> Hours > 250)     selectedTime->Hours = 12;
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2bfa      	cmp	r3, #250	; 0xfa
 8000c10:	d903      	bls.n	8000c1a <setTime_Position+0x14e>
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	220c      	movs	r2, #12
 8000c16:	701a      	strb	r2, [r3, #0]
		else if (selectedTime-> Hours > 12 ) selectedTime->Hours = 1;
		break;
 8000c18:	e06f      	b.n	8000cfa <setTime_Position+0x22e>
		else if (selectedTime-> Hours > 12 ) selectedTime->Hours = 1;
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b0c      	cmp	r3, #12
 8000c20:	d96b      	bls.n	8000cfa <setTime_Position+0x22e>
 8000c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c24:	2201      	movs	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]
		break;
 8000c28:	e067      	b.n	8000cfa <setTime_Position+0x22e>
	case 2:
		LCD_SendCommand(LCD_ADDR, 0b11001000);
 8000c2a:	21c8      	movs	r1, #200	; 0xc8
 8000c2c:	204e      	movs	r0, #78	; 0x4e
 8000c2e:	f7ff fd77 	bl	8000720 <LCD_SendCommand>
		sprintf(blink, "%02d", selectedTime->Minutes);
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	785b      	ldrb	r3, [r3, #1]
 8000c36:	461a      	mov	r2, r3
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	4949      	ldr	r1, [pc, #292]	; (8000d60 <setTime_Position+0x294>)
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f006 ff19 	bl	8007a74 <siprintf>
		if (XY[1] < 1500) selectedTime->Minutes++;
 8000c42:	4b42      	ldr	r3, [pc, #264]	; (8000d4c <setTime_Position+0x280>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f240 52db 	movw	r2, #1499	; 0x5db
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d805      	bhi.n	8000c5a <setTime_Position+0x18e>
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c50:	785b      	ldrb	r3, [r3, #1]
 8000c52:	3301      	adds	r3, #1
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c58:	705a      	strb	r2, [r3, #1]
		if (XY[1] > 4000) selectedTime->Minutes--;
 8000c5a:	4b3c      	ldr	r3, [pc, #240]	; (8000d4c <setTime_Position+0x280>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000c62:	d905      	bls.n	8000c70 <setTime_Position+0x1a4>
 8000c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c66:	785b      	ldrb	r3, [r3, #1]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6e:	705a      	strb	r2, [r3, #1]
		if (selectedTime->Minutes > 250)     selectedTime->Minutes = 59;
 8000c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c72:	785b      	ldrb	r3, [r3, #1]
 8000c74:	2bfa      	cmp	r3, #250	; 0xfa
 8000c76:	d903      	bls.n	8000c80 <setTime_Position+0x1b4>
 8000c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c7a:	223b      	movs	r2, #59	; 0x3b
 8000c7c:	705a      	strb	r2, [r3, #1]
		else if (selectedTime->Minutes > 59) selectedTime->Minutes = 0;
		break;
 8000c7e:	e03e      	b.n	8000cfe <setTime_Position+0x232>
		else if (selectedTime->Minutes > 59) selectedTime->Minutes = 0;
 8000c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c82:	785b      	ldrb	r3, [r3, #1]
 8000c84:	2b3b      	cmp	r3, #59	; 0x3b
 8000c86:	d93a      	bls.n	8000cfe <setTime_Position+0x232>
 8000c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	705a      	strb	r2, [r3, #1]
		break;
 8000c8e:	e036      	b.n	8000cfe <setTime_Position+0x232>
	case 3:
		LCD_SendCommand(LCD_ADDR, 0b11001101);
 8000c90:	21cd      	movs	r1, #205	; 0xcd
 8000c92:	204e      	movs	r0, #78	; 0x4e
 8000c94:	f7ff fd44 	bl	8000720 <LCD_SendCommand>
		 sprintf(blink, "%02d", selectedTime->Seconds);
 8000c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9a:	789b      	ldrb	r3, [r3, #2]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	492f      	ldr	r1, [pc, #188]	; (8000d60 <setTime_Position+0x294>)
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fee6 	bl	8007a74 <siprintf>
		if (XY[1] < 1500) selectedTime->Seconds++;
 8000ca8:	4b28      	ldr	r3, [pc, #160]	; (8000d4c <setTime_Position+0x280>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f240 52db 	movw	r2, #1499	; 0x5db
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d805      	bhi.n	8000cc0 <setTime_Position+0x1f4>
 8000cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb6:	789b      	ldrb	r3, [r3, #2]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbe:	709a      	strb	r2, [r3, #2]
		if (XY[1] > 4000) selectedTime->Seconds--;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <setTime_Position+0x280>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000cc8:	d905      	bls.n	8000cd6 <setTime_Position+0x20a>
 8000cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ccc:	789b      	ldrb	r3, [r3, #2]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd4:	709a      	strb	r2, [r3, #2]
		if (selectedTime->Seconds > 250)     selectedTime->Seconds = 59;
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	789b      	ldrb	r3, [r3, #2]
 8000cda:	2bfa      	cmp	r3, #250	; 0xfa
 8000cdc:	d903      	bls.n	8000ce6 <setTime_Position+0x21a>
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	223b      	movs	r2, #59	; 0x3b
 8000ce2:	709a      	strb	r2, [r3, #2]
		else if (selectedTime->Seconds > 59) selectedTime->Seconds = 0;
		break;
 8000ce4:	e00d      	b.n	8000d02 <setTime_Position+0x236>
		else if (selectedTime->Seconds > 59) selectedTime->Seconds = 0;
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce8:	789b      	ldrb	r3, [r3, #2]
 8000cea:	2b3b      	cmp	r3, #59	; 0x3b
 8000cec:	d909      	bls.n	8000d02 <setTime_Position+0x236>
 8000cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	709a      	strb	r2, [r3, #2]
		break;
 8000cf4:	e005      	b.n	8000d02 <setTime_Position+0x236>
		break;
 8000cf6:	bf00      	nop
 8000cf8:	e004      	b.n	8000d04 <setTime_Position+0x238>
		break;
 8000cfa:	bf00      	nop
 8000cfc:	e002      	b.n	8000d04 <setTime_Position+0x238>
		break;
 8000cfe:	bf00      	nop
 8000d00:	e000      	b.n	8000d04 <setTime_Position+0x238>
		break;
 8000d02:	bf00      	nop
	}
//	timeRange_check();
	HAL_Delay(400);
 8000d04:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000d08:	f001 f952 	bl	8001fb0 <HAL_Delay>
	LCD_SendString(LCD_ADDR, "  ");
 8000d0c:	4915      	ldr	r1, [pc, #84]	; (8000d64 <setTime_Position+0x298>)
 8000d0e:	204e      	movs	r0, #78	; 0x4e
 8000d10:	f7ff fd47 	bl	80007a2 <LCD_SendString>
	if (current_state.mode == TIME_SETTING) {
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <setTime_Position+0x274>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d105      	bne.n	8000d28 <setTime_Position+0x25c>
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4909      	ldr	r1, [pc, #36]	; (8000d44 <setTime_Position+0x278>)
 8000d20:	4811      	ldr	r0, [pc, #68]	; (8000d68 <setTime_Position+0x29c>)
 8000d22:	f004 fc07 	bl	8005534 <HAL_RTC_SetTime>
	}
	else {
		HAL_RTC_SetAlarm_IT(&hrtc, &aTime, RTC_FORMAT_BIN);
		get_alarm();
	}
}
 8000d26:	e006      	b.n	8000d36 <setTime_Position+0x26a>
		HAL_RTC_SetAlarm_IT(&hrtc, &aTime, RTC_FORMAT_BIN);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	4907      	ldr	r1, [pc, #28]	; (8000d48 <setTime_Position+0x27c>)
 8000d2c:	480e      	ldr	r0, [pc, #56]	; (8000d68 <setTime_Position+0x29c>)
 8000d2e:	f004 fdcd 	bl	80058cc <HAL_RTC_SetAlarm_IT>
		get_alarm();
 8000d32:	f7ff fd9b 	bl	800086c <get_alarm>
}
 8000d36:	bf00      	nop
 8000d38:	3728      	adds	r7, #40	; 0x28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200000ec 	.word	0x200000ec
 8000d44:	20000558 	.word	0x20000558
 8000d48:	20000570 	.word	0x20000570
 8000d4c:	20000550 	.word	0x20000550
 8000d50:	2000050c 	.word	0x2000050c
 8000d54:	08008bd8 	.word	0x08008bd8
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	08008bf0 	.word	0x08008bf0
 8000d60:	08008bf4 	.word	0x08008bf4
 8000d64:	08008bfc 	.word	0x08008bfc
 8000d68:	20000418 	.word	0x20000418

08000d6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d70:	f001 f8ac 	bl	8001ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d74:	f000 f868 	bl	8000e48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d78:	f000 fb5e 	bl	8001438 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d7c:	f000 fb3c 	bl	80013f8 <MX_DMA_Init>
  MX_ETH_Init();
 8000d80:	f000 f94a 	bl	8001018 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000d84:	f000 fb0e 	bl	80013a4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000d88:	f000 f994 	bl	80010b4 <MX_I2C1_Init>
  MX_RTC_Init();
 8000d8c:	f000 f9d2 	bl	8001134 <MX_RTC_Init>
  MX_ADC1_Init();
 8000d90:	f000 f8e2 	bl	8000f58 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000d94:	f000 faae 	bl	80012f4 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000d98:	f000 fa60 	bl	800125c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d9c:	f000 f8c0 	bl	8000f20 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  I2C_Scan();
 8000da0:	f7ff fbfc 	bl	800059c <I2C_Scan>
  LCD_Init(LCD_ADDR);
 8000da4:	204e      	movs	r0, #78	; 0x4e
 8000da6:	f7ff fcdf 	bl	8000768 <LCD_Init>

  current_state.mode = NORMAL_STATE;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <main+0xbc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
  HAL_ADC_Start_DMA(&hadc1, XY, 2);
 8000db0:	2202      	movs	r2, #2
 8000db2:	491e      	ldr	r1, [pc, #120]	; (8000e2c <main+0xc0>)
 8000db4:	481e      	ldr	r0, [pc, #120]	; (8000e30 <main+0xc4>)
 8000db6:	f001 f963 	bl	8002080 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  get_time();
 8000dba:	f7ff fd23 	bl	8000804 <get_time>
	  time_display();
 8000dbe:	f7ff fd83 	bl	80008c8 <time_display>
	  if (current_state.mode == TIME_SETTING || current_state.mode == ALARM_TIME_SETTING) {
 8000dc2:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <main+0xbc>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d003      	beq.n	8000dd2 <main+0x66>
 8000dca:	4b17      	ldr	r3, [pc, #92]	; (8000e28 <main+0xbc>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d10c      	bne.n	8000dec <main+0x80>
		  setTime_Position();
 8000dd2:	f7ff fe7b 	bl	8000acc <setTime_Position>
		  printf("%d, %d \r\n", XY[0], XY[1]);
 8000dd6:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <main+0xc0>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a14      	ldr	r2, [pc, #80]	; (8000e2c <main+0xc0>)
 8000ddc:	6852      	ldr	r2, [r2, #4]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4814      	ldr	r0, [pc, #80]	; (8000e34 <main+0xc8>)
 8000de2:	f006 fda5 	bl	8007930 <iprintf>
		  printf("\r\n");
 8000de6:	4814      	ldr	r0, [pc, #80]	; (8000e38 <main+0xcc>)
 8000de8:	f006 fe08 	bl	80079fc <puts>
	  }

	  if (click_currentstate == FIRST_PULL && (HAL_GetTick()-ltime) > 100) {
 8000dec:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <main+0xd0>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d1e2      	bne.n	8000dba <main+0x4e>
 8000df4:	f001 f8d0 	bl	8001f98 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <main+0xd4>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b64      	cmp	r3, #100	; 0x64
 8000e02:	d9da      	bls.n	8000dba <main+0x4e>
		printf("one click \r\n");
 8000e04:	480f      	ldr	r0, [pc, #60]	; (8000e44 <main+0xd8>)
 8000e06:	f006 fdf9 	bl	80079fc <puts>
		if (current_state.mode == NORMAL_STATE) {
 8000e0a:	4b07      	ldr	r3, [pc, #28]	; (8000e28 <main+0xbc>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d103      	bne.n	8000e1a <main+0xae>
			current_state.mode = TIME_SETTING;
 8000e12:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <main+0xbc>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	e002      	b.n	8000e20 <main+0xb4>
		}
		else {
			current_state.mode = NORMAL_STATE;
 8000e1a:	4b03      	ldr	r3, [pc, #12]	; (8000e28 <main+0xbc>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	701a      	strb	r2, [r3, #0]
		}
		click_currentstate = NO_CLICK;
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <main+0xd0>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
	  get_time();
 8000e26:	e7c8      	b.n	8000dba <main+0x4e>
 8000e28:	200000ec 	.word	0x200000ec
 8000e2c:	20000550 	.word	0x20000550
 8000e30:	2000026c 	.word	0x2000026c
 8000e34:	08008c00 	.word	0x08008c00
 8000e38:	08008c0c 	.word	0x08008c0c
 8000e3c:	200005b0 	.word	0x200005b0
 8000e40:	2000059c 	.word	0x2000059c
 8000e44:	08008c10 	.word	0x08008c10

08000e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b094      	sub	sp, #80	; 0x50
 8000e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4e:	f107 0320 	add.w	r3, r7, #32
 8000e52:	2230      	movs	r2, #48	; 0x30
 8000e54:	2100      	movs	r1, #0
 8000e56:	4618      	mov	r0, r3
 8000e58:	f006 ff04 	bl	8007c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e5c:	f107 030c 	add.w	r3, r7, #12
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	4b29      	ldr	r3, [pc, #164]	; (8000f18 <SystemClock_Config+0xd0>)
 8000e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e74:	4a28      	ldr	r2, [pc, #160]	; (8000f18 <SystemClock_Config+0xd0>)
 8000e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e7c:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <SystemClock_Config+0xd0>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e88:	2300      	movs	r3, #0
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	4b23      	ldr	r3, [pc, #140]	; (8000f1c <SystemClock_Config+0xd4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a22      	ldr	r2, [pc, #136]	; (8000f1c <SystemClock_Config+0xd4>)
 8000e92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e96:	6013      	str	r3, [r2, #0]
 8000e98:	4b20      	ldr	r3, [pc, #128]	; (8000f1c <SystemClock_Config+0xd4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000ea4:	2305      	movs	r3, #5
 8000ea6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ea8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000eba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ec0:	23a8      	movs	r3, #168	; 0xa8
 8000ec2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ec8:	2307      	movs	r3, #7
 8000eca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ecc:	f107 0320 	add.w	r3, r7, #32
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f003 fc61 	bl	8004798 <HAL_RCC_OscConfig>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000edc:	f000 fc32 	bl	8001744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee0:	230f      	movs	r3, #15
 8000ee2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ef0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ef6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ef8:	f107 030c 	add.w	r3, r7, #12
 8000efc:	2105      	movs	r1, #5
 8000efe:	4618      	mov	r0, r3
 8000f00:	f003 fec2 	bl	8004c88 <HAL_RCC_ClockConfig>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000f0a:	f000 fc1b 	bl	8001744 <Error_Handler>
  }
}
 8000f0e:	bf00      	nop
 8000f10:	3750      	adds	r7, #80	; 0x50
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	40007000 	.word	0x40007000

08000f20 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2100      	movs	r1, #0
 8000f28:	2017      	movs	r0, #23
 8000f2a:	f001 fd62 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f2e:	2017      	movs	r0, #23
 8000f30:	f001 fd7b 	bl	8002a2a <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2100      	movs	r1, #0
 8000f38:	2009      	movs	r0, #9
 8000f3a:	f001 fd5a 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000f3e:	2009      	movs	r0, #9
 8000f40:	f001 fd73 	bl	8002a2a <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	201c      	movs	r0, #28
 8000f4a:	f001 fd52 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f4e:	201c      	movs	r0, #28
 8000f50:	f001 fd6b 	bl	8002a2a <HAL_NVIC_EnableIRQ>
}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f5e:	463b      	mov	r3, r7
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f6a:	4b28      	ldr	r3, [pc, #160]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f6c:	4a28      	ldr	r2, [pc, #160]	; (8001010 <MX_ADC1_Init+0xb8>)
 8000f6e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f70:	4b26      	ldr	r3, [pc, #152]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f72:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f76:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f78:	4b24      	ldr	r3, [pc, #144]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f7e:	4b23      	ldr	r3, [pc, #140]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f84:	4b21      	ldr	r3, [pc, #132]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f8a:	4b20      	ldr	r3, [pc, #128]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f98:	4b1c      	ldr	r3, [pc, #112]	; (800100c <MX_ADC1_Init+0xb4>)
 8000f9a:	4a1e      	ldr	r2, [pc, #120]	; (8001014 <MX_ADC1_Init+0xbc>)
 8000f9c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fb2:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb8:	4814      	ldr	r0, [pc, #80]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fba:	f001 f81d 	bl	8001ff8 <HAL_ADC_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fc4:	f000 fbbe 	bl	8001744 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000fc8:	230d      	movs	r3, #13
 8000fca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000fd0:	2304      	movs	r3, #4
 8000fd2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480c      	ldr	r0, [pc, #48]	; (800100c <MX_ADC1_Init+0xb4>)
 8000fda:	f001 f97f 	bl	80022dc <HAL_ADC_ConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fe4:	f000 fbae 	bl	8001744 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fe8:	230a      	movs	r3, #10
 8000fea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_ADC1_Init+0xb4>)
 8000ff6:	f001 f971 	bl	80022dc <HAL_ADC_ConfigChannel>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001000:	f000 fba0 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000026c 	.word	0x2000026c
 8001010:	40012000 	.word	0x40012000
 8001014:	0f000001 	.word	0x0f000001

08001018 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800101c:	4b1f      	ldr	r3, [pc, #124]	; (800109c <MX_ETH_Init+0x84>)
 800101e:	4a20      	ldr	r2, [pc, #128]	; (80010a0 <MX_ETH_Init+0x88>)
 8001020:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <MX_ETH_Init+0x8c>)
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001028:	4b1e      	ldr	r3, [pc, #120]	; (80010a4 <MX_ETH_Init+0x8c>)
 800102a:	2280      	movs	r2, #128	; 0x80
 800102c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800102e:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_ETH_Init+0x8c>)
 8001030:	22e1      	movs	r2, #225	; 0xe1
 8001032:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001034:	4b1b      	ldr	r3, [pc, #108]	; (80010a4 <MX_ETH_Init+0x8c>)
 8001036:	2200      	movs	r2, #0
 8001038:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <MX_ETH_Init+0x8c>)
 800103c:	2200      	movs	r2, #0
 800103e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001040:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <MX_ETH_Init+0x8c>)
 8001042:	2200      	movs	r2, #0
 8001044:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <MX_ETH_Init+0x84>)
 8001048:	4a16      	ldr	r2, [pc, #88]	; (80010a4 <MX_ETH_Init+0x8c>)
 800104a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800104c:	4b13      	ldr	r3, [pc, #76]	; (800109c <MX_ETH_Init+0x84>)
 800104e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001052:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_ETH_Init+0x84>)
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <MX_ETH_Init+0x90>)
 8001058:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <MX_ETH_Init+0x84>)
 800105c:	4a13      	ldr	r2, [pc, #76]	; (80010ac <MX_ETH_Init+0x94>)
 800105e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001060:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_ETH_Init+0x84>)
 8001062:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001066:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001068:	480c      	ldr	r0, [pc, #48]	; (800109c <MX_ETH_Init+0x84>)
 800106a:	f002 f869 	bl	8003140 <HAL_ETH_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001074:	f000 fb66 	bl	8001744 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001078:	2238      	movs	r2, #56	; 0x38
 800107a:	2100      	movs	r1, #0
 800107c:	480c      	ldr	r0, [pc, #48]	; (80010b0 <MX_ETH_Init+0x98>)
 800107e:	f006 fdf1 	bl	8007c64 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001082:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <MX_ETH_Init+0x98>)
 8001084:	2221      	movs	r2, #33	; 0x21
 8001086:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001088:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <MX_ETH_Init+0x98>)
 800108a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800108e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <MX_ETH_Init+0x98>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000314 	.word	0x20000314
 80010a0:	40028000 	.word	0x40028000
 80010a4:	200005b4 	.word	0x200005b4
 80010a8:	200001cc 	.word	0x200001cc
 80010ac:	2000012c 	.word	0x2000012c
 80010b0:	200000f4 	.word	0x200000f4

080010b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010b8:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MX_I2C1_Init+0x74>)
 80010ba:	4a1c      	ldr	r2, [pc, #112]	; (800112c <MX_I2C1_Init+0x78>)
 80010bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010be:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_I2C1_Init+0x74>)
 80010c0:	4a1b      	ldr	r2, [pc, #108]	; (8001130 <MX_I2C1_Init+0x7c>)
 80010c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c4:	4b18      	ldr	r3, [pc, #96]	; (8001128 <MX_I2C1_Init+0x74>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <MX_I2C1_Init+0x74>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <MX_I2C1_Init+0x74>)
 80010d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <MX_I2C1_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_I2C1_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e4:	4b10      	ldr	r3, [pc, #64]	; (8001128 <MX_I2C1_Init+0x74>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_I2C1_Init+0x74>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f0:	480d      	ldr	r0, [pc, #52]	; (8001128 <MX_I2C1_Init+0x74>)
 80010f2:	f002 fd5d 	bl	8003bb0 <HAL_I2C_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010fc:	f000 fb22 	bl	8001744 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001100:	2100      	movs	r1, #0
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <MX_I2C1_Init+0x74>)
 8001104:	f003 facd 	bl	80046a2 <HAL_I2CEx_ConfigAnalogFilter>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800110e:	f000 fb19 	bl	8001744 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001112:	2100      	movs	r1, #0
 8001114:	4804      	ldr	r0, [pc, #16]	; (8001128 <MX_I2C1_Init+0x74>)
 8001116:	f003 fb00 	bl	800471a <HAL_I2CEx_ConfigDigitalFilter>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001120:	f000 fb10 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200003c4 	.word	0x200003c4
 800112c:	40005400 	.word	0x40005400
 8001130:	000186a0 	.word	0x000186a0

08001134 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b090      	sub	sp, #64	; 0x40
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800113a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800114a:	2300      	movs	r3, #0
 800114c:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800114e:	463b      	mov	r3, r7
 8001150:	2228      	movs	r2, #40	; 0x28
 8001152:	2100      	movs	r1, #0
 8001154:	4618      	mov	r0, r3
 8001156:	f006 fd85 	bl	8007c64 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800115a:	4b3d      	ldr	r3, [pc, #244]	; (8001250 <MX_RTC_Init+0x11c>)
 800115c:	4a3d      	ldr	r2, [pc, #244]	; (8001254 <MX_RTC_Init+0x120>)
 800115e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001160:	4b3b      	ldr	r3, [pc, #236]	; (8001250 <MX_RTC_Init+0x11c>)
 8001162:	2240      	movs	r2, #64	; 0x40
 8001164:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001166:	4b3a      	ldr	r3, [pc, #232]	; (8001250 <MX_RTC_Init+0x11c>)
 8001168:	227f      	movs	r2, #127	; 0x7f
 800116a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800116c:	4b38      	ldr	r3, [pc, #224]	; (8001250 <MX_RTC_Init+0x11c>)
 800116e:	22ff      	movs	r2, #255	; 0xff
 8001170:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001172:	4b37      	ldr	r3, [pc, #220]	; (8001250 <MX_RTC_Init+0x11c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001178:	4b35      	ldr	r3, [pc, #212]	; (8001250 <MX_RTC_Init+0x11c>)
 800117a:	2200      	movs	r2, #0
 800117c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800117e:	4b34      	ldr	r3, [pc, #208]	; (8001250 <MX_RTC_Init+0x11c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001184:	4832      	ldr	r0, [pc, #200]	; (8001250 <MX_RTC_Init+0x11c>)
 8001186:	f004 f95f 	bl	8005448 <HAL_RTC_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001190:	f000 fad8 	bl	8001744 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x11;
 8001194:	2311      	movs	r3, #17
 8001196:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x59;
 800119a:	2359      	movs	r3, #89	; 0x59
 800119c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x36;
 80011a0:	2336      	movs	r3, #54	; 0x36
 80011a2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	4824      	ldr	r0, [pc, #144]	; (8001250 <MX_RTC_Init+0x11c>)
 80011be:	f004 f9b9 	bl	8005534 <HAL_RTC_SetTime>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_RTC_Init+0x98>
  {
    Error_Handler();
 80011c8:	f000 fabc 	bl	8001744 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80011cc:	2301      	movs	r3, #1
 80011ce:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80011d2:	2301      	movs	r3, #1
 80011d4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 80011d8:	2301      	movs	r3, #1
 80011da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 80011de:	2300      	movs	r3, #0
 80011e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80011e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	4818      	ldr	r0, [pc, #96]	; (8001250 <MX_RTC_Init+0x11c>)
 80011ee:	f004 fa99 	bl	8005724 <HAL_RTC_SetDate>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80011f8:	f000 faa4 	bl	8001744 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001200:	2300      	movs	r3, #0
 8001202:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x45;
 8001204:	2345      	movs	r3, #69	; 0x45
 8001206:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800120c:	2300      	movs	r3, #0
 800120e:	70fb      	strb	r3, [r7, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8001218:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <MX_RTC_Init+0x124>)
 800121a:	617b      	str	r3, [r7, #20]
                              |RTC_ALARMMASK_MINUTES;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001224:	2301      	movs	r3, #1
 8001226:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800122a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	2201      	movs	r2, #1
 8001234:	4619      	mov	r1, r3
 8001236:	4806      	ldr	r0, [pc, #24]	; (8001250 <MX_RTC_Init+0x11c>)
 8001238:	f004 fb48 	bl	80058cc <HAL_RTC_SetAlarm_IT>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_RTC_Init+0x112>
  {
    Error_Handler();
 8001242:	f000 fa7f 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	3740      	adds	r7, #64	; 0x40
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000418 	.word	0x20000418
 8001254:	40002800 	.word	0x40002800
 8001258:	80808000 	.word	0x80808000

0800125c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001270:	463b      	mov	r3, r7
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001278:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <MX_TIM2_Init+0x94>)
 800127a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800127e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001280:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <MX_TIM2_Init+0x94>)
 8001282:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001286:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <MX_TIM2_Init+0x94>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800128e:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <MX_TIM2_Init+0x94>)
 8001290:	2263      	movs	r2, #99	; 0x63
 8001292:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001294:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <MX_TIM2_Init+0x94>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <MX_TIM2_Init+0x94>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a0:	4813      	ldr	r0, [pc, #76]	; (80012f0 <MX_TIM2_Init+0x94>)
 80012a2:	f004 fdf2 	bl	8005e8a <HAL_TIM_Base_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012ac:	f000 fa4a 	bl	8001744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	4619      	mov	r1, r3
 80012bc:	480c      	ldr	r0, [pc, #48]	; (80012f0 <MX_TIM2_Init+0x94>)
 80012be:	f005 fa23 	bl	8006708 <HAL_TIM_ConfigClockSource>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012c8:	f000 fa3c 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012cc:	2300      	movs	r3, #0
 80012ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012d4:	463b      	mov	r3, r7
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_TIM2_Init+0x94>)
 80012da:	f005 fe15 	bl	8006f08 <HAL_TIMEx_MasterConfigSynchronization>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012e4:	f000 fa2e 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000438 	.word	0x20000438

080012f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012fa:	f107 0320 	add.w	r3, r7, #32
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]
 8001312:	615a      	str	r2, [r3, #20]
 8001314:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001316:	4b21      	ldr	r3, [pc, #132]	; (800139c <MX_TIM3_Init+0xa8>)
 8001318:	4a21      	ldr	r2, [pc, #132]	; (80013a0 <MX_TIM3_Init+0xac>)
 800131a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <MX_TIM3_Init+0xa8>)
 800131e:	2253      	movs	r2, #83	; 0x53
 8001320:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b1e      	ldr	r3, [pc, #120]	; (800139c <MX_TIM3_Init+0xa8>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001328:	4b1c      	ldr	r3, [pc, #112]	; (800139c <MX_TIM3_Init+0xa8>)
 800132a:	22c7      	movs	r2, #199	; 0xc7
 800132c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <MX_TIM3_Init+0xa8>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001334:	4b19      	ldr	r3, [pc, #100]	; (800139c <MX_TIM3_Init+0xa8>)
 8001336:	2200      	movs	r2, #0
 8001338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800133a:	4818      	ldr	r0, [pc, #96]	; (800139c <MX_TIM3_Init+0xa8>)
 800133c:	f004 fe93 	bl	8006066 <HAL_TIM_PWM_Init>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001346:	f000 f9fd 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134a:	2300      	movs	r3, #0
 800134c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	4619      	mov	r1, r3
 8001358:	4810      	ldr	r0, [pc, #64]	; (800139c <MX_TIM3_Init+0xa8>)
 800135a:	f005 fdd5 	bl	8006f08 <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001364:	f000 f9ee 	bl	8001744 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001368:	2360      	movs	r3, #96	; 0x60
 800136a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50-1;
 800136c:	2331      	movs	r3, #49	; 0x31
 800136e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	2204      	movs	r2, #4
 800137c:	4619      	mov	r1, r3
 800137e:	4807      	ldr	r0, [pc, #28]	; (800139c <MX_TIM3_Init+0xa8>)
 8001380:	f005 f900 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800138a:	f000 f9db 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800138e:	4803      	ldr	r0, [pc, #12]	; (800139c <MX_TIM3_Init+0xa8>)
 8001390:	f000 fc00 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 8001394:	bf00      	nop
 8001396:	3728      	adds	r7, #40	; 0x28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000480 	.word	0x20000480
 80013a0:	40000400 	.word	0x40000400

080013a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	; (80013f4 <MX_USART3_UART_Init+0x50>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ae:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	; (80013f0 <MX_USART3_UART_Init+0x4c>)
 80013dc:	f005 fe24 	bl	8007028 <HAL_UART_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80013e6:	f000 f9ad 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200004c8 	.word	0x200004c8
 80013f4:	40004800 	.word	0x40004800

080013f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <MX_DMA_Init+0x3c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <MX_DMA_Init+0x3c>)
 8001408:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <MX_DMA_Init+0x3c>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	2100      	movs	r1, #0
 800141e:	2038      	movs	r0, #56	; 0x38
 8001420:	f001 fae7 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001424:	2038      	movs	r0, #56	; 0x38
 8001426:	f001 fb00 	bl	8002a2a <HAL_NVIC_EnableIRQ>

}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800

08001438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08c      	sub	sp, #48	; 0x30
 800143c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143e:	f107 031c 	add.w	r3, r7, #28
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
 8001452:	4b68      	ldr	r3, [pc, #416]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	4a67      	ldr	r2, [pc, #412]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001458:	f043 0304 	orr.w	r3, r3, #4
 800145c:	6313      	str	r3, [r2, #48]	; 0x30
 800145e:	4b65      	ldr	r3, [pc, #404]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f003 0304 	and.w	r3, r3, #4
 8001466:	61bb      	str	r3, [r7, #24]
 8001468:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	4b61      	ldr	r3, [pc, #388]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a60      	ldr	r2, [pc, #384]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b5e      	ldr	r3, [pc, #376]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0320 	and.w	r3, r3, #32
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	4b5a      	ldr	r3, [pc, #360]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	4a59      	ldr	r2, [pc, #356]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001494:	6313      	str	r3, [r2, #48]	; 0x30
 8001496:	4b57      	ldr	r3, [pc, #348]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b53      	ldr	r3, [pc, #332]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a52      	ldr	r2, [pc, #328]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b50      	ldr	r3, [pc, #320]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	4b4c      	ldr	r3, [pc, #304]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a4b      	ldr	r2, [pc, #300]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b49      	ldr	r3, [pc, #292]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	4b45      	ldr	r3, [pc, #276]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a44      	ldr	r2, [pc, #272]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014e4:	f043 0308 	orr.w	r3, r3, #8
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b42      	ldr	r3, [pc, #264]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	603b      	str	r3, [r7, #0]
 80014fa:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a3d      	ldr	r2, [pc, #244]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <MX_GPIO_Init+0x1bc>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	f244 0181 	movw	r1, #16513	; 0x4081
 8001518:	4837      	ldr	r0, [pc, #220]	; (80015f8 <MX_GPIO_Init+0x1c0>)
 800151a:	f002 fafd 	bl	8003b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	2140      	movs	r1, #64	; 0x40
 8001522:	4836      	ldr	r0, [pc, #216]	; (80015fc <MX_GPIO_Init+0x1c4>)
 8001524:	f002 faf8 	bl	8003b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001528:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800152c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800152e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	4619      	mov	r1, r3
 800153e:	4830      	ldr	r0, [pc, #192]	; (8001600 <MX_GPIO_Init+0x1c8>)
 8001540:	f002 f926 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 setBtn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|setBtn_Pin;
 8001544:	2388      	movs	r3, #136	; 0x88
 8001546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001548:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154e:	2301      	movs	r3, #1
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	4619      	mov	r1, r3
 8001558:	482a      	ldr	r0, [pc, #168]	; (8001604 <MX_GPIO_Init+0x1cc>)
 800155a:	f002 f919 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800155e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 031c 	add.w	r3, r7, #28
 8001574:	4619      	mov	r1, r3
 8001576:	4820      	ldr	r0, [pc, #128]	; (80015f8 <MX_GPIO_Init+0x1c0>)
 8001578:	f002 f90a 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800157c:	2340      	movs	r3, #64	; 0x40
 800157e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001580:	2301      	movs	r3, #1
 8001582:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	4619      	mov	r1, r3
 8001592:	481a      	ldr	r0, [pc, #104]	; (80015fc <MX_GPIO_Init+0x1c4>)
 8001594:	f002 f8fc 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015a4:	f107 031c 	add.w	r3, r7, #28
 80015a8:	4619      	mov	r1, r3
 80015aa:	4814      	ldr	r0, [pc, #80]	; (80015fc <MX_GPIO_Init+0x1c4>)
 80015ac:	f002 f8f0 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80015b0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80015b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015be:	2303      	movs	r3, #3
 80015c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015c2:	230a      	movs	r3, #10
 80015c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	4619      	mov	r1, r3
 80015cc:	480e      	ldr	r0, [pc, #56]	; (8001608 <MX_GPIO_Init+0x1d0>)
 80015ce:	f002 f8df 	bl	8003790 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80015d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015e0:	f107 031c 	add.w	r3, r7, #28
 80015e4:	4619      	mov	r1, r3
 80015e6:	4808      	ldr	r0, [pc, #32]	; (8001608 <MX_GPIO_Init+0x1d0>)
 80015e8:	f002 f8d2 	bl	8003790 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ec:	bf00      	nop
 80015ee:	3730      	adds	r7, #48	; 0x30
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40020400 	.word	0x40020400
 80015fc:	40021800 	.word	0x40021800
 8001600:	40020800 	.word	0x40020800
 8001604:	40021400 	.word	0x40021400
 8001608:	40020000 	.word	0x40020000

0800160c <HAL_RTC_AlarmAEventCallback>:
		{G4, 1}, {G4, 1}, {A4, 1}, {A4, 1}, // 4
		{G4, 1}, {G4, 1}, {E4, 2}, // 3
		{G4, 1}, {E4, 1}, {D4, 1}, {E4, 1}, {C4, 3} // 5
};

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&showTime, strlen(showTime), 1000);
 8001614:	480d      	ldr	r0, [pc, #52]	; (800164c <HAL_RTC_AlarmAEventCallback+0x40>)
 8001616:	f7fe fdeb 	bl	80001f0 <strlen>
 800161a:	4603      	mov	r3, r0
 800161c:	b29a      	uxth	r2, r3
 800161e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001622:	490a      	ldr	r1, [pc, #40]	; (800164c <HAL_RTC_AlarmAEventCallback+0x40>)
 8001624:	480a      	ldr	r0, [pc, #40]	; (8001650 <HAL_RTC_AlarmAEventCallback+0x44>)
 8001626:	f005 fd4c 	bl	80070c2 <HAL_UART_Transmit>
	printf("Alarm Callback Occurred!! \r\n");
 800162a:	480a      	ldr	r0, [pc, #40]	; (8001654 <HAL_RTC_AlarmAEventCallback+0x48>)
 800162c:	f006 f9e6 	bl	80079fc <puts>
	seq = 0;
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_RTC_AlarmAEventCallback+0x4c>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);
 8001636:	4809      	ldr	r0, [pc, #36]	; (800165c <HAL_RTC_AlarmAEventCallback+0x50>)
 8001638:	f004 fc76 	bl	8005f28 <HAL_TIM_Base_Start_IT>
	HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 800163c:	2101      	movs	r1, #1
 800163e:	4808      	ldr	r0, [pc, #32]	; (8001660 <HAL_RTC_AlarmAEventCallback+0x54>)
 8001640:	f002 fa83 	bl	8003b4a <HAL_GPIO_TogglePin>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000510 	.word	0x20000510
 8001650:	200004c8 	.word	0x200004c8
 8001654:	08008c1c 	.word	0x08008c1c
 8001658:	200005b1 	.word	0x200005b1
 800165c:	20000438 	.word	0x20000438
 8001660:	40020400 	.word	0x40020400

08001664 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800166c:	2104      	movs	r1, #4
 800166e:	482d      	ldr	r0, [pc, #180]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001670:	f004 fd48 	bl	8006104 <HAL_TIM_PWM_Start>
	uint16_t melody = (uint16_t)(1000000 / buzzer[seq].freq);
 8001674:	4b2c      	ldr	r3, [pc, #176]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	4b2c      	ldr	r3, [pc, #176]	; (800172c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800167c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001680:	461a      	mov	r2, r3
 8001682:	4b2b      	ldr	r3, [pc, #172]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001684:	fb93 f3f2 	sdiv	r3, r3, r2
 8001688:	81fb      	strh	r3, [r7, #14]

	if(stop == 1){
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d10c      	bne.n	80016ac <HAL_TIM_PeriodElapsedCallback+0x48>
		TIM2->ARR = 2000;
 8001692:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001696:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800169c:	2104      	movs	r1, #4
 800169e:	4821      	ldr	r0, [pc, #132]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80016a0:	f004 fdf8 	bl	8006294 <HAL_TIM_PWM_Stop>
		stop = 0;
 80016a4:	4b23      	ldr	r3, [pc, #140]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
 80016aa:	e031      	b.n	8001710 <HAL_TIM_PeriodElapsedCallback+0xac>
	}
	else{
		if(seq == MEL_NUM){
 80016ac:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b18      	cmp	r3, #24
 80016b2:	d10a      	bne.n	80016ca <HAL_TIM_PeriodElapsedCallback+0x66>
			HAL_TIM_Base_Stop_IT(&htim2);
 80016b4:	4820      	ldr	r0, [pc, #128]	; (8001738 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80016b6:	f004 fca7 	bl	8006008 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80016ba:	2104      	movs	r1, #4
 80016bc:	4819      	ldr	r0, [pc, #100]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80016be:	f004 fde9 	bl	8006294 <HAL_TIM_PWM_Stop>
			seq = 0;
 80016c2:	4b19      	ldr	r3, [pc, #100]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	701a      	strb	r2, [r3, #0]
 80016c8:	e022      	b.n	8001710 <HAL_TIM_PeriodElapsedCallback+0xac>
		}
		else{
			TIM3->ARR = melody;
 80016ca:	4a1c      	ldr	r2, [pc, #112]	; (800173c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80016cc:	89fb      	ldrh	r3, [r7, #14]
 80016ce:	62d3      	str	r3, [r2, #44]	; 0x2c
			TIM3->CCR2 = melody / 2;
 80016d0:	89fb      	ldrh	r3, [r7, #14]
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	4b19      	ldr	r3, [pc, #100]	; (800173c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80016d8:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->ARR = buzzer[seq].delay * 2000;
 80016da:	4b13      	ldr	r3, [pc, #76]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	4a13      	ldr	r2, [pc, #76]	; (800172c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	885b      	ldrh	r3, [r3, #2]
 80016e6:	461a      	mov	r2, r3
 80016e8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80016ec:	fb03 f202 	mul.w	r2, r3, r2
 80016f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016f4:	62da      	str	r2, [r3, #44]	; 0x2c
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80016f6:	2104      	movs	r1, #4
 80016f8:	480a      	ldr	r0, [pc, #40]	; (8001724 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80016fa:	f004 fd03 	bl	8006104 <HAL_TIM_PWM_Start>
			stop = 1;
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001700:	2201      	movs	r2, #1
 8001702:	701a      	strb	r2, [r3, #0]
			seq++;
 8001704:	4b08      	ldr	r3, [pc, #32]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	b2da      	uxtb	r2, r3
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800170e:	701a      	strb	r2, [r3, #0]
		}
	}
	HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001714:	480a      	ldr	r0, [pc, #40]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001716:	f002 fa18 	bl	8003b4a <HAL_GPIO_TogglePin>
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000480 	.word	0x20000480
 8001728:	200005b1 	.word	0x200005b1
 800172c:	20000008 	.word	0x20000008
 8001730:	000f4240 	.word	0x000f4240
 8001734:	200005b2 	.word	0x200005b2
 8001738:	20000438 	.word	0x20000438
 800173c:	40000400 	.word	0x40000400
 8001740:	40020400 	.word	0x40020400

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_MspInit+0x4c>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	4a0f      	ldr	r2, [pc, #60]	; (800179c <HAL_MspInit+0x4c>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001764:	6453      	str	r3, [r2, #68]	; 0x44
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <HAL_MspInit+0x4c>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	4b09      	ldr	r3, [pc, #36]	; (800179c <HAL_MspInit+0x4c>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	4a08      	ldr	r2, [pc, #32]	; (800179c <HAL_MspInit+0x4c>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001780:	6413      	str	r3, [r2, #64]	; 0x40
 8001782:	4b06      	ldr	r3, [pc, #24]	; (800179c <HAL_MspInit+0x4c>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800

080017a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a2f      	ldr	r2, [pc, #188]	; (800187c <HAL_ADC_MspInit+0xdc>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d157      	bne.n	8001872 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	4b2e      	ldr	r3, [pc, #184]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	4a2d      	ldr	r2, [pc, #180]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d0:	6453      	str	r3, [r2, #68]	; 0x44
 80017d2:	4b2b      	ldr	r3, [pc, #172]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	4b27      	ldr	r3, [pc, #156]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a26      	ldr	r2, [pc, #152]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017e8:	f043 0304 	orr.w	r3, r3, #4
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b24      	ldr	r3, [pc, #144]	; (8001880 <HAL_ADC_MspInit+0xe0>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0304 	and.w	r3, r3, #4
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80017fa:	2309      	movs	r3, #9
 80017fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017fe:	2303      	movs	r3, #3
 8001800:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	481d      	ldr	r0, [pc, #116]	; (8001884 <HAL_ADC_MspInit+0xe4>)
 800180e:	f001 ffbf 	bl	8003790 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001812:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001814:	4a1d      	ldr	r2, [pc, #116]	; (800188c <HAL_ADC_MspInit+0xec>)
 8001816:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001818:	4b1b      	ldr	r3, [pc, #108]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800181a:	2200      	movs	r2, #0
 800181c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800181e:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001824:	4b18      	ldr	r3, [pc, #96]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800182a:	4b17      	ldr	r3, [pc, #92]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800182c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001830:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001834:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001838:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800183a:	4b13      	ldr	r3, [pc, #76]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800183c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001840:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001844:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001848:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800184c:	2200      	movs	r2, #0
 800184e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001850:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001852:	2200      	movs	r2, #0
 8001854:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001856:	480c      	ldr	r0, [pc, #48]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 8001858:	f001 f902 	bl	8002a60 <HAL_DMA_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001862:	f7ff ff6f 	bl	8001744 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a07      	ldr	r2, [pc, #28]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800186a:	639a      	str	r2, [r3, #56]	; 0x38
 800186c:	4a06      	ldr	r2, [pc, #24]	; (8001888 <HAL_ADC_MspInit+0xe8>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001872:	bf00      	nop
 8001874:	3728      	adds	r7, #40	; 0x28
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40012000 	.word	0x40012000
 8001880:	40023800 	.word	0x40023800
 8001884:	40020800 	.word	0x40020800
 8001888:	200002b4 	.word	0x200002b4
 800188c:	40026410 	.word	0x40026410

08001890 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08e      	sub	sp, #56	; 0x38
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a55      	ldr	r2, [pc, #340]	; (8001a04 <HAL_ETH_MspInit+0x174>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	f040 80a4 	bne.w	80019fc <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	623b      	str	r3, [r7, #32]
 80018b8:	4b53      	ldr	r3, [pc, #332]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	4a52      	ldr	r2, [pc, #328]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018c2:	6313      	str	r3, [r2, #48]	; 0x30
 80018c4:	4b50      	ldr	r3, [pc, #320]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018cc:	623b      	str	r3, [r7, #32]
 80018ce:	6a3b      	ldr	r3, [r7, #32]
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	4b4c      	ldr	r3, [pc, #304]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	4a4b      	ldr	r2, [pc, #300]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80018de:	6313      	str	r3, [r2, #48]	; 0x30
 80018e0:	4b49      	ldr	r3, [pc, #292]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018e8:	61fb      	str	r3, [r7, #28]
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	2300      	movs	r3, #0
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	4b45      	ldr	r3, [pc, #276]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f4:	4a44      	ldr	r2, [pc, #272]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80018fa:	6313      	str	r3, [r2, #48]	; 0x30
 80018fc:	4b42      	ldr	r3, [pc, #264]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 80018fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001900:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001904:	61bb      	str	r3, [r7, #24]
 8001906:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	4b3e      	ldr	r3, [pc, #248]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800190e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001910:	4a3d      	ldr	r2, [pc, #244]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001912:	f043 0304 	orr.w	r3, r3, #4
 8001916:	6313      	str	r3, [r2, #48]	; 0x30
 8001918:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	4b37      	ldr	r3, [pc, #220]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800192a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192c:	4a36      	ldr	r2, [pc, #216]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	6313      	str	r3, [r2, #48]	; 0x30
 8001934:	4b34      	ldr	r3, [pc, #208]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	4b30      	ldr	r3, [pc, #192]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001948:	4a2f      	ldr	r2, [pc, #188]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800194a:	f043 0302 	orr.w	r3, r3, #2
 800194e:	6313      	str	r3, [r2, #48]	; 0x30
 8001950:	4b2d      	ldr	r3, [pc, #180]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	4b29      	ldr	r3, [pc, #164]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001964:	4a28      	ldr	r2, [pc, #160]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 8001966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800196a:	6313      	str	r3, [r2, #48]	; 0x30
 800196c:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <HAL_ETH_MspInit+0x178>)
 800196e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001978:	2332      	movs	r3, #50	; 0x32
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001984:	2303      	movs	r3, #3
 8001986:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001988:	230b      	movs	r3, #11
 800198a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800198c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001990:	4619      	mov	r1, r3
 8001992:	481e      	ldr	r0, [pc, #120]	; (8001a0c <HAL_ETH_MspInit+0x17c>)
 8001994:	f001 fefc 	bl	8003790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001998:	2386      	movs	r3, #134	; 0x86
 800199a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019a8:	230b      	movs	r3, #11
 80019aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b0:	4619      	mov	r1, r3
 80019b2:	4817      	ldr	r0, [pc, #92]	; (8001a10 <HAL_ETH_MspInit+0x180>)
 80019b4:	f001 feec 	bl	8003790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80019b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019ca:	230b      	movs	r3, #11
 80019cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80019ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d2:	4619      	mov	r1, r3
 80019d4:	480f      	ldr	r0, [pc, #60]	; (8001a14 <HAL_ETH_MspInit+0x184>)
 80019d6:	f001 fedb 	bl	8003790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80019da:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019ec:	230b      	movs	r3, #11
 80019ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f4:	4619      	mov	r1, r3
 80019f6:	4808      	ldr	r0, [pc, #32]	; (8001a18 <HAL_ETH_MspInit+0x188>)
 80019f8:	f001 feca 	bl	8003790 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80019fc:	bf00      	nop
 80019fe:	3738      	adds	r7, #56	; 0x38
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40028000 	.word	0x40028000
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020800 	.word	0x40020800
 8001a10:	40020000 	.word	0x40020000
 8001a14:	40020400 	.word	0x40020400
 8001a18:	40021800 	.word	0x40021800

08001a1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a19      	ldr	r2, [pc, #100]	; (8001aa0 <HAL_I2C_MspInit+0x84>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d12c      	bne.n	8001a98 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a17      	ldr	r2, [pc, #92]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a60:	2312      	movs	r3, #18
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a6c:	2304      	movs	r3, #4
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	480c      	ldr	r0, [pc, #48]	; (8001aa8 <HAL_I2C_MspInit+0x8c>)
 8001a78:	f001 fe8a 	bl	8003790 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_I2C_MspInit+0x88>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a98:	bf00      	nop
 8001a9a:	3728      	adds	r7, #40	; 0x28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40005400 	.word	0x40005400
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40020400 	.word	0x40020400

08001aac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08e      	sub	sp, #56	; 0x38
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ab4:	f107 0308 	add.w	r3, r7, #8
 8001ab8:	2230      	movs	r2, #48	; 0x30
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f006 f8d1 	bl	8007c64 <memset>
  if(hrtc->Instance==RTC)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a10      	ldr	r2, [pc, #64]	; (8001b08 <HAL_RTC_MspInit+0x5c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d119      	bne.n	8001b00 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001acc:	2320      	movs	r3, #32
 8001ace:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ad4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ad6:	f107 0308 	add.w	r3, r7, #8
 8001ada:	4618      	mov	r0, r3
 8001adc:	f003 faf4 	bl	80050c8 <HAL_RCCEx_PeriphCLKConfig>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001ae6:	f7ff fe2d 	bl	8001744 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001aea:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <HAL_RTC_MspInit+0x60>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	2029      	movs	r0, #41	; 0x29
 8001af6:	f000 ff7c 	bl	80029f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001afa:	2029      	movs	r0, #41	; 0x29
 8001afc:	f000 ff95 	bl	8002a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001b00:	bf00      	nop
 8001b02:	3738      	adds	r7, #56	; 0x38
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40002800 	.word	0x40002800
 8001b0c:	42470e3c 	.word	0x42470e3c

08001b10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b20:	d10d      	bne.n	8001b3e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a08      	ldr	r2, [pc, #32]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_TIM_Base_MspInit+0x3c>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800

08001b50 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	; (8001b8c <HAL_TIM_PWM_MspInit+0x3c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10d      	bne.n	8001b7e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_TIM_PWM_MspInit+0x40>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	4a09      	ldr	r2, [pc, #36]	; (8001b90 <HAL_TIM_PWM_MspInit+0x40>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6413      	str	r3, [r2, #64]	; 0x40
 8001b72:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <HAL_TIM_PWM_MspInit+0x40>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40000400 	.word	0x40000400
 8001b90:	40023800 	.word	0x40023800

08001b94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b088      	sub	sp, #32
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <HAL_TIM_MspPostInit+0x68>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d11d      	bne.n	8001bf2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	4b11      	ldr	r3, [pc, #68]	; (8001c00 <HAL_TIM_MspPostInit+0x6c>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a10      	ldr	r2, [pc, #64]	; (8001c00 <HAL_TIM_MspPostInit+0x6c>)
 8001bc0:	f043 0304 	orr.w	r3, r3, #4
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <HAL_TIM_MspPostInit+0x6c>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0304 	and.w	r3, r3, #4
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bd2:	2380      	movs	r3, #128	; 0x80
 8001bd4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001be2:	2302      	movs	r3, #2
 8001be4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	4619      	mov	r1, r3
 8001bec:	4805      	ldr	r0, [pc, #20]	; (8001c04 <HAL_TIM_MspPostInit+0x70>)
 8001bee:	f001 fdcf 	bl	8003790 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001bf2:	bf00      	nop
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40000400 	.word	0x40000400
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40020800 	.word	0x40020800

08001c08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08a      	sub	sp, #40	; 0x28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a19      	ldr	r2, [pc, #100]	; (8001c8c <HAL_UART_MspInit+0x84>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d12c      	bne.n	8001c84 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	4a17      	ldr	r2, [pc, #92]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c38:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4a10      	ldr	r2, [pc, #64]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c50:	f043 0308 	orr.w	r3, r3, #8
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <HAL_UART_MspInit+0x88>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0308 	and.w	r3, r3, #8
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c62:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c70:	2303      	movs	r3, #3
 8001c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c74:	2307      	movs	r3, #7
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <HAL_UART_MspInit+0x8c>)
 8001c80:	f001 fd86 	bl	8003790 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c84:	bf00      	nop
 8001c86:	3728      	adds	r7, #40	; 0x28
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40004800 	.word	0x40004800
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020c00 	.word	0x40020c00

08001c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c9c:	e7fe      	b.n	8001c9c <NMI_Handler+0x4>

08001c9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca2:	e7fe      	b.n	8001ca2 <HardFault_Handler+0x4>

08001ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca8:	e7fe      	b.n	8001ca8 <MemManage_Handler+0x4>

08001caa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cae:	e7fe      	b.n	8001cae <BusFault_Handler+0x4>

08001cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb4:	e7fe      	b.n	8001cb4 <UsageFault_Handler+0x4>

08001cb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ce4:	f000 f944 	bl	8001f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}

08001cec <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001cf0:	2008      	movs	r0, #8
 8001cf2:	f001 ff45 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(setBtn_Pin);
 8001cfe:	2080      	movs	r0, #128	; 0x80
 8001d00:	f001 ff3e 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <TIM2_IRQHandler+0x10>)
 8001d0e:	f004 fb31 	bl	8006374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000438 	.word	0x20000438

08001d1c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <RTC_Alarm_IRQHandler+0x10>)
 8001d22:	f003 ffa5 	bl	8005c70 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000418 	.word	0x20000418

08001d30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <DMA2_Stream0_IRQHandler+0x10>)
 8001d36:	f000 ff99 	bl	8002c6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200002b4 	.word	0x200002b4

08001d44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	e00a      	b.n	8001d6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d56:	f3af 8000 	nop.w
 8001d5a:	4601      	mov	r1, r0
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	1c5a      	adds	r2, r3, #1
 8001d60:	60ba      	str	r2, [r7, #8]
 8001d62:	b2ca      	uxtb	r2, r1
 8001d64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	dbf0      	blt.n	8001d56 <_read+0x12>
  }

  return len;
 8001d74:	687b      	ldr	r3, [r7, #4]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001da6:	605a      	str	r2, [r3, #4]
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <_isatty>:

int _isatty(int file)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <_sbrk+0x5c>)
 8001df2:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <_sbrk+0x60>)
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e04:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <_sbrk+0x64>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <_sbrk+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d207      	bcs.n	8001e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e18:	f005 ff72 	bl	8007d00 <__errno>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	220c      	movs	r2, #12
 8001e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e009      	b.n	8001e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <_sbrk+0x64>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <_sbrk+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20030000 	.word	0x20030000
 8001e48:	00000400 	.word	0x00000400
 8001e4c:	200005bc 	.word	0x200005bc
 8001e50:	20000710 	.word	0x20000710

08001e54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <SystemInit+0x20>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e5e:	4a05      	ldr	r2, [pc, #20]	; (8001e74 <SystemInit+0x20>)
 8001e60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e7c:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e7e:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e80:	4a0e      	ldr	r2, [pc, #56]	; (8001ebc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e84:	e002      	b.n	8001e8c <LoopCopyDataInit>

08001e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8a:	3304      	adds	r3, #4

08001e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e90:	d3f9      	bcc.n	8001e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e92:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e94:	4c0b      	ldr	r4, [pc, #44]	; (8001ec4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e98:	e001      	b.n	8001e9e <LoopFillZerobss>

08001e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e9c:	3204      	adds	r2, #4

08001e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea0:	d3fb      	bcc.n	8001e9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ea2:	f7ff ffd7 	bl	8001e54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ea6:	f005 ff31 	bl	8007d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eaa:	f7fe ff5f 	bl	8000d6c <main>
  bx  lr    
 8001eae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001eb0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb8:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001ebc:	08008c9c 	.word	0x08008c9c
  ldr r2, =_sbss
 8001ec0:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001ec4:	20000710 	.word	0x20000710

08001ec8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ec8:	e7fe      	b.n	8001ec8 <ADC_IRQHandler>
	...

08001ecc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_Init+0x40>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0d      	ldr	r2, [pc, #52]	; (8001f0c <HAL_Init+0x40>)
 8001ed6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001edc:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0a      	ldr	r2, [pc, #40]	; (8001f0c <HAL_Init+0x40>)
 8001ee2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_Init+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a07      	ldr	r2, [pc, #28]	; (8001f0c <HAL_Init+0x40>)
 8001eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	f000 fd71 	bl	80029dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f000 f808 	bl	8001f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f00:	f7ff fc26 	bl	8001750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023c00 	.word	0x40023c00

08001f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f18:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <HAL_InitTick+0x54>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_InitTick+0x58>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 fd89 	bl	8002a46 <HAL_SYSTICK_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e00e      	b.n	8001f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b0f      	cmp	r3, #15
 8001f42:	d80a      	bhi.n	8001f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f44:	2200      	movs	r2, #0
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	f04f 30ff 	mov.w	r0, #4294967295
 8001f4c:	f000 fd51 	bl	80029f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f50:	4a06      	ldr	r2, [pc, #24]	; (8001f6c <HAL_InitTick+0x5c>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e000      	b.n	8001f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000068 	.word	0x20000068
 8001f68:	20000070 	.word	0x20000070
 8001f6c:	2000006c 	.word	0x2000006c

08001f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_IncTick+0x20>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_IncTick+0x24>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4413      	add	r3, r2
 8001f80:	4a04      	ldr	r2, [pc, #16]	; (8001f94 <HAL_IncTick+0x24>)
 8001f82:	6013      	str	r3, [r2, #0]
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000070 	.word	0x20000070
 8001f94:	200005c0 	.word	0x200005c0

08001f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <HAL_GetTick+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	200005c0 	.word	0x200005c0

08001fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff ffee 	bl	8001f98 <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d005      	beq.n	8001fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_Delay+0x44>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fd6:	bf00      	nop
 8001fd8:	f7ff ffde 	bl	8001f98 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d8f7      	bhi.n	8001fd8 <HAL_Delay+0x28>
  {
  }
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000070 	.word	0x20000070

08001ff8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e033      	b.n	8002076 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d109      	bne.n	800202a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7ff fbc2 	bl	80017a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f003 0310 	and.w	r3, r3, #16
 8002032:	2b00      	cmp	r3, #0
 8002034:	d118      	bne.n	8002068 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800203e:	f023 0302 	bic.w	r3, r3, #2
 8002042:	f043 0202 	orr.w	r2, r3, #2
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 fa78 	bl	8002540 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f023 0303 	bic.w	r3, r3, #3
 800205e:	f043 0201 	orr.w	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	641a      	str	r2, [r3, #64]	; 0x40
 8002066:	e001      	b.n	800206c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002074:	7bfb      	ldrb	r3, [r7, #15]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002096:	2b01      	cmp	r3, #1
 8002098:	d101      	bne.n	800209e <HAL_ADC_Start_DMA+0x1e>
 800209a:	2302      	movs	r3, #2
 800209c:	e0e9      	b.n	8002272 <HAL_ADC_Start_DMA+0x1f2>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d018      	beq.n	80020e6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0201 	orr.w	r2, r2, #1
 80020c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020c4:	4b6d      	ldr	r3, [pc, #436]	; (800227c <HAL_ADC_Start_DMA+0x1fc>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a6d      	ldr	r2, [pc, #436]	; (8002280 <HAL_ADC_Start_DMA+0x200>)
 80020ca:	fba2 2303 	umull	r2, r3, r2, r3
 80020ce:	0c9a      	lsrs	r2, r3, #18
 80020d0:	4613      	mov	r3, r2
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	4413      	add	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020d8:	e002      	b.n	80020e0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	3b01      	subs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f9      	bne.n	80020da <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f4:	d107      	bne.n	8002106 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002104:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b01      	cmp	r3, #1
 8002112:	f040 80a1 	bne.w	8002258 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800211e:	f023 0301 	bic.w	r3, r3, #1
 8002122:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002134:	2b00      	cmp	r3, #0
 8002136:	d007      	beq.n	8002148 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002140:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002154:	d106      	bne.n	8002164 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215a:	f023 0206 	bic.w	r2, r3, #6
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
 8002162:	e002      	b.n	800216a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2200      	movs	r2, #0
 8002168:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002172:	4b44      	ldr	r3, [pc, #272]	; (8002284 <HAL_ADC_Start_DMA+0x204>)
 8002174:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217a:	4a43      	ldr	r2, [pc, #268]	; (8002288 <HAL_ADC_Start_DMA+0x208>)
 800217c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002182:	4a42      	ldr	r2, [pc, #264]	; (800228c <HAL_ADC_Start_DMA+0x20c>)
 8002184:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218a:	4a41      	ldr	r2, [pc, #260]	; (8002290 <HAL_ADC_Start_DMA+0x210>)
 800218c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002196:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80021a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	334c      	adds	r3, #76	; 0x4c
 80021c2:	4619      	mov	r1, r3
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f000 fcf8 	bl	8002bbc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 031f 	and.w	r3, r3, #31
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d12a      	bne.n	800222e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2d      	ldr	r2, [pc, #180]	; (8002294 <HAL_ADC_Start_DMA+0x214>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d015      	beq.n	800220e <HAL_ADC_Start_DMA+0x18e>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a2c      	ldr	r2, [pc, #176]	; (8002298 <HAL_ADC_Start_DMA+0x218>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d105      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x178>
 80021ec:	4b25      	ldr	r3, [pc, #148]	; (8002284 <HAL_ADC_Start_DMA+0x204>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a27      	ldr	r2, [pc, #156]	; (800229c <HAL_ADC_Start_DMA+0x21c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d136      	bne.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <HAL_ADC_Start_DMA+0x204>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	2b00      	cmp	r3, #0
 800220c:	d130      	bne.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d129      	bne.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	e020      	b.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a18      	ldr	r2, [pc, #96]	; (8002294 <HAL_ADC_Start_DMA+0x214>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d11b      	bne.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d114      	bne.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	e00b      	b.n	8002270 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f043 0210 	orr.w	r2, r3, #16
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002268:	f043 0201 	orr.w	r2, r3, #1
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000068 	.word	0x20000068
 8002280:	431bde83 	.word	0x431bde83
 8002284:	40012300 	.word	0x40012300
 8002288:	08002739 	.word	0x08002739
 800228c:	080027f3 	.word	0x080027f3
 8002290:	0800280f 	.word	0x0800280f
 8002294:	40012000 	.word	0x40012000
 8002298:	40012100 	.word	0x40012100
 800229c:	40012200 	.word	0x40012200

080022a0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x1c>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e113      	b.n	8002520 <HAL_ADC_ConfigChannel+0x244>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b09      	cmp	r3, #9
 8002306:	d925      	bls.n	8002354 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	68d9      	ldr	r1, [r3, #12]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	b29b      	uxth	r3, r3
 8002314:	461a      	mov	r2, r3
 8002316:	4613      	mov	r3, r2
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	4413      	add	r3, r2
 800231c:	3b1e      	subs	r3, #30
 800231e:	2207      	movs	r2, #7
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43da      	mvns	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	400a      	ands	r2, r1
 800232c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68d9      	ldr	r1, [r3, #12]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	b29b      	uxth	r3, r3
 800233e:	4618      	mov	r0, r3
 8002340:	4603      	mov	r3, r0
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	4403      	add	r3, r0
 8002346:	3b1e      	subs	r3, #30
 8002348:	409a      	lsls	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	e022      	b.n	800239a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6919      	ldr	r1, [r3, #16]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	b29b      	uxth	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	4613      	mov	r3, r2
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	4413      	add	r3, r2
 8002368:	2207      	movs	r2, #7
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	400a      	ands	r2, r1
 8002376:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6919      	ldr	r1, [r3, #16]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	b29b      	uxth	r3, r3
 8002388:	4618      	mov	r0, r3
 800238a:	4603      	mov	r3, r0
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4403      	add	r3, r0
 8002390:	409a      	lsls	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d824      	bhi.n	80023ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	3b05      	subs	r3, #5
 80023b4:	221f      	movs	r2, #31
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43da      	mvns	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	400a      	ands	r2, r1
 80023c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	4618      	mov	r0, r3
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	3b05      	subs	r3, #5
 80023de:	fa00 f203 	lsl.w	r2, r0, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	635a      	str	r2, [r3, #52]	; 0x34
 80023ea:	e04c      	b.n	8002486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b0c      	cmp	r3, #12
 80023f2:	d824      	bhi.n	800243e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	3b23      	subs	r3, #35	; 0x23
 8002406:	221f      	movs	r2, #31
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43da      	mvns	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	400a      	ands	r2, r1
 8002414:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	b29b      	uxth	r3, r3
 8002422:	4618      	mov	r0, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	3b23      	subs	r3, #35	; 0x23
 8002430:	fa00 f203 	lsl.w	r2, r0, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	631a      	str	r2, [r3, #48]	; 0x30
 800243c:	e023      	b.n	8002486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	3b41      	subs	r3, #65	; 0x41
 8002450:	221f      	movs	r2, #31
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43da      	mvns	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	400a      	ands	r2, r1
 800245e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	4618      	mov	r0, r3
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	3b41      	subs	r3, #65	; 0x41
 800247a:	fa00 f203 	lsl.w	r2, r0, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002486:	4b29      	ldr	r3, [pc, #164]	; (800252c <HAL_ADC_ConfigChannel+0x250>)
 8002488:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a28      	ldr	r2, [pc, #160]	; (8002530 <HAL_ADC_ConfigChannel+0x254>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d10f      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d8>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b12      	cmp	r3, #18
 800249a:	d10b      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <HAL_ADC_ConfigChannel+0x254>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d12b      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1c      	ldr	r2, [pc, #112]	; (8002534 <HAL_ADC_ConfigChannel+0x258>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d003      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0x1f4>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b11      	cmp	r3, #17
 80024ce:	d122      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a11      	ldr	r2, [pc, #68]	; (8002534 <HAL_ADC_ConfigChannel+0x258>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d111      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024f2:	4b11      	ldr	r3, [pc, #68]	; (8002538 <HAL_ADC_ConfigChannel+0x25c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a11      	ldr	r2, [pc, #68]	; (800253c <HAL_ADC_ConfigChannel+0x260>)
 80024f8:	fba2 2303 	umull	r2, r3, r2, r3
 80024fc:	0c9a      	lsrs	r2, r3, #18
 80024fe:	4613      	mov	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002508:	e002      	b.n	8002510 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	3b01      	subs	r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f9      	bne.n	800250a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40012300 	.word	0x40012300
 8002530:	40012000 	.word	0x40012000
 8002534:	10000012 	.word	0x10000012
 8002538:	20000068 	.word	0x20000068
 800253c:	431bde83 	.word	0x431bde83

08002540 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002548:	4b79      	ldr	r3, [pc, #484]	; (8002730 <ADC_Init+0x1f0>)
 800254a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	431a      	orrs	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6859      	ldr	r1, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	021a      	lsls	r2, r3, #8
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6859      	ldr	r1, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6899      	ldr	r1, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d2:	4a58      	ldr	r2, [pc, #352]	; (8002734 <ADC_Init+0x1f4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d022      	beq.n	800261e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6899      	ldr	r1, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6899      	ldr	r1, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	e00f      	b.n	800263e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800262c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800263c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0202 	bic.w	r2, r2, #2
 800264c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6899      	ldr	r1, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7e1b      	ldrb	r3, [r3, #24]
 8002658:	005a      	lsls	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d01b      	beq.n	80026a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800267a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800268a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6859      	ldr	r1, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	3b01      	subs	r3, #1
 8002698:	035a      	lsls	r2, r3, #13
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	e007      	b.n	80026b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	051a      	lsls	r2, r3, #20
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6899      	ldr	r1, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026f6:	025a      	lsls	r2, r3, #9
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800270e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	029a      	lsls	r2, r3, #10
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	40012300 	.word	0x40012300
 8002734:	0f000001 	.word	0x0f000001

08002738 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002744:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800274e:	2b00      	cmp	r3, #0
 8002750:	d13c      	bne.n	80027cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d12b      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002770:	2b00      	cmp	r3, #0
 8002772:	d127      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800277e:	2b00      	cmp	r3, #0
 8002780:	d006      	beq.n	8002790 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800278c:	2b00      	cmp	r3, #0
 800278e:	d119      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0220 	bic.w	r2, r2, #32
 800279e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d105      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	f043 0201 	orr.w	r2, r3, #1
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f7ff fd6b 	bl	80022a0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027ca:	e00e      	b.n	80027ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7ff fd75 	bl	80022c8 <HAL_ADC_ErrorCallback>
}
 80027de:	e004      	b.n	80027ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	4798      	blx	r3
}
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b084      	sub	sp, #16
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f7ff fd57 	bl	80022b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800281a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2240      	movs	r2, #64	; 0x40
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	f043 0204 	orr.w	r2, r3, #4
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f7ff fd4a 	bl	80022c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	; (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4907      	ldr	r1, [pc, #28]	; (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	; (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	; (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	; 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	; 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	3b01      	subs	r3, #1
 80029a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a8:	d301      	bcc.n	80029ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029aa:	2301      	movs	r3, #1
 80029ac:	e00f      	b.n	80029ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ae:	4a0a      	ldr	r2, [pc, #40]	; (80029d8 <SysTick_Config+0x40>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b6:	210f      	movs	r1, #15
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295
 80029bc:	f7ff ff8e 	bl	80028dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029c0:	4b05      	ldr	r3, [pc, #20]	; (80029d8 <SysTick_Config+0x40>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c6:	4b04      	ldr	r3, [pc, #16]	; (80029d8 <SysTick_Config+0x40>)
 80029c8:	2207      	movs	r2, #7
 80029ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	e000e010 	.word	0xe000e010

080029dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff ff29 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b086      	sub	sp, #24
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	4603      	mov	r3, r0
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a04:	f7ff ff3e 	bl	8002884 <__NVIC_GetPriorityGrouping>
 8002a08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	6978      	ldr	r0, [r7, #20]
 8002a10:	f7ff ff8e 	bl	8002930 <NVIC_EncodePriority>
 8002a14:	4602      	mov	r2, r0
 8002a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff5d 	bl	80028dc <__NVIC_SetPriority>
}
 8002a22:	bf00      	nop
 8002a24:	3718      	adds	r7, #24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	4603      	mov	r3, r0
 8002a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff ff31 	bl	80028a0 <__NVIC_EnableIRQ>
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff ffa2 	bl	8002998 <SysTick_Config>
 8002a54:	4603      	mov	r3, r0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a6c:	f7ff fa94 	bl	8001f98 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e099      	b.n	8002bb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2202      	movs	r2, #2
 8002a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0201 	bic.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a9c:	e00f      	b.n	8002abe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a9e:	f7ff fa7b 	bl	8001f98 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b05      	cmp	r3, #5
 8002aaa:	d908      	bls.n	8002abe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e078      	b.n	8002bb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1e8      	bne.n	8002a9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	4b38      	ldr	r3, [pc, #224]	; (8002bb8 <HAL_DMA_Init+0x158>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d107      	bne.n	8002b28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	4313      	orrs	r3, r2
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f023 0307 	bic.w	r3, r3, #7
 8002b3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d117      	bne.n	8002b82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00e      	beq.n	8002b82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 fa6f 	bl	8003048 <DMA_CheckFifoParam>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d008      	beq.n	8002b82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2240      	movs	r2, #64	; 0x40
 8002b74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e016      	b.n	8002bb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 fa26 	bl	8002fdc <DMA_CalcBaseAndBitshift>
 8002b90:	4603      	mov	r3, r0
 8002b92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b98:	223f      	movs	r2, #63	; 0x3f
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	f010803f 	.word	0xf010803f

08002bbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
 8002bc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d101      	bne.n	8002be2 <HAL_DMA_Start_IT+0x26>
 8002bde:	2302      	movs	r3, #2
 8002be0:	e040      	b.n	8002c64 <HAL_DMA_Start_IT+0xa8>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d12f      	bne.n	8002c56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f9b8 	bl	8002f80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	223f      	movs	r2, #63	; 0x3f
 8002c16:	409a      	lsls	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f042 0216 	orr.w	r2, r2, #22
 8002c2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d007      	beq.n	8002c44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0208 	orr.w	r2, r2, #8
 8002c42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	e005      	b.n	8002c62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c78:	4b8e      	ldr	r3, [pc, #568]	; (8002eb4 <HAL_DMA_IRQHandler+0x248>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a8e      	ldr	r2, [pc, #568]	; (8002eb8 <HAL_DMA_IRQHandler+0x24c>)
 8002c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c82:	0a9b      	lsrs	r3, r3, #10
 8002c84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c96:	2208      	movs	r2, #8
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d01a      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0304 	and.w	r3, r3, #4
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d013      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0204 	bic.w	r2, r2, #4
 8002cbe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd0:	f043 0201 	orr.w	r2, r3, #1
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cdc:	2201      	movs	r2, #1
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d012      	beq.n	8002d0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00b      	beq.n	8002d0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	409a      	lsls	r2, r3
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d06:	f043 0202 	orr.w	r2, r3, #2
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d12:	2204      	movs	r2, #4
 8002d14:	409a      	lsls	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d012      	beq.n	8002d44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00b      	beq.n	8002d44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d30:	2204      	movs	r2, #4
 8002d32:	409a      	lsls	r2, r3
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3c:	f043 0204 	orr.w	r2, r3, #4
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d48:	2210      	movs	r2, #16
 8002d4a:	409a      	lsls	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d043      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d03c      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d66:	2210      	movs	r2, #16
 8002d68:	409a      	lsls	r2, r3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d018      	beq.n	8002dae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d108      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d024      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
 8002d9a:	e01f      	b.n	8002ddc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d01b      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	4798      	blx	r3
 8002dac:	e016      	b.n	8002ddc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d107      	bne.n	8002dcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0208 	bic.w	r2, r2, #8
 8002dca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de0:	2220      	movs	r2, #32
 8002de2:	409a      	lsls	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f000 808f 	beq.w	8002f0c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 8087 	beq.w	8002f0c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e02:	2220      	movs	r2, #32
 8002e04:	409a      	lsls	r2, r3
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b05      	cmp	r3, #5
 8002e14:	d136      	bne.n	8002e84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0216 	bic.w	r2, r2, #22
 8002e24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695a      	ldr	r2, [r3, #20]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d103      	bne.n	8002e46 <HAL_DMA_IRQHandler+0x1da>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d007      	beq.n	8002e56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0208 	bic.w	r2, r2, #8
 8002e54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5a:	223f      	movs	r2, #63	; 0x3f
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d07e      	beq.n	8002f78 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	4798      	blx	r3
        }
        return;
 8002e82:	e079      	b.n	8002f78 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d01d      	beq.n	8002ece <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d10d      	bne.n	8002ebc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d031      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
 8002eb0:	e02c      	b.n	8002f0c <HAL_DMA_IRQHandler+0x2a0>
 8002eb2:	bf00      	nop
 8002eb4:	20000068 	.word	0x20000068
 8002eb8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d023      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
 8002ecc:	e01e      	b.n	8002f0c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10f      	bne.n	8002efc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0210 	bic.w	r2, r2, #16
 8002eea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d032      	beq.n	8002f7a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d022      	beq.n	8002f66 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2205      	movs	r2, #5
 8002f24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0201 	bic.w	r2, r2, #1
 8002f36:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d307      	bcc.n	8002f54 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f2      	bne.n	8002f38 <HAL_DMA_IRQHandler+0x2cc>
 8002f52:	e000      	b.n	8002f56 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f54:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	4798      	blx	r3
 8002f76:	e000      	b.n	8002f7a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f78:	bf00      	nop
    }
  }
}
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b40      	cmp	r3, #64	; 0x40
 8002fac:	d108      	bne.n	8002fc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fbe:	e007      	b.n	8002fd0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	60da      	str	r2, [r3, #12]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	3b10      	subs	r3, #16
 8002fec:	4a14      	ldr	r2, [pc, #80]	; (8003040 <DMA_CalcBaseAndBitshift+0x64>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	091b      	lsrs	r3, r3, #4
 8002ff4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ff6:	4a13      	ldr	r2, [pc, #76]	; (8003044 <DMA_CalcBaseAndBitshift+0x68>)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	461a      	mov	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b03      	cmp	r3, #3
 8003008:	d909      	bls.n	800301e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003012:	f023 0303 	bic.w	r3, r3, #3
 8003016:	1d1a      	adds	r2, r3, #4
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	659a      	str	r2, [r3, #88]	; 0x58
 800301c:	e007      	b.n	800302e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003026:	f023 0303 	bic.w	r3, r3, #3
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003032:	4618      	mov	r0, r3
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	aaaaaaab 	.word	0xaaaaaaab
 8003044:	08008c50 	.word	0x08008c50

08003048 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d11f      	bne.n	80030a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	2b03      	cmp	r3, #3
 8003066:	d856      	bhi.n	8003116 <DMA_CheckFifoParam+0xce>
 8003068:	a201      	add	r2, pc, #4	; (adr r2, 8003070 <DMA_CheckFifoParam+0x28>)
 800306a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306e:	bf00      	nop
 8003070:	08003081 	.word	0x08003081
 8003074:	08003093 	.word	0x08003093
 8003078:	08003081 	.word	0x08003081
 800307c:	08003117 	.word	0x08003117
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d046      	beq.n	800311a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003090:	e043      	b.n	800311a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003096:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800309a:	d140      	bne.n	800311e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a0:	e03d      	b.n	800311e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030aa:	d121      	bne.n	80030f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	d837      	bhi.n	8003122 <DMA_CheckFifoParam+0xda>
 80030b2:	a201      	add	r2, pc, #4	; (adr r2, 80030b8 <DMA_CheckFifoParam+0x70>)
 80030b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b8:	080030c9 	.word	0x080030c9
 80030bc:	080030cf 	.word	0x080030cf
 80030c0:	080030c9 	.word	0x080030c9
 80030c4:	080030e1 	.word	0x080030e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
      break;
 80030cc:	e030      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d025      	beq.n	8003126 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030de:	e022      	b.n	8003126 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030e8:	d11f      	bne.n	800312a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030ee:	e01c      	b.n	800312a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d903      	bls.n	80030fe <DMA_CheckFifoParam+0xb6>
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d003      	beq.n	8003104 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030fc:	e018      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	73fb      	strb	r3, [r7, #15]
      break;
 8003102:	e015      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003108:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00e      	beq.n	800312e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	73fb      	strb	r3, [r7, #15]
      break;
 8003114:	e00b      	b.n	800312e <DMA_CheckFifoParam+0xe6>
      break;
 8003116:	bf00      	nop
 8003118:	e00a      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;
 800311a:	bf00      	nop
 800311c:	e008      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;
 800311e:	bf00      	nop
 8003120:	e006      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;
 8003122:	bf00      	nop
 8003124:	e004      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;
 8003126:	bf00      	nop
 8003128:	e002      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;   
 800312a:	bf00      	nop
 800312c:	e000      	b.n	8003130 <DMA_CheckFifoParam+0xe8>
      break;
 800312e:	bf00      	nop
    }
  } 
  
  return status; 
 8003130:	7bfb      	ldrb	r3, [r7, #15]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop

08003140 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e06c      	b.n	800322c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003158:	2b00      	cmp	r3, #0
 800315a:	d106      	bne.n	800316a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2223      	movs	r2, #35	; 0x23
 8003160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7fe fb93 	bl	8001890 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800316a:	2300      	movs	r3, #0
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	4b31      	ldr	r3, [pc, #196]	; (8003234 <HAL_ETH_Init+0xf4>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	4a30      	ldr	r2, [pc, #192]	; (8003234 <HAL_ETH_Init+0xf4>)
 8003174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003178:	6453      	str	r3, [r2, #68]	; 0x44
 800317a:	4b2e      	ldr	r3, [pc, #184]	; (8003234 <HAL_ETH_Init+0xf4>)
 800317c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003182:	60bb      	str	r3, [r7, #8]
 8003184:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003186:	4b2c      	ldr	r3, [pc, #176]	; (8003238 <HAL_ETH_Init+0xf8>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4a2b      	ldr	r2, [pc, #172]	; (8003238 <HAL_ETH_Init+0xf8>)
 800318c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003190:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003192:	4b29      	ldr	r3, [pc, #164]	; (8003238 <HAL_ETH_Init+0xf8>)
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	4927      	ldr	r1, [pc, #156]	; (8003238 <HAL_ETH_Init+0xf8>)
 800319c:	4313      	orrs	r3, r2
 800319e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80031a0:	4b25      	ldr	r3, [pc, #148]	; (8003238 <HAL_ETH_Init+0xf8>)
 80031a2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80031ba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031bc:	f7fe feec 	bl	8001f98 <HAL_GetTick>
 80031c0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80031c2:	e011      	b.n	80031e8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80031c4:	f7fe fee8 	bl	8001f98 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80031d2:	d909      	bls.n	80031e8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2204      	movs	r2, #4
 80031d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	22e0      	movs	r2, #224	; 0xe0
 80031e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e021      	b.n	800322c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1e4      	bne.n	80031c4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f958 	bl	80034b0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f9ff 	bl	8003604 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fa55 	bl	80036b6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	461a      	mov	r2, r3
 8003212:	2100      	movs	r1, #0
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f9bd 	bl	8003594 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2210      	movs	r2, #16
 8003226:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40023800 	.word	0x40023800
 8003238:	40013800 	.word	0x40013800

0800323c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4b51      	ldr	r3, [pc, #324]	; (8003398 <ETH_SetMACConfig+0x15c>)
 8003252:	4013      	ands	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	7c1b      	ldrb	r3, [r3, #16]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d102      	bne.n	8003264 <ETH_SetMACConfig+0x28>
 800325e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003262:	e000      	b.n	8003266 <ETH_SetMACConfig+0x2a>
 8003264:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	7c5b      	ldrb	r3, [r3, #17]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d102      	bne.n	8003274 <ETH_SetMACConfig+0x38>
 800326e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003272:	e000      	b.n	8003276 <ETH_SetMACConfig+0x3a>
 8003274:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003276:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800327c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	7fdb      	ldrb	r3, [r3, #31]
 8003282:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003284:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800328a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	7f92      	ldrb	r2, [r2, #30]
 8003290:	2a00      	cmp	r2, #0
 8003292:	d102      	bne.n	800329a <ETH_SetMACConfig+0x5e>
 8003294:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003298:	e000      	b.n	800329c <ETH_SetMACConfig+0x60>
 800329a:	2200      	movs	r2, #0
                        macconf->Speed |
 800329c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	7f1b      	ldrb	r3, [r3, #28]
 80032a2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80032a4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80032aa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	791b      	ldrb	r3, [r3, #4]
 80032b0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80032b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80032ba:	2a00      	cmp	r2, #0
 80032bc:	d102      	bne.n	80032c4 <ETH_SetMACConfig+0x88>
 80032be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032c2:	e000      	b.n	80032c6 <ETH_SetMACConfig+0x8a>
 80032c4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80032c6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	7bdb      	ldrb	r3, [r3, #15]
 80032cc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80032ce:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80032d4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032dc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80032de:	4313      	orrs	r3, r2
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80032f6:	2001      	movs	r0, #1
 80032f8:	f7fe fe5a 	bl	8001fb0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003312:	4013      	ands	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800331a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003322:	2a00      	cmp	r2, #0
 8003324:	d101      	bne.n	800332a <ETH_SetMACConfig+0xee>
 8003326:	2280      	movs	r2, #128	; 0x80
 8003328:	e000      	b.n	800332c <ETH_SetMACConfig+0xf0>
 800332a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800332c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003332:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800333a:	2a01      	cmp	r2, #1
 800333c:	d101      	bne.n	8003342 <ETH_SetMACConfig+0x106>
 800333e:	2208      	movs	r2, #8
 8003340:	e000      	b.n	8003344 <ETH_SetMACConfig+0x108>
 8003342:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003344:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 800334c:	2a01      	cmp	r2, #1
 800334e:	d101      	bne.n	8003354 <ETH_SetMACConfig+0x118>
 8003350:	2204      	movs	r2, #4
 8003352:	e000      	b.n	8003356 <ETH_SetMACConfig+0x11a>
 8003354:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003356:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800335e:	2a01      	cmp	r2, #1
 8003360:	d101      	bne.n	8003366 <ETH_SetMACConfig+0x12a>
 8003362:	2202      	movs	r2, #2
 8003364:	e000      	b.n	8003368 <ETH_SetMACConfig+0x12c>
 8003366:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003368:	4313      	orrs	r3, r2
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003380:	2001      	movs	r0, #1
 8003382:	f7fe fe15 	bl	8001fb0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	619a      	str	r2, [r3, #24]
}
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	ff20810f 	.word	0xff20810f

0800339c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	4b3d      	ldr	r3, [pc, #244]	; (80034ac <ETH_SetDMAConfig+0x110>)
 80033b6:	4013      	ands	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	7b1b      	ldrb	r3, [r3, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d102      	bne.n	80033c8 <ETH_SetDMAConfig+0x2c>
 80033c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80033c6:	e000      	b.n	80033ca <ETH_SetDMAConfig+0x2e>
 80033c8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	7b5b      	ldrb	r3, [r3, #13]
 80033ce:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80033d0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	7f52      	ldrb	r2, [r2, #29]
 80033d6:	2a00      	cmp	r2, #0
 80033d8:	d102      	bne.n	80033e0 <ETH_SetDMAConfig+0x44>
 80033da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80033de:	e000      	b.n	80033e2 <ETH_SetDMAConfig+0x46>
 80033e0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80033e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	7b9b      	ldrb	r3, [r3, #14]
 80033e8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80033ea:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80033f0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	7f1b      	ldrb	r3, [r3, #28]
 80033f6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80033f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	7f9b      	ldrb	r3, [r3, #30]
 80033fe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003400:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003406:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800340e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003410:	4313      	orrs	r3, r2
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003420:	461a      	mov	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003432:	2001      	movs	r0, #1
 8003434:	f7fe fdbc 	bl	8001fb0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003440:	461a      	mov	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	791b      	ldrb	r3, [r3, #4]
 800344a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003450:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003456:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800345c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003464:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003466:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800346e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003474:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800347e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003482:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003490:	2001      	movs	r0, #1
 8003492:	f7fe fd8d 	bl	8001fb0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800349e:	461a      	mov	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6013      	str	r3, [r2, #0]
}
 80034a4:	bf00      	nop
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	f8de3f23 	.word	0xf8de3f23

080034b0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b0a6      	sub	sp, #152	; 0x98
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80034c4:	2300      	movs	r3, #0
 80034c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80034c8:	2300      	movs	r3, #0
 80034ca:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80034ce:	2301      	movs	r3, #1
 80034d0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80034d4:	2300      	movs	r3, #0
 80034d6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80034da:	2301      	movs	r3, #1
 80034dc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80034e0:	2300      	movs	r3, #0
 80034e2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80034ec:	2300      	movs	r3, #0
 80034ee:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80034fa:	2300      	movs	r3, #0
 80034fc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003500:	2300      	movs	r3, #0
 8003502:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003506:	2300      	movs	r3, #0
 8003508:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003512:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003516:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003518:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800351c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800351e:	2300      	movs	r3, #0
 8003520:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003524:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003528:	4619      	mov	r1, r3
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7ff fe86 	bl	800323c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003530:	2301      	movs	r3, #1
 8003532:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003534:	2301      	movs	r3, #1
 8003536:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800353e:	2301      	movs	r3, #1
 8003540:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003546:	2300      	movs	r3, #0
 8003548:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800354c:	2300      	movs	r3, #0
 800354e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003552:	2300      	movs	r3, #0
 8003554:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800355c:	2301      	movs	r3, #1
 800355e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003564:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003566:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800356a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800356c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003570:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003578:	2300      	movs	r3, #0
 800357a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800357c:	2300      	movs	r3, #0
 800357e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003580:	f107 0308 	add.w	r3, r7, #8
 8003584:	4619      	mov	r1, r3
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7ff ff08 	bl	800339c <ETH_SetDMAConfig>
}
 800358c:	bf00      	nop
 800358e:	3798      	adds	r7, #152	; 0x98
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3305      	adds	r3, #5
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	021b      	lsls	r3, r3, #8
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	3204      	adds	r2, #4
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	4b11      	ldr	r3, [pc, #68]	; (80035fc <ETH_MACAddressConfig+0x68>)
 80035b6:	4413      	add	r3, r2
 80035b8:	461a      	mov	r2, r3
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3303      	adds	r3, #3
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	061a      	lsls	r2, r3, #24
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	3302      	adds	r3, #2
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	041b      	lsls	r3, r3, #16
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3301      	adds	r3, #1
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	021b      	lsls	r3, r3, #8
 80035d8:	4313      	orrs	r3, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	7812      	ldrb	r2, [r2, #0]
 80035de:	4313      	orrs	r3, r2
 80035e0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	4b06      	ldr	r3, [pc, #24]	; (8003600 <ETH_MACAddressConfig+0x6c>)
 80035e6:	4413      	add	r3, r2
 80035e8:	461a      	mov	r2, r3
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	6013      	str	r3, [r2, #0]
}
 80035ee:	bf00      	nop
 80035f0:	371c      	adds	r7, #28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40028040 	.word	0x40028040
 8003600:	40028044 	.word	0x40028044

08003604 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	e03e      	b.n	8003690 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68d9      	ldr	r1, [r3, #12]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	440b      	add	r3, r1
 8003622:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2200      	movs	r2, #0
 800362e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2200      	movs	r2, #0
 8003634:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2200      	movs	r2, #0
 800363a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	3206      	adds	r2, #6
 8003644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d80c      	bhi.n	8003674 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68d9      	ldr	r1, [r3, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	4613      	mov	r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	4413      	add	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	440b      	add	r3, r1
 800366c:	461a      	mov	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	60da      	str	r2, [r3, #12]
 8003672:	e004      	b.n	800367e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	461a      	mov	r2, r3
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	3301      	adds	r3, #1
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b03      	cmp	r3, #3
 8003694:	d9bd      	bls.n	8003612 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68da      	ldr	r2, [r3, #12]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036a8:	611a      	str	r2, [r3, #16]
}
 80036aa:	bf00      	nop
 80036ac:	3714      	adds	r7, #20
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b085      	sub	sp, #20
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80036be:	2300      	movs	r3, #0
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	e046      	b.n	8003752 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6919      	ldr	r1, [r3, #16]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	440b      	add	r3, r1
 80036d4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2200      	movs	r2, #0
 80036e0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2200      	movs	r2, #0
 80036e6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2200      	movs	r2, #0
 80036ec:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2200      	movs	r2, #0
 80036f2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2200      	movs	r2, #0
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003700:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003708:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003716:	68b9      	ldr	r1, [r7, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	3212      	adds	r2, #18
 800371e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b02      	cmp	r3, #2
 8003726:	d80c      	bhi.n	8003742 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6919      	ldr	r1, [r3, #16]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	1c5a      	adds	r2, r3, #1
 8003730:	4613      	mov	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	440b      	add	r3, r1
 800373a:	461a      	mov	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	60da      	str	r2, [r3, #12]
 8003740:	e004      	b.n	800374c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	461a      	mov	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	3301      	adds	r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b03      	cmp	r3, #3
 8003756:	d9b5      	bls.n	80036c4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003782:	60da      	str	r2, [r3, #12]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003790:	b480      	push	{r7}
 8003792:	b089      	sub	sp, #36	; 0x24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
 80037aa:	e177      	b.n	8003a9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037ac:	2201      	movs	r2, #1
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	f040 8166 	bne.w	8003a96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d005      	beq.n	80037e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d130      	bne.n	8003844 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	2203      	movs	r2, #3
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4013      	ands	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68da      	ldr	r2, [r3, #12]
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	69ba      	ldr	r2, [r7, #24]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003818:	2201      	movs	r2, #1
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	4013      	ands	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	f003 0201 	and.w	r2, r3, #1
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4313      	orrs	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b03      	cmp	r3, #3
 800384e:	d017      	beq.n	8003880 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 0303 	and.w	r3, r3, #3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d123      	bne.n	80038d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	08da      	lsrs	r2, r3, #3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3208      	adds	r2, #8
 8003894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003898:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	220f      	movs	r2, #15
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	691a      	ldr	r2, [r3, #16]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	08da      	lsrs	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3208      	adds	r2, #8
 80038ce:	69b9      	ldr	r1, [r7, #24]
 80038d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	2203      	movs	r2, #3
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	43db      	mvns	r3, r3
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	4013      	ands	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 0203 	and.w	r2, r3, #3
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4313      	orrs	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80c0 	beq.w	8003a96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	60fb      	str	r3, [r7, #12]
 800391a:	4b66      	ldr	r3, [pc, #408]	; (8003ab4 <HAL_GPIO_Init+0x324>)
 800391c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391e:	4a65      	ldr	r2, [pc, #404]	; (8003ab4 <HAL_GPIO_Init+0x324>)
 8003920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003924:	6453      	str	r3, [r2, #68]	; 0x44
 8003926:	4b63      	ldr	r3, [pc, #396]	; (8003ab4 <HAL_GPIO_Init+0x324>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003932:	4a61      	ldr	r2, [pc, #388]	; (8003ab8 <HAL_GPIO_Init+0x328>)
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	3302      	adds	r3, #2
 800393a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	220f      	movs	r2, #15
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a58      	ldr	r2, [pc, #352]	; (8003abc <HAL_GPIO_Init+0x32c>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d037      	beq.n	80039ce <HAL_GPIO_Init+0x23e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a57      	ldr	r2, [pc, #348]	; (8003ac0 <HAL_GPIO_Init+0x330>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d031      	beq.n	80039ca <HAL_GPIO_Init+0x23a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a56      	ldr	r2, [pc, #344]	; (8003ac4 <HAL_GPIO_Init+0x334>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d02b      	beq.n	80039c6 <HAL_GPIO_Init+0x236>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a55      	ldr	r2, [pc, #340]	; (8003ac8 <HAL_GPIO_Init+0x338>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d025      	beq.n	80039c2 <HAL_GPIO_Init+0x232>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a54      	ldr	r2, [pc, #336]	; (8003acc <HAL_GPIO_Init+0x33c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d01f      	beq.n	80039be <HAL_GPIO_Init+0x22e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a53      	ldr	r2, [pc, #332]	; (8003ad0 <HAL_GPIO_Init+0x340>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d019      	beq.n	80039ba <HAL_GPIO_Init+0x22a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a52      	ldr	r2, [pc, #328]	; (8003ad4 <HAL_GPIO_Init+0x344>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d013      	beq.n	80039b6 <HAL_GPIO_Init+0x226>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a51      	ldr	r2, [pc, #324]	; (8003ad8 <HAL_GPIO_Init+0x348>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d00d      	beq.n	80039b2 <HAL_GPIO_Init+0x222>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a50      	ldr	r2, [pc, #320]	; (8003adc <HAL_GPIO_Init+0x34c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <HAL_GPIO_Init+0x21e>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a4f      	ldr	r2, [pc, #316]	; (8003ae0 <HAL_GPIO_Init+0x350>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d101      	bne.n	80039aa <HAL_GPIO_Init+0x21a>
 80039a6:	2309      	movs	r3, #9
 80039a8:	e012      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039aa:	230a      	movs	r3, #10
 80039ac:	e010      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039ae:	2308      	movs	r3, #8
 80039b0:	e00e      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039b2:	2307      	movs	r3, #7
 80039b4:	e00c      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039b6:	2306      	movs	r3, #6
 80039b8:	e00a      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039ba:	2305      	movs	r3, #5
 80039bc:	e008      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039be:	2304      	movs	r3, #4
 80039c0:	e006      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039c2:	2303      	movs	r3, #3
 80039c4:	e004      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039c6:	2302      	movs	r3, #2
 80039c8:	e002      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039ca:	2301      	movs	r3, #1
 80039cc:	e000      	b.n	80039d0 <HAL_GPIO_Init+0x240>
 80039ce:	2300      	movs	r3, #0
 80039d0:	69fa      	ldr	r2, [r7, #28]
 80039d2:	f002 0203 	and.w	r2, r2, #3
 80039d6:	0092      	lsls	r2, r2, #2
 80039d8:	4093      	lsls	r3, r2
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4313      	orrs	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039e0:	4935      	ldr	r1, [pc, #212]	; (8003ab8 <HAL_GPIO_Init+0x328>)
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	089b      	lsrs	r3, r3, #2
 80039e6:	3302      	adds	r3, #2
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ee:	4b3d      	ldr	r3, [pc, #244]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4013      	ands	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a12:	4a34      	ldr	r2, [pc, #208]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a18:	4b32      	ldr	r3, [pc, #200]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a3c:	4a29      	ldr	r2, [pc, #164]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a42:	4b28      	ldr	r3, [pc, #160]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	43db      	mvns	r3, r3
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a66:	4a1f      	ldr	r2, [pc, #124]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	43db      	mvns	r3, r3
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a90:	4a14      	ldr	r2, [pc, #80]	; (8003ae4 <HAL_GPIO_Init+0x354>)
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	61fb      	str	r3, [r7, #28]
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	f67f ae84 	bls.w	80037ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop
 8003aa8:	3724      	adds	r7, #36	; 0x24
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	40013800 	.word	0x40013800
 8003abc:	40020000 	.word	0x40020000
 8003ac0:	40020400 	.word	0x40020400
 8003ac4:	40020800 	.word	0x40020800
 8003ac8:	40020c00 	.word	0x40020c00
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	40021400 	.word	0x40021400
 8003ad4:	40021800 	.word	0x40021800
 8003ad8:	40021c00 	.word	0x40021c00
 8003adc:	40022000 	.word	0x40022000
 8003ae0:	40022400 	.word	0x40022400
 8003ae4:	40013c00 	.word	0x40013c00

08003ae8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	887b      	ldrh	r3, [r7, #2]
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
 8003b04:	e001      	b.n	8003b0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	460b      	mov	r3, r1
 8003b22:	807b      	strh	r3, [r7, #2]
 8003b24:	4613      	mov	r3, r2
 8003b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b28:	787b      	ldrb	r3, [r7, #1]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b2e:	887a      	ldrh	r2, [r7, #2]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b34:	e003      	b.n	8003b3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b36:	887b      	ldrh	r3, [r7, #2]
 8003b38:	041a      	lsls	r2, r3, #16
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	619a      	str	r2, [r3, #24]
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
 8003b52:	460b      	mov	r3, r1
 8003b54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b5c:	887a      	ldrh	r2, [r7, #2]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	4013      	ands	r3, r2
 8003b62:	041a      	lsls	r2, r3, #16
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	43d9      	mvns	r1, r3
 8003b68:	887b      	ldrh	r3, [r7, #2]
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	619a      	str	r2, [r3, #24]
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b8a:	4b08      	ldr	r3, [pc, #32]	; (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d006      	beq.n	8003ba4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b96:	4a05      	ldr	r2, [pc, #20]	; (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b98:	88fb      	ldrh	r3, [r7, #6]
 8003b9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fc fef4 	bl	800098c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40013c00 	.word	0x40013c00

08003bb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e12b      	b.n	8003e1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fd ff20 	bl	8001a1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2224      	movs	r2, #36	; 0x24
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0201 	bic.w	r2, r2, #1
 8003bf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c14:	f001 fa30 	bl	8005078 <HAL_RCC_GetPCLK1Freq>
 8003c18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4a81      	ldr	r2, [pc, #516]	; (8003e24 <HAL_I2C_Init+0x274>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d807      	bhi.n	8003c34 <HAL_I2C_Init+0x84>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4a80      	ldr	r2, [pc, #512]	; (8003e28 <HAL_I2C_Init+0x278>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	bf94      	ite	ls
 8003c2c:	2301      	movls	r3, #1
 8003c2e:	2300      	movhi	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	e006      	b.n	8003c42 <HAL_I2C_Init+0x92>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4a7d      	ldr	r2, [pc, #500]	; (8003e2c <HAL_I2C_Init+0x27c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	bf94      	ite	ls
 8003c3c:	2301      	movls	r3, #1
 8003c3e:	2300      	movhi	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e0e7      	b.n	8003e1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4a78      	ldr	r2, [pc, #480]	; (8003e30 <HAL_I2C_Init+0x280>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	0c9b      	lsrs	r3, r3, #18
 8003c54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	4a6a      	ldr	r2, [pc, #424]	; (8003e24 <HAL_I2C_Init+0x274>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d802      	bhi.n	8003c84 <HAL_I2C_Init+0xd4>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3301      	adds	r3, #1
 8003c82:	e009      	b.n	8003c98 <HAL_I2C_Init+0xe8>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c8a:	fb02 f303 	mul.w	r3, r2, r3
 8003c8e:	4a69      	ldr	r2, [pc, #420]	; (8003e34 <HAL_I2C_Init+0x284>)
 8003c90:	fba2 2303 	umull	r2, r3, r2, r3
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	3301      	adds	r3, #1
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6812      	ldr	r2, [r2, #0]
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003caa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	495c      	ldr	r1, [pc, #368]	; (8003e24 <HAL_I2C_Init+0x274>)
 8003cb4:	428b      	cmp	r3, r1
 8003cb6:	d819      	bhi.n	8003cec <HAL_I2C_Init+0x13c>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	1e59      	subs	r1, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cc6:	1c59      	adds	r1, r3, #1
 8003cc8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ccc:	400b      	ands	r3, r1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00a      	beq.n	8003ce8 <HAL_I2C_Init+0x138>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	1e59      	subs	r1, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce6:	e051      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	e04f      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d111      	bne.n	8003d18 <HAL_I2C_Init+0x168>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1e58      	subs	r0, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	440b      	add	r3, r1
 8003d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d06:	3301      	adds	r3, #1
 8003d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e012      	b.n	8003d3e <HAL_I2C_Init+0x18e>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e58      	subs	r0, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	0099      	lsls	r1, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	bf0c      	ite	eq
 8003d38:	2301      	moveq	r3, #1
 8003d3a:	2300      	movne	r3, #0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_Init+0x196>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e022      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10e      	bne.n	8003d6c <HAL_I2C_Init+0x1bc>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	1e58      	subs	r0, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6859      	ldr	r1, [r3, #4]
 8003d56:	460b      	mov	r3, r1
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	440b      	add	r3, r1
 8003d5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d60:	3301      	adds	r3, #1
 8003d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d6a:	e00f      	b.n	8003d8c <HAL_I2C_Init+0x1dc>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1e58      	subs	r0, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6859      	ldr	r1, [r3, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	0099      	lsls	r1, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d82:	3301      	adds	r3, #1
 8003d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	6809      	ldr	r1, [r1, #0]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6911      	ldr	r1, [r2, #16]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	68d2      	ldr	r2, [r2, #12]
 8003dc6:	4311      	orrs	r1, r2
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	430b      	orrs	r3, r1
 8003dce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	431a      	orrs	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	000186a0 	.word	0x000186a0
 8003e28:	001e847f 	.word	0x001e847f
 8003e2c:	003d08ff 	.word	0x003d08ff
 8003e30:	431bde83 	.word	0x431bde83
 8003e34:	10624dd3 	.word	0x10624dd3

08003e38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af02      	add	r7, sp, #8
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	607a      	str	r2, [r7, #4]
 8003e42:	461a      	mov	r2, r3
 8003e44:	460b      	mov	r3, r1
 8003e46:	817b      	strh	r3, [r7, #10]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e4c:	f7fe f8a4 	bl	8001f98 <HAL_GetTick>
 8003e50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b20      	cmp	r3, #32
 8003e5c:	f040 80e0 	bne.w	8004020 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	2319      	movs	r3, #25
 8003e66:	2201      	movs	r2, #1
 8003e68:	4970      	ldr	r1, [pc, #448]	; (800402c <HAL_I2C_Master_Transmit+0x1f4>)
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 fa92 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d001      	beq.n	8003e7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e76:	2302      	movs	r3, #2
 8003e78:	e0d3      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_I2C_Master_Transmit+0x50>
 8003e84:	2302      	movs	r3, #2
 8003e86:	e0cc      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d007      	beq.n	8003eae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ebc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2221      	movs	r2, #33	; 0x21
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2210      	movs	r2, #16
 8003eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	893a      	ldrh	r2, [r7, #8]
 8003ede:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	4a50      	ldr	r2, [pc, #320]	; (8004030 <HAL_I2C_Master_Transmit+0x1f8>)
 8003eee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ef0:	8979      	ldrh	r1, [r7, #10]
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	6a3a      	ldr	r2, [r7, #32]
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f9ca 	bl	8004290 <I2C_MasterRequestWrite>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e08d      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f06:	2300      	movs	r3, #0
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	613b      	str	r3, [r7, #16]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f1c:	e066      	b.n	8003fec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	6a39      	ldr	r1, [r7, #32]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 fb0c 	bl	8004540 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00d      	beq.n	8003f4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d107      	bne.n	8003f46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e06b      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	781a      	ldrb	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	1c5a      	adds	r2, r3, #1
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f72:	3b01      	subs	r3, #1
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d11b      	bne.n	8003fc0 <HAL_I2C_Master_Transmit+0x188>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d017      	beq.n	8003fc0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	781a      	ldrb	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	6a39      	ldr	r1, [r7, #32]
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f000 fafc 	bl	80045c2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00d      	beq.n	8003fec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd4:	2b04      	cmp	r3, #4
 8003fd6:	d107      	bne.n	8003fe8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e01a      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d194      	bne.n	8003f1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004002:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	e000      	b.n	8004022 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
  }
}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	00100002 	.word	0x00100002
 8004030:	ffff0000 	.word	0xffff0000

08004034 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08a      	sub	sp, #40	; 0x28
 8004038:	af02      	add	r7, sp, #8
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	607a      	str	r2, [r7, #4]
 800403e:	603b      	str	r3, [r7, #0]
 8004040:	460b      	mov	r3, r1
 8004042:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004044:	f7fd ffa8 	bl	8001f98 <HAL_GetTick>
 8004048:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b20      	cmp	r3, #32
 8004058:	f040 8111 	bne.w	800427e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	2319      	movs	r3, #25
 8004062:	2201      	movs	r2, #1
 8004064:	4988      	ldr	r1, [pc, #544]	; (8004288 <HAL_I2C_IsDeviceReady+0x254>)
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f994 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004072:	2302      	movs	r3, #2
 8004074:	e104      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_I2C_IsDeviceReady+0x50>
 8004080:	2302      	movs	r3, #2
 8004082:	e0fd      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b01      	cmp	r3, #1
 8004098:	d007      	beq.n	80040aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0201 	orr.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2224      	movs	r2, #36	; 0x24
 80040be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a70      	ldr	r2, [pc, #448]	; (800428c <HAL_I2C_IsDeviceReady+0x258>)
 80040cc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	9300      	str	r3, [sp, #0]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f952 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00d      	beq.n	8004112 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004100:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004104:	d103      	bne.n	800410e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	f44f 7200 	mov.w	r2, #512	; 0x200
 800410c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e0b6      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004112:	897b      	ldrh	r3, [r7, #10]
 8004114:	b2db      	uxtb	r3, r3
 8004116:	461a      	mov	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004120:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004122:	f7fd ff39 	bl	8001f98 <HAL_GetTick>
 8004126:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b02      	cmp	r3, #2
 8004134:	bf0c      	ite	eq
 8004136:	2301      	moveq	r3, #1
 8004138:	2300      	movne	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800414c:	bf0c      	ite	eq
 800414e:	2301      	moveq	r3, #1
 8004150:	2300      	movne	r3, #0
 8004152:	b2db      	uxtb	r3, r3
 8004154:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004156:	e025      	b.n	80041a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004158:	f7fd ff1e 	bl	8001f98 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	429a      	cmp	r2, r3
 8004166:	d302      	bcc.n	800416e <HAL_I2C_IsDeviceReady+0x13a>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d103      	bne.n	8004176 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	22a0      	movs	r2, #160	; 0xa0
 8004172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b02      	cmp	r3, #2
 8004182:	bf0c      	ite	eq
 8004184:	2301      	moveq	r3, #1
 8004186:	2300      	movne	r3, #0
 8004188:	b2db      	uxtb	r3, r3
 800418a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2ba0      	cmp	r3, #160	; 0xa0
 80041ae:	d005      	beq.n	80041bc <HAL_I2C_IsDeviceReady+0x188>
 80041b0:	7dfb      	ldrb	r3, [r7, #23]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d102      	bne.n	80041bc <HAL_I2C_IsDeviceReady+0x188>
 80041b6:	7dbb      	ldrb	r3, [r7, #22]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0cd      	beq.n	8004158 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2220      	movs	r2, #32
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d129      	bne.n	8004226 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e2:	2300      	movs	r3, #0
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	613b      	str	r3, [r7, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	2319      	movs	r3, #25
 80041fe:	2201      	movs	r2, #1
 8004200:	4921      	ldr	r1, [pc, #132]	; (8004288 <HAL_I2C_IsDeviceReady+0x254>)
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 f8c6 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e036      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2220      	movs	r2, #32
 8004216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	e02c      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004234:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800423e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	2319      	movs	r3, #25
 8004246:	2201      	movs	r2, #1
 8004248:	490f      	ldr	r1, [pc, #60]	; (8004288 <HAL_I2C_IsDeviceReady+0x254>)
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f8a2 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e012      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	3301      	adds	r3, #1
 800425e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	429a      	cmp	r2, r3
 8004266:	f4ff af32 	bcc.w	80040ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800427e:	2302      	movs	r3, #2
  }
}
 8004280:	4618      	mov	r0, r3
 8004282:	3720      	adds	r7, #32
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	00100002 	.word	0x00100002
 800428c:	ffff0000 	.word	0xffff0000

08004290 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	607a      	str	r2, [r7, #4]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	460b      	mov	r3, r1
 800429e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	2b08      	cmp	r3, #8
 80042aa:	d006      	beq.n	80042ba <I2C_MasterRequestWrite+0x2a>
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d003      	beq.n	80042ba <I2C_MasterRequestWrite+0x2a>
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042b8:	d108      	bne.n	80042cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	e00b      	b.n	80042e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d0:	2b12      	cmp	r3, #18
 80042d2:	d107      	bne.n	80042e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f84f 	bl	8004394 <I2C_WaitOnFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00d      	beq.n	8004318 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004306:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800430a:	d103      	bne.n	8004314 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004312:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e035      	b.n	8004384 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004320:	d108      	bne.n	8004334 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004322:	897b      	ldrh	r3, [r7, #10]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004330:	611a      	str	r2, [r3, #16]
 8004332:	e01b      	b.n	800436c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004334:	897b      	ldrh	r3, [r7, #10]
 8004336:	11db      	asrs	r3, r3, #7
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0306 	and.w	r3, r3, #6
 800433e:	b2db      	uxtb	r3, r3
 8004340:	f063 030f 	orn	r3, r3, #15
 8004344:	b2da      	uxtb	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	490e      	ldr	r1, [pc, #56]	; (800438c <I2C_MasterRequestWrite+0xfc>)
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 f875 	bl	8004442 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e010      	b.n	8004384 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004362:	897b      	ldrh	r3, [r7, #10]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	4907      	ldr	r1, [pc, #28]	; (8004390 <I2C_MasterRequestWrite+0x100>)
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 f865 	bl	8004442 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	00010008 	.word	0x00010008
 8004390:	00010002 	.word	0x00010002

08004394 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	4613      	mov	r3, r2
 80043a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043a4:	e025      	b.n	80043f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ac:	d021      	beq.n	80043f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ae:	f7fd fdf3 	bl	8001f98 <HAL_GetTick>
 80043b2:	4602      	mov	r2, r0
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d302      	bcc.n	80043c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d116      	bne.n	80043f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2220      	movs	r2, #32
 80043ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	f043 0220 	orr.w	r2, r3, #32
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e023      	b.n	800443a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	0c1b      	lsrs	r3, r3, #16
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d10d      	bne.n	8004418 <I2C_WaitOnFlagUntilTimeout+0x84>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	43da      	mvns	r2, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4013      	ands	r3, r2
 8004408:	b29b      	uxth	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	bf0c      	ite	eq
 800440e:	2301      	moveq	r3, #1
 8004410:	2300      	movne	r3, #0
 8004412:	b2db      	uxtb	r3, r3
 8004414:	461a      	mov	r2, r3
 8004416:	e00c      	b.n	8004432 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	43da      	mvns	r2, r3
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4013      	ands	r3, r2
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	bf0c      	ite	eq
 800442a:	2301      	moveq	r3, #1
 800442c:	2300      	movne	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	429a      	cmp	r2, r3
 8004436:	d0b6      	beq.n	80043a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b084      	sub	sp, #16
 8004446:	af00      	add	r7, sp, #0
 8004448:	60f8      	str	r0, [r7, #12]
 800444a:	60b9      	str	r1, [r7, #8]
 800444c:	607a      	str	r2, [r7, #4]
 800444e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004450:	e051      	b.n	80044f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800445c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004460:	d123      	bne.n	80044aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004470:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800447a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2220      	movs	r2, #32
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004496:	f043 0204 	orr.w	r2, r3, #4
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e046      	b.n	8004538 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b0:	d021      	beq.n	80044f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044b2:	f7fd fd71 	bl	8001f98 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d302      	bcc.n	80044c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d116      	bne.n	80044f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f043 0220 	orr.w	r2, r3, #32
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e020      	b.n	8004538 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	0c1b      	lsrs	r3, r3, #16
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d10c      	bne.n	800451a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	43da      	mvns	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	4013      	ands	r3, r2
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	bf14      	ite	ne
 8004512:	2301      	movne	r3, #1
 8004514:	2300      	moveq	r3, #0
 8004516:	b2db      	uxtb	r3, r3
 8004518:	e00b      	b.n	8004532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	43da      	mvns	r2, r3
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	4013      	ands	r3, r2
 8004526:	b29b      	uxth	r3, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	bf14      	ite	ne
 800452c:	2301      	movne	r3, #1
 800452e:	2300      	moveq	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d18d      	bne.n	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800454c:	e02d      	b.n	80045aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f000 f878 	bl	8004644 <I2C_IsAcknowledgeFailed>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e02d      	b.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004564:	d021      	beq.n	80045aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004566:	f7fd fd17 	bl	8001f98 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	429a      	cmp	r2, r3
 8004574:	d302      	bcc.n	800457c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d116      	bne.n	80045aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004596:	f043 0220 	orr.w	r2, r3, #32
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e007      	b.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045b4:	2b80      	cmp	r3, #128	; 0x80
 80045b6:	d1ca      	bne.n	800454e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045ce:	e02d      	b.n	800462c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f837 	bl	8004644 <I2C_IsAcknowledgeFailed>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e02d      	b.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e6:	d021      	beq.n	800462c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045e8:	f7fd fcd6 	bl	8001f98 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d302      	bcc.n	80045fe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d116      	bne.n	800462c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	f043 0220 	orr.w	r2, r3, #32
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e007      	b.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	f003 0304 	and.w	r3, r3, #4
 8004636:	2b04      	cmp	r3, #4
 8004638:	d1ca      	bne.n	80045d0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004656:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800465a:	d11b      	bne.n	8004694 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004664:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	f043 0204 	orr.w	r2, r3, #4
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e000      	b.n	8004696 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d129      	bne.n	800470c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2224      	movs	r2, #36	; 0x24
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0201 	bic.w	r2, r2, #1
 80046ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 0210 	bic.w	r2, r2, #16
 80046de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0201 	orr.w	r2, r2, #1
 80046fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	e000      	b.n	800470e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800470c:	2302      	movs	r3, #2
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800471a:	b480      	push	{r7}
 800471c:	b085      	sub	sp, #20
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
 8004722:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b20      	cmp	r3, #32
 8004732:	d12a      	bne.n	800478a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2224      	movs	r2, #36	; 0x24
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0201 	bic.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004752:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004754:	89fb      	ldrh	r3, [r7, #14]
 8004756:	f023 030f 	bic.w	r3, r3, #15
 800475a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	b29a      	uxth	r2, r3
 8004760:	89fb      	ldrh	r3, [r7, #14]
 8004762:	4313      	orrs	r3, r2
 8004764:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	89fa      	ldrh	r2, [r7, #14]
 800476c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2220      	movs	r2, #32
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800478a:	2302      	movs	r3, #2
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e267      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d075      	beq.n	80048a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047b6:	4b88      	ldr	r3, [pc, #544]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f003 030c 	and.w	r3, r3, #12
 80047be:	2b04      	cmp	r3, #4
 80047c0:	d00c      	beq.n	80047dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047c2:	4b85      	ldr	r3, [pc, #532]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047ca:	2b08      	cmp	r3, #8
 80047cc:	d112      	bne.n	80047f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ce:	4b82      	ldr	r3, [pc, #520]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047da:	d10b      	bne.n	80047f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047dc:	4b7e      	ldr	r3, [pc, #504]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d05b      	beq.n	80048a0 <HAL_RCC_OscConfig+0x108>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d157      	bne.n	80048a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e242      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fc:	d106      	bne.n	800480c <HAL_RCC_OscConfig+0x74>
 80047fe:	4b76      	ldr	r3, [pc, #472]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a75      	ldr	r2, [pc, #468]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	e01d      	b.n	8004848 <HAL_RCC_OscConfig+0xb0>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004814:	d10c      	bne.n	8004830 <HAL_RCC_OscConfig+0x98>
 8004816:	4b70      	ldr	r3, [pc, #448]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a6f      	ldr	r2, [pc, #444]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 800481c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	4b6d      	ldr	r3, [pc, #436]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a6c      	ldr	r2, [pc, #432]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800482c:	6013      	str	r3, [r2, #0]
 800482e:	e00b      	b.n	8004848 <HAL_RCC_OscConfig+0xb0>
 8004830:	4b69      	ldr	r3, [pc, #420]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a68      	ldr	r2, [pc, #416]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800483a:	6013      	str	r3, [r2, #0]
 800483c:	4b66      	ldr	r3, [pc, #408]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a65      	ldr	r2, [pc, #404]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004842:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d013      	beq.n	8004878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004850:	f7fd fba2 	bl	8001f98 <HAL_GetTick>
 8004854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004856:	e008      	b.n	800486a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004858:	f7fd fb9e 	bl	8001f98 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b64      	cmp	r3, #100	; 0x64
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e207      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800486a:	4b5b      	ldr	r3, [pc, #364]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0f0      	beq.n	8004858 <HAL_RCC_OscConfig+0xc0>
 8004876:	e014      	b.n	80048a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004878:	f7fd fb8e 	bl	8001f98 <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004880:	f7fd fb8a 	bl	8001f98 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b64      	cmp	r3, #100	; 0x64
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e1f3      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004892:	4b51      	ldr	r3, [pc, #324]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1f0      	bne.n	8004880 <HAL_RCC_OscConfig+0xe8>
 800489e:	e000      	b.n	80048a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d063      	beq.n	8004976 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048ae:	4b4a      	ldr	r3, [pc, #296]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 030c 	and.w	r3, r3, #12
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00b      	beq.n	80048d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ba:	4b47      	ldr	r3, [pc, #284]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d11c      	bne.n	8004900 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048c6:	4b44      	ldr	r3, [pc, #272]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d116      	bne.n	8004900 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048d2:	4b41      	ldr	r3, [pc, #260]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d005      	beq.n	80048ea <HAL_RCC_OscConfig+0x152>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d001      	beq.n	80048ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e1c7      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ea:	4b3b      	ldr	r3, [pc, #236]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	4937      	ldr	r1, [pc, #220]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fe:	e03a      	b.n	8004976 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d020      	beq.n	800494a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004908:	4b34      	ldr	r3, [pc, #208]	; (80049dc <HAL_RCC_OscConfig+0x244>)
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490e:	f7fd fb43 	bl	8001f98 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004914:	e008      	b.n	8004928 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004916:	f7fd fb3f 	bl	8001f98 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e1a8      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004928:	4b2b      	ldr	r3, [pc, #172]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0f0      	beq.n	8004916 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004934:	4b28      	ldr	r3, [pc, #160]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	4925      	ldr	r1, [pc, #148]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 8004944:	4313      	orrs	r3, r2
 8004946:	600b      	str	r3, [r1, #0]
 8004948:	e015      	b.n	8004976 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800494a:	4b24      	ldr	r3, [pc, #144]	; (80049dc <HAL_RCC_OscConfig+0x244>)
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004950:	f7fd fb22 	bl	8001f98 <HAL_GetTick>
 8004954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004956:	e008      	b.n	800496a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004958:	f7fd fb1e 	bl	8001f98 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e187      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800496a:	4b1b      	ldr	r3, [pc, #108]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1f0      	bne.n	8004958 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0308 	and.w	r3, r3, #8
 800497e:	2b00      	cmp	r3, #0
 8004980:	d036      	beq.n	80049f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d016      	beq.n	80049b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800498a:	4b15      	ldr	r3, [pc, #84]	; (80049e0 <HAL_RCC_OscConfig+0x248>)
 800498c:	2201      	movs	r2, #1
 800498e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fd fb02 	bl	8001f98 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004998:	f7fd fafe 	bl	8001f98 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e167      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049aa:	4b0b      	ldr	r3, [pc, #44]	; (80049d8 <HAL_RCC_OscConfig+0x240>)
 80049ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0f0      	beq.n	8004998 <HAL_RCC_OscConfig+0x200>
 80049b6:	e01b      	b.n	80049f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049b8:	4b09      	ldr	r3, [pc, #36]	; (80049e0 <HAL_RCC_OscConfig+0x248>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049be:	f7fd faeb 	bl	8001f98 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c4:	e00e      	b.n	80049e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049c6:	f7fd fae7 	bl	8001f98 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d907      	bls.n	80049e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e150      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
 80049d8:	40023800 	.word	0x40023800
 80049dc:	42470000 	.word	0x42470000
 80049e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049e4:	4b88      	ldr	r3, [pc, #544]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 80049e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1ea      	bne.n	80049c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f000 8097 	beq.w	8004b2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049fe:	2300      	movs	r3, #0
 8004a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a02:	4b81      	ldr	r3, [pc, #516]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10f      	bne.n	8004a2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60bb      	str	r3, [r7, #8]
 8004a12:	4b7d      	ldr	r3, [pc, #500]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	4a7c      	ldr	r2, [pc, #496]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a1e:	4b7a      	ldr	r3, [pc, #488]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a2e:	4b77      	ldr	r3, [pc, #476]	; (8004c0c <HAL_RCC_OscConfig+0x474>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d118      	bne.n	8004a6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a3a:	4b74      	ldr	r3, [pc, #464]	; (8004c0c <HAL_RCC_OscConfig+0x474>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a73      	ldr	r2, [pc, #460]	; (8004c0c <HAL_RCC_OscConfig+0x474>)
 8004a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a46:	f7fd faa7 	bl	8001f98 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a4e:	f7fd faa3 	bl	8001f98 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e10c      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a60:	4b6a      	ldr	r3, [pc, #424]	; (8004c0c <HAL_RCC_OscConfig+0x474>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d106      	bne.n	8004a82 <HAL_RCC_OscConfig+0x2ea>
 8004a74:	4b64      	ldr	r3, [pc, #400]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a78:	4a63      	ldr	r2, [pc, #396]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a80:	e01c      	b.n	8004abc <HAL_RCC_OscConfig+0x324>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2b05      	cmp	r3, #5
 8004a88:	d10c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x30c>
 8004a8a:	4b5f      	ldr	r3, [pc, #380]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8e:	4a5e      	ldr	r2, [pc, #376]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a90:	f043 0304 	orr.w	r3, r3, #4
 8004a94:	6713      	str	r3, [r2, #112]	; 0x70
 8004a96:	4b5c      	ldr	r3, [pc, #368]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9a:	4a5b      	ldr	r2, [pc, #364]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004a9c:	f043 0301 	orr.w	r3, r3, #1
 8004aa0:	6713      	str	r3, [r2, #112]	; 0x70
 8004aa2:	e00b      	b.n	8004abc <HAL_RCC_OscConfig+0x324>
 8004aa4:	4b58      	ldr	r3, [pc, #352]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa8:	4a57      	ldr	r2, [pc, #348]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004aaa:	f023 0301 	bic.w	r3, r3, #1
 8004aae:	6713      	str	r3, [r2, #112]	; 0x70
 8004ab0:	4b55      	ldr	r3, [pc, #340]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab4:	4a54      	ldr	r2, [pc, #336]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004ab6:	f023 0304 	bic.w	r3, r3, #4
 8004aba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d015      	beq.n	8004af0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac4:	f7fd fa68 	bl	8001f98 <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aca:	e00a      	b.n	8004ae2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004acc:	f7fd fa64 	bl	8001f98 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e0cb      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae2:	4b49      	ldr	r3, [pc, #292]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0ee      	beq.n	8004acc <HAL_RCC_OscConfig+0x334>
 8004aee:	e014      	b.n	8004b1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004af0:	f7fd fa52 	bl	8001f98 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af8:	f7fd fa4e 	bl	8001f98 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e0b5      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b0e:	4b3e      	ldr	r3, [pc, #248]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1ee      	bne.n	8004af8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b1a:	7dfb      	ldrb	r3, [r7, #23]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d105      	bne.n	8004b2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b20:	4b39      	ldr	r3, [pc, #228]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b24:	4a38      	ldr	r2, [pc, #224]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 80a1 	beq.w	8004c78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b36:	4b34      	ldr	r3, [pc, #208]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 030c 	and.w	r3, r3, #12
 8004b3e:	2b08      	cmp	r3, #8
 8004b40:	d05c      	beq.n	8004bfc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d141      	bne.n	8004bce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b4a:	4b31      	ldr	r3, [pc, #196]	; (8004c10 <HAL_RCC_OscConfig+0x478>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b50:	f7fd fa22 	bl	8001f98 <HAL_GetTick>
 8004b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b58:	f7fd fa1e 	bl	8001f98 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e087      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b6a:	4b27      	ldr	r3, [pc, #156]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f0      	bne.n	8004b58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69da      	ldr	r2, [r3, #28]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b84:	019b      	lsls	r3, r3, #6
 8004b86:	431a      	orrs	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8c:	085b      	lsrs	r3, r3, #1
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	041b      	lsls	r3, r3, #16
 8004b92:	431a      	orrs	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b98:	061b      	lsls	r3, r3, #24
 8004b9a:	491b      	ldr	r1, [pc, #108]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	; (8004c10 <HAL_RCC_OscConfig+0x478>)
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba6:	f7fd f9f7 	bl	8001f98 <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bae:	f7fd f9f3 	bl	8001f98 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e05c      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc0:	4b11      	ldr	r3, [pc, #68]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0f0      	beq.n	8004bae <HAL_RCC_OscConfig+0x416>
 8004bcc:	e054      	b.n	8004c78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bce:	4b10      	ldr	r3, [pc, #64]	; (8004c10 <HAL_RCC_OscConfig+0x478>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd4:	f7fd f9e0 	bl	8001f98 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bdc:	f7fd f9dc 	bl	8001f98 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e045      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bee:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <HAL_RCC_OscConfig+0x470>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x444>
 8004bfa:	e03d      	b.n	8004c78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d107      	bne.n	8004c14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e038      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
 8004c08:	40023800 	.word	0x40023800
 8004c0c:	40007000 	.word	0x40007000
 8004c10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c14:	4b1b      	ldr	r3, [pc, #108]	; (8004c84 <HAL_RCC_OscConfig+0x4ec>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d028      	beq.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d121      	bne.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d11a      	bne.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c44:	4013      	ands	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d111      	bne.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5a:	085b      	lsrs	r3, r3, #1
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d107      	bne.n	8004c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d001      	beq.n	8004c78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e000      	b.n	8004c7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3718      	adds	r7, #24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	40023800 	.word	0x40023800

08004c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0cc      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c9c:	4b68      	ldr	r3, [pc, #416]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d90c      	bls.n	8004cc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004caa:	4b65      	ldr	r3, [pc, #404]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cb2:	4b63      	ldr	r3, [pc, #396]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d001      	beq.n	8004cc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0b8      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d020      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cdc:	4b59      	ldr	r3, [pc, #356]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4a58      	ldr	r2, [pc, #352]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ce6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d005      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cf4:	4b53      	ldr	r3, [pc, #332]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	4a52      	ldr	r2, [pc, #328]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d00:	4b50      	ldr	r3, [pc, #320]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	494d      	ldr	r1, [pc, #308]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d044      	beq.n	8004da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d107      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d26:	4b47      	ldr	r3, [pc, #284]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d119      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e07f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d003      	beq.n	8004d46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d42:	2b03      	cmp	r3, #3
 8004d44:	d107      	bne.n	8004d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d46:	4b3f      	ldr	r3, [pc, #252]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d109      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e06f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d56:	4b3b      	ldr	r3, [pc, #236]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e067      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d66:	4b37      	ldr	r3, [pc, #220]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f023 0203 	bic.w	r2, r3, #3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	4934      	ldr	r1, [pc, #208]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d78:	f7fd f90e 	bl	8001f98 <HAL_GetTick>
 8004d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d7e:	e00a      	b.n	8004d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d80:	f7fd f90a 	bl	8001f98 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e04f      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d96:	4b2b      	ldr	r3, [pc, #172]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f003 020c 	and.w	r2, r3, #12
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d1eb      	bne.n	8004d80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004da8:	4b25      	ldr	r3, [pc, #148]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d20c      	bcs.n	8004dd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004db6:	4b22      	ldr	r3, [pc, #136]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dbe:	4b20      	ldr	r3, [pc, #128]	; (8004e40 <HAL_RCC_ClockConfig+0x1b8>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d001      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e032      	b.n	8004e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d008      	beq.n	8004dee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ddc:	4b19      	ldr	r3, [pc, #100]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	4916      	ldr	r1, [pc, #88]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d009      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dfa:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	490e      	ldr	r1, [pc, #56]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e0e:	f000 f821 	bl	8004e54 <HAL_RCC_GetSysClockFreq>
 8004e12:	4602      	mov	r2, r0
 8004e14:	4b0b      	ldr	r3, [pc, #44]	; (8004e44 <HAL_RCC_ClockConfig+0x1bc>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	091b      	lsrs	r3, r3, #4
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	490a      	ldr	r1, [pc, #40]	; (8004e48 <HAL_RCC_ClockConfig+0x1c0>)
 8004e20:	5ccb      	ldrb	r3, [r1, r3]
 8004e22:	fa22 f303 	lsr.w	r3, r2, r3
 8004e26:	4a09      	ldr	r2, [pc, #36]	; (8004e4c <HAL_RCC_ClockConfig+0x1c4>)
 8004e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e2a:	4b09      	ldr	r3, [pc, #36]	; (8004e50 <HAL_RCC_ClockConfig+0x1c8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fd f86e 	bl	8001f10 <HAL_InitTick>

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	40023c00 	.word	0x40023c00
 8004e44:	40023800 	.word	0x40023800
 8004e48:	08008c38 	.word	0x08008c38
 8004e4c:	20000068 	.word	0x20000068
 8004e50:	2000006c 	.word	0x2000006c

08004e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e58:	b094      	sub	sp, #80	; 0x50
 8004e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e60:	2300      	movs	r3, #0
 8004e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e64:	2300      	movs	r3, #0
 8004e66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e6c:	4b79      	ldr	r3, [pc, #484]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 030c 	and.w	r3, r3, #12
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d00d      	beq.n	8004e94 <HAL_RCC_GetSysClockFreq+0x40>
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	f200 80e1 	bhi.w	8005040 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <HAL_RCC_GetSysClockFreq+0x34>
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d003      	beq.n	8004e8e <HAL_RCC_GetSysClockFreq+0x3a>
 8004e86:	e0db      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e88:	4b73      	ldr	r3, [pc, #460]	; (8005058 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e8a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e8c:	e0db      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e8e:	4b73      	ldr	r3, [pc, #460]	; (800505c <HAL_RCC_GetSysClockFreq+0x208>)
 8004e90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e92:	e0d8      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e94:	4b6f      	ldr	r3, [pc, #444]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e9c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e9e:	4b6d      	ldr	r3, [pc, #436]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d063      	beq.n	8004f72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eaa:	4b6a      	ldr	r3, [pc, #424]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	099b      	lsrs	r3, r3, #6
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004eb4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ebc:	633b      	str	r3, [r7, #48]	; 0x30
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004ec6:	4622      	mov	r2, r4
 8004ec8:	462b      	mov	r3, r5
 8004eca:	f04f 0000 	mov.w	r0, #0
 8004ece:	f04f 0100 	mov.w	r1, #0
 8004ed2:	0159      	lsls	r1, r3, #5
 8004ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ed8:	0150      	lsls	r0, r2, #5
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4621      	mov	r1, r4
 8004ee0:	1a51      	subs	r1, r2, r1
 8004ee2:	6139      	str	r1, [r7, #16]
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	eb63 0301 	sbc.w	r3, r3, r1
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	f04f 0300 	mov.w	r3, #0
 8004ef4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ef8:	4659      	mov	r1, fp
 8004efa:	018b      	lsls	r3, r1, #6
 8004efc:	4651      	mov	r1, sl
 8004efe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f02:	4651      	mov	r1, sl
 8004f04:	018a      	lsls	r2, r1, #6
 8004f06:	4651      	mov	r1, sl
 8004f08:	ebb2 0801 	subs.w	r8, r2, r1
 8004f0c:	4659      	mov	r1, fp
 8004f0e:	eb63 0901 	sbc.w	r9, r3, r1
 8004f12:	f04f 0200 	mov.w	r2, #0
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f26:	4690      	mov	r8, r2
 8004f28:	4699      	mov	r9, r3
 8004f2a:	4623      	mov	r3, r4
 8004f2c:	eb18 0303 	adds.w	r3, r8, r3
 8004f30:	60bb      	str	r3, [r7, #8]
 8004f32:	462b      	mov	r3, r5
 8004f34:	eb49 0303 	adc.w	r3, r9, r3
 8004f38:	60fb      	str	r3, [r7, #12]
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	f04f 0300 	mov.w	r3, #0
 8004f42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f46:	4629      	mov	r1, r5
 8004f48:	024b      	lsls	r3, r1, #9
 8004f4a:	4621      	mov	r1, r4
 8004f4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f50:	4621      	mov	r1, r4
 8004f52:	024a      	lsls	r2, r1, #9
 8004f54:	4610      	mov	r0, r2
 8004f56:	4619      	mov	r1, r3
 8004f58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f64:	f7fb f99c 	bl	80002a0 <__aeabi_uldivmod>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f70:	e058      	b.n	8005024 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f72:	4b38      	ldr	r3, [pc, #224]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	099b      	lsrs	r3, r3, #6
 8004f78:	2200      	movs	r2, #0
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	4611      	mov	r1, r2
 8004f7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f82:	623b      	str	r3, [r7, #32]
 8004f84:	2300      	movs	r3, #0
 8004f86:	627b      	str	r3, [r7, #36]	; 0x24
 8004f88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f8c:	4642      	mov	r2, r8
 8004f8e:	464b      	mov	r3, r9
 8004f90:	f04f 0000 	mov.w	r0, #0
 8004f94:	f04f 0100 	mov.w	r1, #0
 8004f98:	0159      	lsls	r1, r3, #5
 8004f9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f9e:	0150      	lsls	r0, r2, #5
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4641      	mov	r1, r8
 8004fa6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004faa:	4649      	mov	r1, r9
 8004fac:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fb0:	f04f 0200 	mov.w	r2, #0
 8004fb4:	f04f 0300 	mov.w	r3, #0
 8004fb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fc4:	ebb2 040a 	subs.w	r4, r2, sl
 8004fc8:	eb63 050b 	sbc.w	r5, r3, fp
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	00eb      	lsls	r3, r5, #3
 8004fd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fda:	00e2      	lsls	r2, r4, #3
 8004fdc:	4614      	mov	r4, r2
 8004fde:	461d      	mov	r5, r3
 8004fe0:	4643      	mov	r3, r8
 8004fe2:	18e3      	adds	r3, r4, r3
 8004fe4:	603b      	str	r3, [r7, #0]
 8004fe6:	464b      	mov	r3, r9
 8004fe8:	eb45 0303 	adc.w	r3, r5, r3
 8004fec:	607b      	str	r3, [r7, #4]
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	f04f 0300 	mov.w	r3, #0
 8004ff6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	028b      	lsls	r3, r1, #10
 8004ffe:	4621      	mov	r1, r4
 8005000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005004:	4621      	mov	r1, r4
 8005006:	028a      	lsls	r2, r1, #10
 8005008:	4610      	mov	r0, r2
 800500a:	4619      	mov	r1, r3
 800500c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800500e:	2200      	movs	r2, #0
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	61fa      	str	r2, [r7, #28]
 8005014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005018:	f7fb f942 	bl	80002a0 <__aeabi_uldivmod>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4613      	mov	r3, r2
 8005022:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005024:	4b0b      	ldr	r3, [pc, #44]	; (8005054 <HAL_RCC_GetSysClockFreq+0x200>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	0c1b      	lsrs	r3, r3, #16
 800502a:	f003 0303 	and.w	r3, r3, #3
 800502e:	3301      	adds	r3, #1
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005034:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005038:	fbb2 f3f3 	udiv	r3, r2, r3
 800503c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800503e:	e002      	b.n	8005046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005040:	4b05      	ldr	r3, [pc, #20]	; (8005058 <HAL_RCC_GetSysClockFreq+0x204>)
 8005042:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005046:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005048:	4618      	mov	r0, r3
 800504a:	3750      	adds	r7, #80	; 0x50
 800504c:	46bd      	mov	sp, r7
 800504e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005052:	bf00      	nop
 8005054:	40023800 	.word	0x40023800
 8005058:	00f42400 	.word	0x00f42400
 800505c:	007a1200 	.word	0x007a1200

08005060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005064:	4b03      	ldr	r3, [pc, #12]	; (8005074 <HAL_RCC_GetHCLKFreq+0x14>)
 8005066:	681b      	ldr	r3, [r3, #0]
}
 8005068:	4618      	mov	r0, r3
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20000068 	.word	0x20000068

08005078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800507c:	f7ff fff0 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 8005080:	4602      	mov	r2, r0
 8005082:	4b05      	ldr	r3, [pc, #20]	; (8005098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	0a9b      	lsrs	r3, r3, #10
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	4903      	ldr	r1, [pc, #12]	; (800509c <HAL_RCC_GetPCLK1Freq+0x24>)
 800508e:	5ccb      	ldrb	r3, [r1, r3]
 8005090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40023800 	.word	0x40023800
 800509c:	08008c48 	.word	0x08008c48

080050a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050a4:	f7ff ffdc 	bl	8005060 <HAL_RCC_GetHCLKFreq>
 80050a8:	4602      	mov	r2, r0
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	0b5b      	lsrs	r3, r3, #13
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	4903      	ldr	r1, [pc, #12]	; (80050c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050bc:	4618      	mov	r0, r3
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40023800 	.word	0x40023800
 80050c4:	08008c48 	.word	0x08008c48

080050c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b086      	sub	sp, #24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10b      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d105      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d075      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050fc:	4b91      	ldr	r3, [pc, #580]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80050fe:	2200      	movs	r2, #0
 8005100:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005102:	f7fc ff49 	bl	8001f98 <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005108:	e008      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800510a:	f7fc ff45 	bl	8001f98 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e189      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800511c:	4b8a      	ldr	r3, [pc, #552]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1f0      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b00      	cmp	r3, #0
 8005132:	d009      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	019a      	lsls	r2, r3, #6
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	071b      	lsls	r3, r3, #28
 8005140:	4981      	ldr	r1, [pc, #516]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005142:	4313      	orrs	r3, r2
 8005144:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01f      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005154:	4b7c      	ldr	r3, [pc, #496]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800515a:	0f1b      	lsrs	r3, r3, #28
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	019a      	lsls	r2, r3, #6
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	061b      	lsls	r3, r3, #24
 800516e:	431a      	orrs	r2, r3
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	071b      	lsls	r3, r3, #28
 8005174:	4974      	ldr	r1, [pc, #464]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005176:	4313      	orrs	r3, r2
 8005178:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800517c:	4b72      	ldr	r3, [pc, #456]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800517e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005182:	f023 021f 	bic.w	r2, r3, #31
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	3b01      	subs	r3, #1
 800518c:	496e      	ldr	r1, [pc, #440]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800518e:	4313      	orrs	r3, r2
 8005190:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	019a      	lsls	r2, r3, #6
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	061b      	lsls	r3, r3, #24
 80051ac:	431a      	orrs	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	071b      	lsls	r3, r3, #28
 80051b4:	4964      	ldr	r1, [pc, #400]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051bc:	4b61      	ldr	r3, [pc, #388]	; (8005344 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80051be:	2201      	movs	r2, #1
 80051c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051c2:	f7fc fee9 	bl	8001f98 <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051c8:	e008      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80051ca:	f7fc fee5 	bl	8001f98 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e129      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051dc:	4b5a      	ldr	r3, [pc, #360]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0f0      	beq.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d105      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d079      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005200:	4b52      	ldr	r3, [pc, #328]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005206:	f7fc fec7 	bl	8001f98 <HAL_GetTick>
 800520a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800520c:	e008      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800520e:	f7fc fec3 	bl	8001f98 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e107      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005220:	4b49      	ldr	r3, [pc, #292]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800522c:	d0ef      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0304 	and.w	r3, r3, #4
 8005236:	2b00      	cmp	r3, #0
 8005238:	d020      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800523a:	4b43      	ldr	r3, [pc, #268]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800523c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005240:	0f1b      	lsrs	r3, r3, #28
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	019a      	lsls	r2, r3, #6
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	061b      	lsls	r3, r3, #24
 8005254:	431a      	orrs	r2, r3
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	071b      	lsls	r3, r3, #28
 800525a:	493b      	ldr	r1, [pc, #236]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800525c:	4313      	orrs	r3, r2
 800525e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005262:	4b39      	ldr	r3, [pc, #228]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005268:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	3b01      	subs	r3, #1
 8005272:	021b      	lsls	r3, r3, #8
 8005274:	4934      	ldr	r1, [pc, #208]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b00      	cmp	r3, #0
 8005286:	d01e      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005288:	4b2f      	ldr	r3, [pc, #188]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	0e1b      	lsrs	r3, r3, #24
 8005290:	f003 030f 	and.w	r3, r3, #15
 8005294:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	019a      	lsls	r2, r3, #6
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	061b      	lsls	r3, r3, #24
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	071b      	lsls	r3, r3, #28
 80052a8:	4927      	ldr	r1, [pc, #156]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80052b0:	4b25      	ldr	r3, [pc, #148]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052be:	4922      	ldr	r1, [pc, #136]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80052c6:	4b21      	ldr	r3, [pc, #132]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80052c8:	2201      	movs	r2, #1
 80052ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052cc:	f7fc fe64 	bl	8001f98 <HAL_GetTick>
 80052d0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052d2:	e008      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80052d4:	f7fc fe60 	bl	8001f98 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e0a4      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052e6:	4b18      	ldr	r3, [pc, #96]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052f2:	d1ef      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 808b 	beq.w	8005418 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005302:	2300      	movs	r3, #0
 8005304:	60fb      	str	r3, [r7, #12]
 8005306:	4b10      	ldr	r3, [pc, #64]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530a:	4a0f      	ldr	r2, [pc, #60]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800530c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005310:	6413      	str	r3, [r2, #64]	; 0x40
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800531e:	4b0c      	ldr	r3, [pc, #48]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a0b      	ldr	r2, [pc, #44]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005328:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800532a:	f7fc fe35 	bl	8001f98 <HAL_GetTick>
 800532e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005330:	e010      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005332:	f7fc fe31 	bl	8001f98 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d909      	bls.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e075      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005344:	42470068 	.word	0x42470068
 8005348:	40023800 	.word	0x40023800
 800534c:	42470070 	.word	0x42470070
 8005350:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005354:	4b38      	ldr	r3, [pc, #224]	; (8005438 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0e8      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005360:	4b36      	ldr	r3, [pc, #216]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005364:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005368:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d02f      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005374:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	429a      	cmp	r2, r3
 800537c:	d028      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800537e:	4b2f      	ldr	r3, [pc, #188]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005386:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005388:	4b2d      	ldr	r3, [pc, #180]	; (8005440 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800538a:	2201      	movs	r2, #1
 800538c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800538e:	4b2c      	ldr	r3, [pc, #176]	; (8005440 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005394:	4a29      	ldr	r2, [pc, #164]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800539a:	4b28      	ldr	r3, [pc, #160]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800539c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d114      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80053a6:	f7fc fdf7 	bl	8001f98 <HAL_GetTick>
 80053aa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ac:	e00a      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053ae:	f7fc fdf3 	bl	8001f98 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80053bc:	4293      	cmp	r3, r2
 80053be:	d901      	bls.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e035      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c4:	4b1d      	ldr	r3, [pc, #116]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d0ee      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053dc:	d10d      	bne.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x332>
 80053de:	4b17      	ldr	r3, [pc, #92]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053f2:	4912      	ldr	r1, [pc, #72]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]
 80053f8:	e005      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80053fa:	4b10      	ldr	r3, [pc, #64]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	4a0f      	ldr	r2, [pc, #60]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005400:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005404:	6093      	str	r3, [r2, #8]
 8005406:	4b0d      	ldr	r3, [pc, #52]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005408:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005412:	490a      	ldr	r1, [pc, #40]	; (800543c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005414:	4313      	orrs	r3, r2
 8005416:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0310 	and.w	r3, r3, #16
 8005420:	2b00      	cmp	r3, #0
 8005422:	d004      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800542a:	4b06      	ldr	r3, [pc, #24]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800542c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40007000 	.word	0x40007000
 800543c:	40023800 	.word	0x40023800
 8005440:	42470e40 	.word	0x42470e40
 8005444:	424711e0 	.word	0x424711e0

08005448 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e066      	b.n	800552c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	7f5b      	ldrb	r3, [r3, #29]
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b00      	cmp	r3, #0
 8005466:	d105      	bne.n	8005474 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fc fb1c 	bl	8001aac <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	22ca      	movs	r2, #202	; 0xca
 8005480:	625a      	str	r2, [r3, #36]	; 0x24
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2253      	movs	r2, #83	; 0x53
 8005488:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 fc5e 	bl	8005d4c <RTC_EnterInitMode>
 8005490:	4603      	mov	r3, r0
 8005492:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005494:	7bfb      	ldrb	r3, [r7, #15]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d12c      	bne.n	80054f4 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054ac:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6899      	ldr	r1, [r3, #8]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	431a      	orrs	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	68d2      	ldr	r2, [r2, #12]
 80054d4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6919      	ldr	r1, [r3, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	041a      	lsls	r2, r3, #16
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 fc65 	bl	8005dba <RTC_ExitInitMode>
 80054f0:	4603      	mov	r3, r0
 80054f2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80054f4:	7bfb      	ldrb	r3, [r7, #15]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d113      	bne.n	8005522 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	699a      	ldr	r2, [r3, #24]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	22ff      	movs	r2, #255	; 0xff
 8005528:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800552a:	7bfb      	ldrb	r3, [r7, #15]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005534:	b590      	push	{r4, r7, lr}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	7f1b      	ldrb	r3, [r3, #28]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <HAL_RTC_SetTime+0x1c>
 800554c:	2302      	movs	r3, #2
 800554e:	e087      	b.n	8005660 <HAL_RTC_SetTime+0x12c>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2201      	movs	r2, #1
 8005554:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2202      	movs	r2, #2
 800555a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d126      	bne.n	80055b0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556c:	2b00      	cmp	r3, #0
 800556e:	d102      	bne.n	8005576 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2200      	movs	r2, #0
 8005574:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fc42 	bl	8005e04 <RTC_ByteToBcd2>
 8005580:	4603      	mov	r3, r0
 8005582:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	785b      	ldrb	r3, [r3, #1]
 8005588:	4618      	mov	r0, r3
 800558a:	f000 fc3b 	bl	8005e04 <RTC_ByteToBcd2>
 800558e:	4603      	mov	r3, r0
 8005590:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005592:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	789b      	ldrb	r3, [r3, #2]
 8005598:	4618      	mov	r0, r3
 800559a:	f000 fc33 	bl	8005e04 <RTC_ByteToBcd2>
 800559e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80055a0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	78db      	ldrb	r3, [r3, #3]
 80055a8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	e018      	b.n	80055e2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d102      	bne.n	80055c4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2200      	movs	r2, #0
 80055c2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	785b      	ldrb	r3, [r3, #1]
 80055ce:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80055d0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80055d6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	78db      	ldrb	r3, [r3, #3]
 80055dc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80055de:	4313      	orrs	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	22ca      	movs	r2, #202	; 0xca
 80055e8:	625a      	str	r2, [r3, #36]	; 0x24
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2253      	movs	r2, #83	; 0x53
 80055f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 fbaa 	bl	8005d4c <RTC_EnterInitMode>
 80055f8:	4603      	mov	r3, r0
 80055fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80055fc:	7cfb      	ldrb	r3, [r7, #19]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d120      	bne.n	8005644 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800560c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005610:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005620:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6899      	ldr	r1, [r3, #8]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	431a      	orrs	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f000 fbbd 	bl	8005dba <RTC_ExitInitMode>
 8005640:	4603      	mov	r3, r0
 8005642:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005644:	7cfb      	ldrb	r3, [r7, #19]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d102      	bne.n	8005650 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2201      	movs	r2, #1
 800564e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	22ff      	movs	r2, #255	; 0xff
 8005656:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	771a      	strb	r2, [r3, #28]

  return status;
 800565e:	7cfb      	ldrb	r3, [r7, #19]
}
 8005660:	4618      	mov	r0, r3
 8005662:	371c      	adds	r7, #28
 8005664:	46bd      	mov	sp, r7
 8005666:	bd90      	pop	{r4, r7, pc}

08005668 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800569a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800569e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	0c1b      	lsrs	r3, r3, #16
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	0a1b      	lsrs	r3, r3, #8
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	0d9b      	lsrs	r3, r3, #22
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d11a      	bne.n	800571a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 fba8 	bl	8005e3e <RTC_Bcd2ToByte>
 80056ee:	4603      	mov	r3, r0
 80056f0:	461a      	mov	r2, r3
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	785b      	ldrb	r3, [r3, #1]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fb9f 	bl	8005e3e <RTC_Bcd2ToByte>
 8005700:	4603      	mov	r3, r0
 8005702:	461a      	mov	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	789b      	ldrb	r3, [r3, #2]
 800570c:	4618      	mov	r0, r3
 800570e:	f000 fb96 	bl	8005e3e <RTC_Bcd2ToByte>
 8005712:	4603      	mov	r3, r0
 8005714:	461a      	mov	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005724:	b590      	push	{r4, r7, lr}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	7f1b      	ldrb	r3, [r3, #28]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_RTC_SetDate+0x1c>
 800573c:	2302      	movs	r3, #2
 800573e:	e071      	b.n	8005824 <HAL_RTC_SetDate+0x100>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2202      	movs	r2, #2
 800574a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10e      	bne.n	8005770 <HAL_RTC_SetDate+0x4c>
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	785b      	ldrb	r3, [r3, #1]
 8005756:	f003 0310 	and.w	r3, r3, #16
 800575a:	2b00      	cmp	r3, #0
 800575c:	d008      	beq.n	8005770 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	785b      	ldrb	r3, [r3, #1]
 8005762:	f023 0310 	bic.w	r3, r3, #16
 8005766:	b2db      	uxtb	r3, r3
 8005768:	330a      	adds	r3, #10
 800576a:	b2da      	uxtb	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d11c      	bne.n	80057b0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	78db      	ldrb	r3, [r3, #3]
 800577a:	4618      	mov	r0, r3
 800577c:	f000 fb42 	bl	8005e04 <RTC_ByteToBcd2>
 8005780:	4603      	mov	r3, r0
 8005782:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	785b      	ldrb	r3, [r3, #1]
 8005788:	4618      	mov	r0, r3
 800578a:	f000 fb3b 	bl	8005e04 <RTC_ByteToBcd2>
 800578e:	4603      	mov	r3, r0
 8005790:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005792:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	789b      	ldrb	r3, [r3, #2]
 8005798:	4618      	mov	r0, r3
 800579a:	f000 fb33 	bl	8005e04 <RTC_ByteToBcd2>
 800579e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80057a0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	e00e      	b.n	80057ce <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	78db      	ldrb	r3, [r3, #3]
 80057b4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	785b      	ldrb	r3, [r3, #1]
 80057ba:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80057bc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80057c2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80057ca:	4313      	orrs	r3, r2
 80057cc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	22ca      	movs	r2, #202	; 0xca
 80057d4:	625a      	str	r2, [r3, #36]	; 0x24
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2253      	movs	r2, #83	; 0x53
 80057dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 fab4 	bl	8005d4c <RTC_EnterInitMode>
 80057e4:	4603      	mov	r3, r0
 80057e6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80057e8:	7cfb      	ldrb	r3, [r7, #19]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10c      	bne.n	8005808 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80057f8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057fc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 fadb 	bl	8005dba <RTC_ExitInitMode>
 8005804:	4603      	mov	r3, r0
 8005806:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d102      	bne.n	8005814 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	22ff      	movs	r2, #255	; 0xff
 800581a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	771a      	strb	r2, [r3, #28]

  return status;
 8005822:	7cfb      	ldrb	r3, [r7, #19]
}
 8005824:	4618      	mov	r0, r3
 8005826:	371c      	adds	r7, #28
 8005828:	46bd      	mov	sp, r7
 800582a:	bd90      	pop	{r4, r7, pc}

0800582c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005846:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800584a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	0c1b      	lsrs	r3, r3, #16
 8005850:	b2da      	uxtb	r2, r3
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	0a1b      	lsrs	r3, r3, #8
 800585a:	b2db      	uxtb	r3, r3
 800585c:	f003 031f 	and.w	r3, r3, #31
 8005860:	b2da      	uxtb	r2, r3
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	b2db      	uxtb	r3, r3
 800586a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800586e:	b2da      	uxtb	r2, r3
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	0b5b      	lsrs	r3, r3, #13
 8005878:	b2db      	uxtb	r3, r3
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	b2da      	uxtb	r2, r3
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d11a      	bne.n	80058c0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	78db      	ldrb	r3, [r3, #3]
 800588e:	4618      	mov	r0, r3
 8005890:	f000 fad5 	bl	8005e3e <RTC_Bcd2ToByte>
 8005894:	4603      	mov	r3, r0
 8005896:	461a      	mov	r2, r3
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	785b      	ldrb	r3, [r3, #1]
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 facc 	bl	8005e3e <RTC_Bcd2ToByte>
 80058a6:	4603      	mov	r3, r0
 80058a8:	461a      	mov	r2, r3
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	789b      	ldrb	r3, [r3, #2]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 fac3 	bl	8005e3e <RTC_Bcd2ToByte>
 80058b8:	4603      	mov	r3, r0
 80058ba:	461a      	mov	r2, r3
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
	...

080058cc <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80058cc:	b590      	push	{r4, r7, lr}
 80058ce:	b089      	sub	sp, #36	; 0x24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80058d8:	4b9a      	ldr	r3, [pc, #616]	; (8005b44 <HAL_RTC_SetAlarm_IT+0x278>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a9a      	ldr	r2, [pc, #616]	; (8005b48 <HAL_RTC_SetAlarm_IT+0x27c>)
 80058de:	fba2 2303 	umull	r2, r3, r2, r3
 80058e2:	0adb      	lsrs	r3, r3, #11
 80058e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80058e8:	fb02 f303 	mul.w	r3, r2, r3
 80058ec:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	7f1b      	ldrb	r3, [r3, #28]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d101      	bne.n	8005902 <HAL_RTC_SetAlarm_IT+0x36>
 80058fe:	2302      	movs	r3, #2
 8005900:	e11c      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x270>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2201      	movs	r2, #1
 8005906:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2202      	movs	r2, #2
 800590c:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d137      	bne.n	8005984 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591e:	2b00      	cmp	r3, #0
 8005920:	d102      	bne.n	8005928 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2200      	movs	r2, #0
 8005926:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f000 fa69 	bl	8005e04 <RTC_ByteToBcd2>
 8005932:	4603      	mov	r3, r0
 8005934:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	785b      	ldrb	r3, [r3, #1]
 800593a:	4618      	mov	r0, r3
 800593c:	f000 fa62 	bl	8005e04 <RTC_ByteToBcd2>
 8005940:	4603      	mov	r3, r0
 8005942:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005944:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	789b      	ldrb	r3, [r3, #2]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fa5a 	bl	8005e04 <RTC_ByteToBcd2>
 8005950:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005952:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	78db      	ldrb	r3, [r3, #3]
 800595a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800595c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fa4c 	bl	8005e04 <RTC_ByteToBcd2>
 800596c:	4603      	mov	r3, r0
 800596e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8005970:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8005978:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800597e:	4313      	orrs	r3, r2
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	e023      	b.n	80059cc <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d102      	bne.n	8005998 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2200      	movs	r2, #0
 8005996:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	785b      	ldrb	r3, [r3, #1]
 80059a2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80059a4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80059aa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	78db      	ldrb	r3, [r3, #3]
 80059b0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80059b2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059ba:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80059bc:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80059c2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80059c8:	4313      	orrs	r3, r2
 80059ca:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80059d4:	4313      	orrs	r3, r2
 80059d6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	22ca      	movs	r2, #202	; 0xca
 80059de:	625a      	str	r2, [r3, #36]	; 0x24
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2253      	movs	r2, #83	; 0x53
 80059e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059f0:	d141      	bne.n	8005a76 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a00:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005a12:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	1e5a      	subs	r2, r3, #1
 8005a18:	617a      	str	r2, [r7, #20]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10b      	bne.n	8005a36 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	22ff      	movs	r2, #255	; 0xff
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2203      	movs	r2, #3
 8005a2a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e082      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0e7      	beq.n	8005a14 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689a      	ldr	r2, [r3, #8]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a62:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689a      	ldr	r2, [r3, #8]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a72:	609a      	str	r2, [r3, #8]
 8005a74:	e04b      	b.n	8005b0e <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a84:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005a96:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005a98:	4b2a      	ldr	r3, [pc, #168]	; (8005b44 <HAL_RTC_SetAlarm_IT+0x278>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a2a      	ldr	r2, [pc, #168]	; (8005b48 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa2:	0adb      	lsrs	r3, r3, #11
 8005aa4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005aa8:	fb02 f303 	mul.w	r3, r2, r3
 8005aac:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	1e5a      	subs	r2, r3, #1
 8005ab2:	617a      	str	r2, [r7, #20]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10b      	bne.n	8005ad0 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	22ff      	movs	r2, #255	; 0xff
 8005abe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2203      	movs	r2, #3
 8005ac4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e035      	b.n	8005b3c <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0e7      	beq.n	8005aae <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005afc:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689a      	ldr	r2, [r3, #8]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b0c:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005b0e:	4b0f      	ldr	r3, [pc, #60]	; (8005b4c <HAL_RTC_SetAlarm_IT+0x280>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a0e      	ldr	r2, [pc, #56]	; (8005b4c <HAL_RTC_SetAlarm_IT+0x280>)
 8005b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b18:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005b1a:	4b0c      	ldr	r3, [pc, #48]	; (8005b4c <HAL_RTC_SetAlarm_IT+0x280>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	4a0b      	ldr	r2, [pc, #44]	; (8005b4c <HAL_RTC_SetAlarm_IT+0x280>)
 8005b20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b24:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	22ff      	movs	r2, #255	; 0xff
 8005b2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2201      	movs	r2, #1
 8005b32:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3724      	adds	r7, #36	; 0x24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd90      	pop	{r4, r7, pc}
 8005b44:	20000068 	.word	0x20000068
 8005b48:	10624dd3 	.word	0x10624dd3
 8005b4c:	40013c00 	.word	0x40013c00

08005b50 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]
  uint32_t subsecondtmpreg = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if (Alarm == RTC_ALARM_A)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b6c:	d10e      	bne.n	8005b8c <HAL_RTC_GetAlarm+0x3c>
  {
    sAlarm->Alarm = RTC_ALARM_A;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR) & RTC_ALRMASSR_SS);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b84:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005b88:	613b      	str	r3, [r7, #16]
 8005b8a:	e00d      	b.n	8005ba8 <HAL_RTC_GetAlarm+0x58>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b92:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ba2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005ba6:	613b      	str	r3, [r7, #16]
  }

  /* Fill the structure with the read parameters */
  sAlarm->AlarmTime.Hours      = (uint8_t) ((tmpreg & (RTC_ALRMAR_HT  | RTC_ALRMAR_HU))  >> RTC_ALRMAR_HU_Pos);
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	0c1b      	lsrs	r3, r3, #16
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	701a      	strb	r2, [r3, #0]
  sAlarm->AlarmTime.Minutes    = (uint8_t) ((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	0a1b      	lsrs	r3, r3, #8
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bc2:	b2da      	uxtb	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	705a      	strb	r2, [r3, #1]
  sAlarm->AlarmTime.Seconds    = (uint8_t) ( tmpreg & (RTC_ALRMAR_ST  | RTC_ALRMAR_SU));
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bd0:	b2da      	uxtb	r2, r3
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	709a      	strb	r2, [r3, #2]
  sAlarm->AlarmTime.TimeFormat = (uint8_t) ((tmpreg & RTC_ALRMAR_PM)                     >> RTC_TR_PM_Pos);
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	0d9b      	lsrs	r3, r3, #22
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	b2da      	uxtb	r2, r3
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	70da      	strb	r2, [r3, #3]
  sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	605a      	str	r2, [r3, #4]
  sAlarm->AlarmDateWeekDay     = (uint8_t) ((tmpreg & (RTC_ALRMAR_DT  | RTC_ALRMAR_DU))  >> RTC_ALRMAR_DU_Pos);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	0e1b      	lsrs	r3, r3, #24
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f883 2020 	strb.w	r2, [r3, #32]
  sAlarm->AlarmDateWeekDaySel  = (uint32_t) (tmpreg & RTC_ALRMAR_WDSEL);
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	61da      	str	r2, [r3, #28]
  sAlarm->AlarmMask            = (uint32_t) (tmpreg & RTC_ALARMMASK_ALL);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f003 3280 	and.w	r2, r3, #2155905152	; 0x80808080
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	615a      	str	r2, [r3, #20]

  if (Format == RTC_FORMAT_BIN)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d125      	bne.n	8005c64 <HAL_RTC_GetAlarm+0x114>
  {
    sAlarm->AlarmTime.Hours   = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 f90e 	bl	8005e3e <RTC_Bcd2ToByte>
 8005c22:	4603      	mov	r3, r0
 8005c24:	461a      	mov	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	785b      	ldrb	r3, [r3, #1]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 f905 	bl	8005e3e <RTC_Bcd2ToByte>
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	789b      	ldrb	r3, [r3, #2]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f000 f8fc 	bl	8005e3e <RTC_Bcd2ToByte>
 8005c46:	4603      	mov	r3, r0
 8005c48:	461a      	mov	r2, r3
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay  = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 f8f2 	bl	8005e3e <RTC_Bcd2ToByte>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d012      	beq.n	8005cac <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00b      	beq.n	8005cac <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f7fb fcb9 	bl	800160c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005caa:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d012      	beq.n	8005ce0 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00b      	beq.n	8005ce0 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f8d4 	bl	8005e76 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005cde:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005ce0:	4b05      	ldr	r3, [pc, #20]	; (8005cf8 <HAL_RTC_AlarmIRQHandler+0x88>)
 8005ce2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005ce6:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	775a      	strb	r2, [r3, #29]
}
 8005cee:	bf00      	nop
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	40013c00 	.word	0x40013c00

08005cfc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d04:	2300      	movs	r3, #0
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d16:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d18:	f7fc f93e 	bl	8001f98 <HAL_GetTick>
 8005d1c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d1e:	e009      	b.n	8005d34 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d20:	f7fc f93a 	bl	8001f98 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d2e:	d901      	bls.n	8005d34 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e007      	b.n	8005d44 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f003 0320 	and.w	r3, r3, #32
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d0ee      	beq.n	8005d20 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d122      	bne.n	8005db0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68da      	ldr	r2, [r3, #12]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d78:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d7a:	f7fc f90d 	bl	8001f98 <HAL_GetTick>
 8005d7e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005d80:	e00c      	b.n	8005d9c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d82:	f7fc f909 	bl	8001f98 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d90:	d904      	bls.n	8005d9c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2204      	movs	r2, #4
 8005d96:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d102      	bne.n	8005db0 <RTC_EnterInitMode+0x64>
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d1e8      	bne.n	8005d82 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3710      	adds	r7, #16
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b084      	sub	sp, #16
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68da      	ldr	r2, [r3, #12]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dd4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 0320 	and.w	r3, r3, #32
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d10a      	bne.n	8005dfa <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff ff89 	bl	8005cfc <HAL_RTC_WaitForSynchro>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d004      	beq.n	8005dfa <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2204      	movs	r2, #4
 8005df4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005e12:	e005      	b.n	8005e20 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
 8005e16:	3301      	adds	r3, #1
 8005e18:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005e1a:	79fb      	ldrb	r3, [r7, #7]
 8005e1c:	3b0a      	subs	r3, #10
 8005e1e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	2b09      	cmp	r3, #9
 8005e24:	d8f6      	bhi.n	8005e14 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	79fb      	ldrb	r3, [r7, #7]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	b2db      	uxtb	r3, r3
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	b085      	sub	sp, #20
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	4603      	mov	r3, r0
 8005e46:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005e4c:	79fb      	ldrb	r3, [r7, #7]
 8005e4e:	091b      	lsrs	r3, r3, #4
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	461a      	mov	r2, r3
 8005e54:	0092      	lsls	r2, r2, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005e5c:	79fb      	ldrb	r3, [r7, #7]
 8005e5e:	f003 030f 	and.w	r3, r3, #15
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
 8005e66:	4413      	add	r3, r2
 8005e68:	b2db      	uxtb	r3, r3
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr

08005e76 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005e76:	b480      	push	{r7}
 8005e78:	b083      	sub	sp, #12
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005e7e:	bf00      	nop
 8005e80:	370c      	adds	r7, #12
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr

08005e8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b082      	sub	sp, #8
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e041      	b.n	8005f20 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d106      	bne.n	8005eb6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7fb fe2d 	bl	8001b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2202      	movs	r2, #2
 8005eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f000 fd0d 	bl	80068e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2201      	movs	r2, #1
 8005eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3708      	adds	r7, #8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d001      	beq.n	8005f40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e04e      	b.n	8005fde <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68da      	ldr	r2, [r3, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 0201 	orr.w	r2, r2, #1
 8005f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a23      	ldr	r2, [pc, #140]	; (8005fec <HAL_TIM_Base_Start_IT+0xc4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d022      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f6a:	d01d      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a1f      	ldr	r2, [pc, #124]	; (8005ff0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d018      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a1e      	ldr	r2, [pc, #120]	; (8005ff4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a1c      	ldr	r2, [pc, #112]	; (8005ff8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00e      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a1b      	ldr	r2, [pc, #108]	; (8005ffc <HAL_TIM_Base_Start_IT+0xd4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d009      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a19      	ldr	r2, [pc, #100]	; (8006000 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0x80>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a18      	ldr	r2, [pc, #96]	; (8006004 <HAL_TIM_Base_Start_IT+0xdc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d111      	bne.n	8005fcc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f003 0307 	and.w	r3, r3, #7
 8005fb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b06      	cmp	r3, #6
 8005fb8:	d010      	beq.n	8005fdc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f042 0201 	orr.w	r2, r2, #1
 8005fc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fca:	e007      	b.n	8005fdc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0201 	orr.w	r2, r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40000400 	.word	0x40000400
 8005ff4:	40000800 	.word	0x40000800
 8005ff8:	40000c00 	.word	0x40000c00
 8005ffc:	40010400 	.word	0x40010400
 8006000:	40014000 	.word	0x40014000
 8006004:	40001800 	.word	0x40001800

08006008 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 0201 	bic.w	r2, r2, #1
 800601e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	6a1a      	ldr	r2, [r3, #32]
 8006026:	f241 1311 	movw	r3, #4369	; 0x1111
 800602a:	4013      	ands	r3, r2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10f      	bne.n	8006050 <HAL_TIM_Base_Stop_IT+0x48>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6a1a      	ldr	r2, [r3, #32]
 8006036:	f240 4344 	movw	r3, #1092	; 0x444
 800603a:	4013      	ands	r3, r2
 800603c:	2b00      	cmp	r3, #0
 800603e:	d107      	bne.n	8006050 <HAL_TIM_Base_Stop_IT+0x48>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 0201 	bic.w	r2, r2, #1
 800604e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	370c      	adds	r7, #12
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b082      	sub	sp, #8
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e041      	b.n	80060fc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800607e:	b2db      	uxtb	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	d106      	bne.n	8006092 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7fb fd5f 	bl	8001b50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2202      	movs	r2, #2
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	3304      	adds	r3, #4
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f000 fc1f 	bl	80068e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3708      	adds	r7, #8
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d109      	bne.n	8006128 <HAL_TIM_PWM_Start+0x24>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	bf14      	ite	ne
 8006120:	2301      	movne	r3, #1
 8006122:	2300      	moveq	r3, #0
 8006124:	b2db      	uxtb	r3, r3
 8006126:	e022      	b.n	800616e <HAL_TIM_PWM_Start+0x6a>
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	2b04      	cmp	r3, #4
 800612c:	d109      	bne.n	8006142 <HAL_TIM_PWM_Start+0x3e>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b01      	cmp	r3, #1
 8006138:	bf14      	ite	ne
 800613a:	2301      	movne	r3, #1
 800613c:	2300      	moveq	r3, #0
 800613e:	b2db      	uxtb	r3, r3
 8006140:	e015      	b.n	800616e <HAL_TIM_PWM_Start+0x6a>
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b08      	cmp	r3, #8
 8006146:	d109      	bne.n	800615c <HAL_TIM_PWM_Start+0x58>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b01      	cmp	r3, #1
 8006152:	bf14      	ite	ne
 8006154:	2301      	movne	r3, #1
 8006156:	2300      	moveq	r3, #0
 8006158:	b2db      	uxtb	r3, r3
 800615a:	e008      	b.n	800616e <HAL_TIM_PWM_Start+0x6a>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b01      	cmp	r3, #1
 8006166:	bf14      	ite	ne
 8006168:	2301      	movne	r3, #1
 800616a:	2300      	moveq	r3, #0
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e07c      	b.n	8006270 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d104      	bne.n	8006186 <HAL_TIM_PWM_Start+0x82>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2202      	movs	r2, #2
 8006180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006184:	e013      	b.n	80061ae <HAL_TIM_PWM_Start+0xaa>
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	2b04      	cmp	r3, #4
 800618a:	d104      	bne.n	8006196 <HAL_TIM_PWM_Start+0x92>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006194:	e00b      	b.n	80061ae <HAL_TIM_PWM_Start+0xaa>
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2b08      	cmp	r3, #8
 800619a:	d104      	bne.n	80061a6 <HAL_TIM_PWM_Start+0xa2>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061a4:	e003      	b.n	80061ae <HAL_TIM_PWM_Start+0xaa>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2202      	movs	r2, #2
 80061aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2201      	movs	r2, #1
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fe80 	bl	8006ebc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a2d      	ldr	r2, [pc, #180]	; (8006278 <HAL_TIM_PWM_Start+0x174>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d004      	beq.n	80061d0 <HAL_TIM_PWM_Start+0xcc>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a2c      	ldr	r2, [pc, #176]	; (800627c <HAL_TIM_PWM_Start+0x178>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d101      	bne.n	80061d4 <HAL_TIM_PWM_Start+0xd0>
 80061d0:	2301      	movs	r3, #1
 80061d2:	e000      	b.n	80061d6 <HAL_TIM_PWM_Start+0xd2>
 80061d4:	2300      	movs	r3, #0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d007      	beq.n	80061ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a22      	ldr	r2, [pc, #136]	; (8006278 <HAL_TIM_PWM_Start+0x174>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d022      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061fc:	d01d      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1f      	ldr	r2, [pc, #124]	; (8006280 <HAL_TIM_PWM_Start+0x17c>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d018      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a1d      	ldr	r2, [pc, #116]	; (8006284 <HAL_TIM_PWM_Start+0x180>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d013      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a1c      	ldr	r2, [pc, #112]	; (8006288 <HAL_TIM_PWM_Start+0x184>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d00e      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a16      	ldr	r2, [pc, #88]	; (800627c <HAL_TIM_PWM_Start+0x178>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d009      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a18      	ldr	r2, [pc, #96]	; (800628c <HAL_TIM_PWM_Start+0x188>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d004      	beq.n	800623a <HAL_TIM_PWM_Start+0x136>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a16      	ldr	r2, [pc, #88]	; (8006290 <HAL_TIM_PWM_Start+0x18c>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d111      	bne.n	800625e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0307 	and.w	r3, r3, #7
 8006244:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2b06      	cmp	r3, #6
 800624a:	d010      	beq.n	800626e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f042 0201 	orr.w	r2, r2, #1
 800625a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800625c:	e007      	b.n	800626e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f042 0201 	orr.w	r2, r2, #1
 800626c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	40010000 	.word	0x40010000
 800627c:	40010400 	.word	0x40010400
 8006280:	40000400 	.word	0x40000400
 8006284:	40000800 	.word	0x40000800
 8006288:	40000c00 	.word	0x40000c00
 800628c:	40014000 	.word	0x40014000
 8006290:	40001800 	.word	0x40001800

08006294 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2200      	movs	r2, #0
 80062a4:	6839      	ldr	r1, [r7, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fe08 	bl	8006ebc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a2e      	ldr	r2, [pc, #184]	; (800636c <HAL_TIM_PWM_Stop+0xd8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d004      	beq.n	80062c0 <HAL_TIM_PWM_Stop+0x2c>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a2d      	ldr	r2, [pc, #180]	; (8006370 <HAL_TIM_PWM_Stop+0xdc>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d101      	bne.n	80062c4 <HAL_TIM_PWM_Stop+0x30>
 80062c0:	2301      	movs	r3, #1
 80062c2:	e000      	b.n	80062c6 <HAL_TIM_PWM_Stop+0x32>
 80062c4:	2300      	movs	r3, #0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d017      	beq.n	80062fa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6a1a      	ldr	r2, [r3, #32]
 80062d0:	f241 1311 	movw	r3, #4369	; 0x1111
 80062d4:	4013      	ands	r3, r2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10f      	bne.n	80062fa <HAL_TIM_PWM_Stop+0x66>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6a1a      	ldr	r2, [r3, #32]
 80062e0:	f240 4344 	movw	r3, #1092	; 0x444
 80062e4:	4013      	ands	r3, r2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d107      	bne.n	80062fa <HAL_TIM_PWM_Stop+0x66>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	6a1a      	ldr	r2, [r3, #32]
 8006300:	f241 1311 	movw	r3, #4369	; 0x1111
 8006304:	4013      	ands	r3, r2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10f      	bne.n	800632a <HAL_TIM_PWM_Stop+0x96>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6a1a      	ldr	r2, [r3, #32]
 8006310:	f240 4344 	movw	r3, #1092	; 0x444
 8006314:	4013      	ands	r3, r2
 8006316:	2b00      	cmp	r3, #0
 8006318:	d107      	bne.n	800632a <HAL_TIM_PWM_Stop+0x96>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f022 0201 	bic.w	r2, r2, #1
 8006328:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d104      	bne.n	800633a <HAL_TIM_PWM_Stop+0xa6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006338:	e013      	b.n	8006362 <HAL_TIM_PWM_Stop+0xce>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b04      	cmp	r3, #4
 800633e:	d104      	bne.n	800634a <HAL_TIM_PWM_Stop+0xb6>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006348:	e00b      	b.n	8006362 <HAL_TIM_PWM_Stop+0xce>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	2b08      	cmp	r3, #8
 800634e:	d104      	bne.n	800635a <HAL_TIM_PWM_Stop+0xc6>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006358:	e003      	b.n	8006362 <HAL_TIM_PWM_Stop+0xce>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40010000 	.word	0x40010000
 8006370:	40010400 	.word	0x40010400

08006374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b02      	cmp	r3, #2
 8006388:	d122      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b02      	cmp	r3, #2
 8006396:	d11b      	bne.n	80063d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f06f 0202 	mvn.w	r2, #2
 80063a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f003 0303 	and.w	r3, r3, #3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 fa77 	bl	80068aa <HAL_TIM_IC_CaptureCallback>
 80063bc:	e005      	b.n	80063ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa69 	bl	8006896 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 fa7a 	bl	80068be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	f003 0304 	and.w	r3, r3, #4
 80063da:	2b04      	cmp	r3, #4
 80063dc:	d122      	bne.n	8006424 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f003 0304 	and.w	r3, r3, #4
 80063e8:	2b04      	cmp	r3, #4
 80063ea:	d11b      	bne.n	8006424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f06f 0204 	mvn.w	r2, #4
 80063f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2202      	movs	r2, #2
 80063fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006406:	2b00      	cmp	r3, #0
 8006408:	d003      	beq.n	8006412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 fa4d 	bl	80068aa <HAL_TIM_IC_CaptureCallback>
 8006410:	e005      	b.n	800641e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 fa3f 	bl	8006896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 fa50 	bl	80068be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0308 	and.w	r3, r3, #8
 800642e:	2b08      	cmp	r3, #8
 8006430:	d122      	bne.n	8006478 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	f003 0308 	and.w	r3, r3, #8
 800643c:	2b08      	cmp	r3, #8
 800643e:	d11b      	bne.n	8006478 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0208 	mvn.w	r2, #8
 8006448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2204      	movs	r2, #4
 800644e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	69db      	ldr	r3, [r3, #28]
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	2b00      	cmp	r3, #0
 800645c:	d003      	beq.n	8006466 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 fa23 	bl	80068aa <HAL_TIM_IC_CaptureCallback>
 8006464:	e005      	b.n	8006472 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fa15 	bl	8006896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fa26 	bl	80068be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f003 0310 	and.w	r3, r3, #16
 8006482:	2b10      	cmp	r3, #16
 8006484:	d122      	bne.n	80064cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	f003 0310 	and.w	r3, r3, #16
 8006490:	2b10      	cmp	r3, #16
 8006492:	d11b      	bne.n	80064cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f06f 0210 	mvn.w	r2, #16
 800649c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2208      	movs	r2, #8
 80064a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f9f9 	bl	80068aa <HAL_TIM_IC_CaptureCallback>
 80064b8:	e005      	b.n	80064c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f9eb 	bl	8006896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f9fc 	bl	80068be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d10e      	bne.n	80064f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f003 0301 	and.w	r3, r3, #1
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d107      	bne.n	80064f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f06f 0201 	mvn.w	r2, #1
 80064f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f7fb f8b6 	bl	8001664 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006502:	2b80      	cmp	r3, #128	; 0x80
 8006504:	d10e      	bne.n	8006524 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006510:	2b80      	cmp	r3, #128	; 0x80
 8006512:	d107      	bne.n	8006524 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800651c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 fd78 	bl	8007014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800652e:	2b40      	cmp	r3, #64	; 0x40
 8006530:	d10e      	bne.n	8006550 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800653c:	2b40      	cmp	r3, #64	; 0x40
 800653e:	d107      	bne.n	8006550 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f9c1 	bl	80068d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	f003 0320 	and.w	r3, r3, #32
 800655a:	2b20      	cmp	r3, #32
 800655c:	d10e      	bne.n	800657c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f003 0320 	and.w	r3, r3, #32
 8006568:	2b20      	cmp	r3, #32
 800656a:	d107      	bne.n	800657c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f06f 0220 	mvn.w	r2, #32
 8006574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fd42 	bl	8007000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800657c:	bf00      	nop
 800657e:	3708      	adds	r7, #8
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b086      	sub	sp, #24
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800659a:	2b01      	cmp	r3, #1
 800659c:	d101      	bne.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800659e:	2302      	movs	r3, #2
 80065a0:	e0ae      	b.n	8006700 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b0c      	cmp	r3, #12
 80065ae:	f200 809f 	bhi.w	80066f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80065b2:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	080065ed 	.word	0x080065ed
 80065bc:	080066f1 	.word	0x080066f1
 80065c0:	080066f1 	.word	0x080066f1
 80065c4:	080066f1 	.word	0x080066f1
 80065c8:	0800662d 	.word	0x0800662d
 80065cc:	080066f1 	.word	0x080066f1
 80065d0:	080066f1 	.word	0x080066f1
 80065d4:	080066f1 	.word	0x080066f1
 80065d8:	0800666f 	.word	0x0800666f
 80065dc:	080066f1 	.word	0x080066f1
 80065e0:	080066f1 	.word	0x080066f1
 80065e4:	080066f1 	.word	0x080066f1
 80065e8:	080066af 	.word	0x080066af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68b9      	ldr	r1, [r7, #8]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f000 fa18 	bl	8006a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	699a      	ldr	r2, [r3, #24]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0208 	orr.w	r2, r2, #8
 8006606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699a      	ldr	r2, [r3, #24]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 0204 	bic.w	r2, r2, #4
 8006616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6999      	ldr	r1, [r3, #24]
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	619a      	str	r2, [r3, #24]
      break;
 800662a:	e064      	b.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fa68 	bl	8006b08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	699a      	ldr	r2, [r3, #24]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699a      	ldr	r2, [r3, #24]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6999      	ldr	r1, [r3, #24]
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	021a      	lsls	r2, r3, #8
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	619a      	str	r2, [r3, #24]
      break;
 800666c:	e043      	b.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68b9      	ldr	r1, [r7, #8]
 8006674:	4618      	mov	r0, r3
 8006676:	f000 fabd 	bl	8006bf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69da      	ldr	r2, [r3, #28]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f042 0208 	orr.w	r2, r2, #8
 8006688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	69da      	ldr	r2, [r3, #28]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0204 	bic.w	r2, r2, #4
 8006698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69d9      	ldr	r1, [r3, #28]
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	691a      	ldr	r2, [r3, #16]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	430a      	orrs	r2, r1
 80066aa:	61da      	str	r2, [r3, #28]
      break;
 80066ac:	e023      	b.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68b9      	ldr	r1, [r7, #8]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f000 fb11 	bl	8006cdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69da      	ldr	r2, [r3, #28]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69d9      	ldr	r1, [r3, #28]
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	021a      	lsls	r2, r3, #8
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	61da      	str	r2, [r3, #28]
      break;
 80066ee:	e002      	b.n	80066f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	75fb      	strb	r3, [r7, #23]
      break;
 80066f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3718      	adds	r7, #24
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800671c:	2b01      	cmp	r3, #1
 800671e:	d101      	bne.n	8006724 <HAL_TIM_ConfigClockSource+0x1c>
 8006720:	2302      	movs	r3, #2
 8006722:	e0b4      	b.n	800688e <HAL_TIM_ConfigClockSource+0x186>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800674a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800675c:	d03e      	beq.n	80067dc <HAL_TIM_ConfigClockSource+0xd4>
 800675e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006762:	f200 8087 	bhi.w	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 8006766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800676a:	f000 8086 	beq.w	800687a <HAL_TIM_ConfigClockSource+0x172>
 800676e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006772:	d87f      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 8006774:	2b70      	cmp	r3, #112	; 0x70
 8006776:	d01a      	beq.n	80067ae <HAL_TIM_ConfigClockSource+0xa6>
 8006778:	2b70      	cmp	r3, #112	; 0x70
 800677a:	d87b      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 800677c:	2b60      	cmp	r3, #96	; 0x60
 800677e:	d050      	beq.n	8006822 <HAL_TIM_ConfigClockSource+0x11a>
 8006780:	2b60      	cmp	r3, #96	; 0x60
 8006782:	d877      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 8006784:	2b50      	cmp	r3, #80	; 0x50
 8006786:	d03c      	beq.n	8006802 <HAL_TIM_ConfigClockSource+0xfa>
 8006788:	2b50      	cmp	r3, #80	; 0x50
 800678a:	d873      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 800678c:	2b40      	cmp	r3, #64	; 0x40
 800678e:	d058      	beq.n	8006842 <HAL_TIM_ConfigClockSource+0x13a>
 8006790:	2b40      	cmp	r3, #64	; 0x40
 8006792:	d86f      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 8006794:	2b30      	cmp	r3, #48	; 0x30
 8006796:	d064      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0x15a>
 8006798:	2b30      	cmp	r3, #48	; 0x30
 800679a:	d86b      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 800679c:	2b20      	cmp	r3, #32
 800679e:	d060      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0x15a>
 80067a0:	2b20      	cmp	r3, #32
 80067a2:	d867      	bhi.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d05c      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0x15a>
 80067a8:	2b10      	cmp	r3, #16
 80067aa:	d05a      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0x15a>
 80067ac:	e062      	b.n	8006874 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6818      	ldr	r0, [r3, #0]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	6899      	ldr	r1, [r3, #8]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	685a      	ldr	r2, [r3, #4]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	f000 fb5d 	bl	8006e7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	609a      	str	r2, [r3, #8]
      break;
 80067da:	e04f      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6818      	ldr	r0, [r3, #0]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	6899      	ldr	r1, [r3, #8]
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f000 fb46 	bl	8006e7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067fe:	609a      	str	r2, [r3, #8]
      break;
 8006800:	e03c      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6818      	ldr	r0, [r3, #0]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	6859      	ldr	r1, [r3, #4]
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	461a      	mov	r2, r3
 8006810:	f000 faba 	bl	8006d88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2150      	movs	r1, #80	; 0x50
 800681a:	4618      	mov	r0, r3
 800681c:	f000 fb13 	bl	8006e46 <TIM_ITRx_SetConfig>
      break;
 8006820:	e02c      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6818      	ldr	r0, [r3, #0]
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	6859      	ldr	r1, [r3, #4]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	461a      	mov	r2, r3
 8006830:	f000 fad9 	bl	8006de6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2160      	movs	r1, #96	; 0x60
 800683a:	4618      	mov	r0, r3
 800683c:	f000 fb03 	bl	8006e46 <TIM_ITRx_SetConfig>
      break;
 8006840:	e01c      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6818      	ldr	r0, [r3, #0]
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	6859      	ldr	r1, [r3, #4]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	461a      	mov	r2, r3
 8006850:	f000 fa9a 	bl	8006d88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2140      	movs	r1, #64	; 0x40
 800685a:	4618      	mov	r0, r3
 800685c:	f000 faf3 	bl	8006e46 <TIM_ITRx_SetConfig>
      break;
 8006860:	e00c      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4619      	mov	r1, r3
 800686c:	4610      	mov	r0, r2
 800686e:	f000 faea 	bl	8006e46 <TIM_ITRx_SetConfig>
      break;
 8006872:	e003      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	73fb      	strb	r3, [r7, #15]
      break;
 8006878:	e000      	b.n	800687c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800687a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800688c:	7bfb      	ldrb	r3, [r7, #15]
}
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800689e:	bf00      	nop
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068b2:	bf00      	nop
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068c6:	bf00      	nop
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b083      	sub	sp, #12
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068da:	bf00      	nop
 80068dc:	370c      	adds	r7, #12
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
	...

080068e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a40      	ldr	r2, [pc, #256]	; (80069fc <TIM_Base_SetConfig+0x114>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d013      	beq.n	8006928 <TIM_Base_SetConfig+0x40>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006906:	d00f      	beq.n	8006928 <TIM_Base_SetConfig+0x40>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a3d      	ldr	r2, [pc, #244]	; (8006a00 <TIM_Base_SetConfig+0x118>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d00b      	beq.n	8006928 <TIM_Base_SetConfig+0x40>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a3c      	ldr	r2, [pc, #240]	; (8006a04 <TIM_Base_SetConfig+0x11c>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d007      	beq.n	8006928 <TIM_Base_SetConfig+0x40>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a3b      	ldr	r2, [pc, #236]	; (8006a08 <TIM_Base_SetConfig+0x120>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d003      	beq.n	8006928 <TIM_Base_SetConfig+0x40>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	4a3a      	ldr	r2, [pc, #232]	; (8006a0c <TIM_Base_SetConfig+0x124>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d108      	bne.n	800693a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4313      	orrs	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a2f      	ldr	r2, [pc, #188]	; (80069fc <TIM_Base_SetConfig+0x114>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d02b      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006948:	d027      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a2c      	ldr	r2, [pc, #176]	; (8006a00 <TIM_Base_SetConfig+0x118>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d023      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a2b      	ldr	r2, [pc, #172]	; (8006a04 <TIM_Base_SetConfig+0x11c>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d01f      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a2a      	ldr	r2, [pc, #168]	; (8006a08 <TIM_Base_SetConfig+0x120>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d01b      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a29      	ldr	r2, [pc, #164]	; (8006a0c <TIM_Base_SetConfig+0x124>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d017      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a28      	ldr	r2, [pc, #160]	; (8006a10 <TIM_Base_SetConfig+0x128>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d013      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a27      	ldr	r2, [pc, #156]	; (8006a14 <TIM_Base_SetConfig+0x12c>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d00f      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a26      	ldr	r2, [pc, #152]	; (8006a18 <TIM_Base_SetConfig+0x130>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d00b      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a25      	ldr	r2, [pc, #148]	; (8006a1c <TIM_Base_SetConfig+0x134>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d007      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a24      	ldr	r2, [pc, #144]	; (8006a20 <TIM_Base_SetConfig+0x138>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d003      	beq.n	800699a <TIM_Base_SetConfig+0xb2>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a23      	ldr	r2, [pc, #140]	; (8006a24 <TIM_Base_SetConfig+0x13c>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d108      	bne.n	80069ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	689a      	ldr	r2, [r3, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a0a      	ldr	r2, [pc, #40]	; (80069fc <TIM_Base_SetConfig+0x114>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d003      	beq.n	80069e0 <TIM_Base_SetConfig+0xf8>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a0c      	ldr	r2, [pc, #48]	; (8006a0c <TIM_Base_SetConfig+0x124>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d103      	bne.n	80069e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	691a      	ldr	r2, [r3, #16]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	615a      	str	r2, [r3, #20]
}
 80069ee:	bf00      	nop
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	40010000 	.word	0x40010000
 8006a00:	40000400 	.word	0x40000400
 8006a04:	40000800 	.word	0x40000800
 8006a08:	40000c00 	.word	0x40000c00
 8006a0c:	40010400 	.word	0x40010400
 8006a10:	40014000 	.word	0x40014000
 8006a14:	40014400 	.word	0x40014400
 8006a18:	40014800 	.word	0x40014800
 8006a1c:	40001800 	.word	0x40001800
 8006a20:	40001c00 	.word	0x40001c00
 8006a24:	40002000 	.word	0x40002000

08006a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b087      	sub	sp, #28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	f023 0201 	bic.w	r2, r3, #1
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	699b      	ldr	r3, [r3, #24]
 8006a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0303 	bic.w	r3, r3, #3
 8006a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f023 0302 	bic.w	r3, r3, #2
 8006a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a20      	ldr	r2, [pc, #128]	; (8006b00 <TIM_OC1_SetConfig+0xd8>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d003      	beq.n	8006a8c <TIM_OC1_SetConfig+0x64>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a1f      	ldr	r2, [pc, #124]	; (8006b04 <TIM_OC1_SetConfig+0xdc>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d10c      	bne.n	8006aa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	f023 0308 	bic.w	r3, r3, #8
 8006a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	697a      	ldr	r2, [r7, #20]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f023 0304 	bic.w	r3, r3, #4
 8006aa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a15      	ldr	r2, [pc, #84]	; (8006b00 <TIM_OC1_SetConfig+0xd8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d003      	beq.n	8006ab6 <TIM_OC1_SetConfig+0x8e>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a14      	ldr	r2, [pc, #80]	; (8006b04 <TIM_OC1_SetConfig+0xdc>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d111      	bne.n	8006ada <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685a      	ldr	r2, [r3, #4]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	621a      	str	r2, [r3, #32]
}
 8006af4:	bf00      	nop
 8006af6:	371c      	adds	r7, #28
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	40010000 	.word	0x40010000
 8006b04:	40010400 	.word	0x40010400

08006b08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	f023 0210 	bic.w	r2, r3, #16
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	021b      	lsls	r3, r3, #8
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f023 0320 	bic.w	r3, r3, #32
 8006b52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	011b      	lsls	r3, r3, #4
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a22      	ldr	r2, [pc, #136]	; (8006bec <TIM_OC2_SetConfig+0xe4>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d003      	beq.n	8006b70 <TIM_OC2_SetConfig+0x68>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a21      	ldr	r2, [pc, #132]	; (8006bf0 <TIM_OC2_SetConfig+0xe8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d10d      	bne.n	8006b8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	011b      	lsls	r3, r3, #4
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a17      	ldr	r2, [pc, #92]	; (8006bec <TIM_OC2_SetConfig+0xe4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d003      	beq.n	8006b9c <TIM_OC2_SetConfig+0x94>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a16      	ldr	r2, [pc, #88]	; (8006bf0 <TIM_OC2_SetConfig+0xe8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d113      	bne.n	8006bc4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ba2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006baa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	697a      	ldr	r2, [r7, #20]
 8006bdc:	621a      	str	r2, [r3, #32]
}
 8006bde:	bf00      	nop
 8006be0:	371c      	adds	r7, #28
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40010000 	.word	0x40010000
 8006bf0:	40010400 	.word	0x40010400

08006bf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f023 0303 	bic.w	r3, r3, #3
 8006c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	021b      	lsls	r3, r3, #8
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a21      	ldr	r2, [pc, #132]	; (8006cd4 <TIM_OC3_SetConfig+0xe0>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d003      	beq.n	8006c5a <TIM_OC3_SetConfig+0x66>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a20      	ldr	r2, [pc, #128]	; (8006cd8 <TIM_OC3_SetConfig+0xe4>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d10d      	bne.n	8006c76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	021b      	lsls	r3, r3, #8
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a16      	ldr	r2, [pc, #88]	; (8006cd4 <TIM_OC3_SetConfig+0xe0>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d003      	beq.n	8006c86 <TIM_OC3_SetConfig+0x92>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a15      	ldr	r2, [pc, #84]	; (8006cd8 <TIM_OC3_SetConfig+0xe4>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d113      	bne.n	8006cae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	011b      	lsls	r3, r3, #4
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	011b      	lsls	r3, r3, #4
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	621a      	str	r2, [r3, #32]
}
 8006cc8:	bf00      	nop
 8006cca:	371c      	adds	r7, #28
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr
 8006cd4:	40010000 	.word	0x40010000
 8006cd8:	40010400 	.word	0x40010400

08006cdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	021b      	lsls	r3, r3, #8
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	031b      	lsls	r3, r3, #12
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a12      	ldr	r2, [pc, #72]	; (8006d80 <TIM_OC4_SetConfig+0xa4>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d003      	beq.n	8006d44 <TIM_OC4_SetConfig+0x68>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a11      	ldr	r2, [pc, #68]	; (8006d84 <TIM_OC4_SetConfig+0xa8>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d109      	bne.n	8006d58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	019b      	lsls	r3, r3, #6
 8006d52:	697a      	ldr	r2, [r7, #20]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	621a      	str	r2, [r3, #32]
}
 8006d72:	bf00      	nop
 8006d74:	371c      	adds	r7, #28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	40010000 	.word	0x40010000
 8006d84:	40010400 	.word	0x40010400

08006d88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b087      	sub	sp, #28
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	f023 0201 	bic.w	r2, r3, #1
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	011b      	lsls	r3, r3, #4
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f023 030a 	bic.w	r3, r3, #10
 8006dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	621a      	str	r2, [r3, #32]
}
 8006dda:	bf00      	nop
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b087      	sub	sp, #28
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	60f8      	str	r0, [r7, #12]
 8006dee:	60b9      	str	r1, [r7, #8]
 8006df0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	f023 0210 	bic.w	r2, r3, #16
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6a1b      	ldr	r3, [r3, #32]
 8006e08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	031b      	lsls	r3, r3, #12
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	011b      	lsls	r3, r3, #4
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	693a      	ldr	r2, [r7, #16]
 8006e38:	621a      	str	r2, [r3, #32]
}
 8006e3a:	bf00      	nop
 8006e3c:	371c      	adds	r7, #28
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr

08006e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e46:	b480      	push	{r7}
 8006e48:	b085      	sub	sp, #20
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	f043 0307 	orr.w	r3, r3, #7
 8006e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	609a      	str	r2, [r3, #8]
}
 8006e70:	bf00      	nop
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b087      	sub	sp, #28
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
 8006e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	021a      	lsls	r2, r3, #8
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	431a      	orrs	r2, r3
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	609a      	str	r2, [r3, #8]
}
 8006eb0:	bf00      	nop
 8006eb2:	371c      	adds	r7, #28
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr

08006ebc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f003 031f 	and.w	r3, r3, #31
 8006ece:	2201      	movs	r2, #1
 8006ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6a1a      	ldr	r2, [r3, #32]
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	43db      	mvns	r3, r3
 8006ede:	401a      	ands	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6a1a      	ldr	r2, [r3, #32]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f003 031f 	and.w	r3, r3, #31
 8006eee:	6879      	ldr	r1, [r7, #4]
 8006ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	621a      	str	r2, [r3, #32]
}
 8006efa:	bf00      	nop
 8006efc:	371c      	adds	r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
	...

08006f08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e05a      	b.n	8006fd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a21      	ldr	r2, [pc, #132]	; (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d022      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f6c:	d01d      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1d      	ldr	r2, [pc, #116]	; (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d018      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1b      	ldr	r2, [pc, #108]	; (8006fec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d013      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1a      	ldr	r2, [pc, #104]	; (8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00e      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a18      	ldr	r2, [pc, #96]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d009      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a17      	ldr	r2, [pc, #92]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d004      	beq.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a15      	ldr	r2, [pc, #84]	; (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d10c      	bne.n	8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	68ba      	ldr	r2, [r7, #8]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	40010000 	.word	0x40010000
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800
 8006ff0:	40000c00 	.word	0x40000c00
 8006ff4:	40010400 	.word	0x40010400
 8006ff8:	40014000 	.word	0x40014000
 8006ffc:	40001800 	.word	0x40001800

08007000 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e03f      	b.n	80070ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d106      	bne.n	8007054 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7fa fdda 	bl	8001c08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2224      	movs	r2, #36	; 0x24
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800706a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f929 	bl	80072c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	691a      	ldr	r2, [r3, #16]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007080:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	695a      	ldr	r2, [r3, #20]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007090:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68da      	ldr	r2, [r3, #12]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2220      	movs	r2, #32
 80070ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2220      	movs	r2, #32
 80070b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3708      	adds	r7, #8
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b08a      	sub	sp, #40	; 0x28
 80070c6:	af02      	add	r7, sp, #8
 80070c8:	60f8      	str	r0, [r7, #12]
 80070ca:	60b9      	str	r1, [r7, #8]
 80070cc:	603b      	str	r3, [r7, #0]
 80070ce:	4613      	mov	r3, r2
 80070d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070d2:	2300      	movs	r3, #0
 80070d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	2b20      	cmp	r3, #32
 80070e0:	d17c      	bne.n	80071dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d002      	beq.n	80070ee <HAL_UART_Transmit+0x2c>
 80070e8:	88fb      	ldrh	r3, [r7, #6]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e075      	b.n	80071de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d101      	bne.n	8007100 <HAL_UART_Transmit+0x3e>
 80070fc:	2302      	movs	r3, #2
 80070fe:	e06e      	b.n	80071de <HAL_UART_Transmit+0x11c>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2221      	movs	r2, #33	; 0x21
 8007112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007116:	f7fa ff3f 	bl	8001f98 <HAL_GetTick>
 800711a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	88fa      	ldrh	r2, [r7, #6]
 8007120:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	88fa      	ldrh	r2, [r7, #6]
 8007126:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007130:	d108      	bne.n	8007144 <HAL_UART_Transmit+0x82>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d104      	bne.n	8007144 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	61bb      	str	r3, [r7, #24]
 8007142:	e003      	b.n	800714c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007148:	2300      	movs	r3, #0
 800714a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007154:	e02a      	b.n	80071ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2200      	movs	r2, #0
 800715e:	2180      	movs	r1, #128	; 0x80
 8007160:	68f8      	ldr	r0, [r7, #12]
 8007162:	f000 f840 	bl	80071e6 <UART_WaitOnFlagUntilTimeout>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e036      	b.n	80071de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10b      	bne.n	800718e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	461a      	mov	r2, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007184:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	3302      	adds	r3, #2
 800718a:	61bb      	str	r3, [r7, #24]
 800718c:	e007      	b.n	800719e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	781a      	ldrb	r2, [r3, #0]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	3301      	adds	r3, #1
 800719c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	3b01      	subs	r3, #1
 80071a6:	b29a      	uxth	r2, r3
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1cf      	bne.n	8007156 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	2200      	movs	r2, #0
 80071be:	2140      	movs	r1, #64	; 0x40
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 f810 	bl	80071e6 <UART_WaitOnFlagUntilTimeout>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d001      	beq.n	80071d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e006      	b.n	80071de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80071d8:	2300      	movs	r3, #0
 80071da:	e000      	b.n	80071de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80071dc:	2302      	movs	r3, #2
  }
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3720      	adds	r7, #32
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b090      	sub	sp, #64	; 0x40
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	60f8      	str	r0, [r7, #12]
 80071ee:	60b9      	str	r1, [r7, #8]
 80071f0:	603b      	str	r3, [r7, #0]
 80071f2:	4613      	mov	r3, r2
 80071f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071f6:	e050      	b.n	800729a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071fe:	d04c      	beq.n	800729a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007200:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007202:	2b00      	cmp	r3, #0
 8007204:	d007      	beq.n	8007216 <UART_WaitOnFlagUntilTimeout+0x30>
 8007206:	f7fa fec7 	bl	8001f98 <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007212:	429a      	cmp	r2, r3
 8007214:	d241      	bcs.n	800729a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	330c      	adds	r3, #12
 800721c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007220:	e853 3f00 	ldrex	r3, [r3]
 8007224:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800722c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	330c      	adds	r3, #12
 8007234:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007236:	637a      	str	r2, [r7, #52]	; 0x34
 8007238:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800723c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800723e:	e841 2300 	strex	r3, r2, [r1]
 8007242:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1e5      	bne.n	8007216 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3314      	adds	r3, #20
 8007250:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	613b      	str	r3, [r7, #16]
   return(result);
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	f023 0301 	bic.w	r3, r3, #1
 8007260:	63bb      	str	r3, [r7, #56]	; 0x38
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3314      	adds	r3, #20
 8007268:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800726a:	623a      	str	r2, [r7, #32]
 800726c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726e:	69f9      	ldr	r1, [r7, #28]
 8007270:	6a3a      	ldr	r2, [r7, #32]
 8007272:	e841 2300 	strex	r3, r2, [r1]
 8007276:	61bb      	str	r3, [r7, #24]
   return(result);
 8007278:	69bb      	ldr	r3, [r7, #24]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d1e5      	bne.n	800724a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2220      	movs	r2, #32
 8007282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2220      	movs	r2, #32
 800728a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e00f      	b.n	80072ba <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	4013      	ands	r3, r2
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	bf0c      	ite	eq
 80072aa:	2301      	moveq	r3, #1
 80072ac:	2300      	movne	r3, #0
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	461a      	mov	r2, r3
 80072b2:	79fb      	ldrb	r3, [r7, #7]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d09f      	beq.n	80071f8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3740      	adds	r7, #64	; 0x40
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
	...

080072c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072c8:	b0c0      	sub	sp, #256	; 0x100
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80072dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072e0:	68d9      	ldr	r1, [r3, #12]
 80072e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	ea40 0301 	orr.w	r3, r0, r1
 80072ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80072ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072f2:	689a      	ldr	r2, [r3, #8]
 80072f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	431a      	orrs	r2, r3
 80072fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007300:	695b      	ldr	r3, [r3, #20]
 8007302:	431a      	orrs	r2, r3
 8007304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007308:	69db      	ldr	r3, [r3, #28]
 800730a:	4313      	orrs	r3, r2
 800730c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800731c:	f021 010c 	bic.w	r1, r1, #12
 8007320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800732a:	430b      	orrs	r3, r1
 800732c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800732e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800733a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800733e:	6999      	ldr	r1, [r3, #24]
 8007340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	ea40 0301 	orr.w	r3, r0, r1
 800734a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800734c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	4b8f      	ldr	r3, [pc, #572]	; (8007590 <UART_SetConfig+0x2cc>)
 8007354:	429a      	cmp	r2, r3
 8007356:	d005      	beq.n	8007364 <UART_SetConfig+0xa0>
 8007358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4b8d      	ldr	r3, [pc, #564]	; (8007594 <UART_SetConfig+0x2d0>)
 8007360:	429a      	cmp	r2, r3
 8007362:	d104      	bne.n	800736e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007364:	f7fd fe9c 	bl	80050a0 <HAL_RCC_GetPCLK2Freq>
 8007368:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800736c:	e003      	b.n	8007376 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800736e:	f7fd fe83 	bl	8005078 <HAL_RCC_GetPCLK1Freq>
 8007372:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800737a:	69db      	ldr	r3, [r3, #28]
 800737c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007380:	f040 810c 	bne.w	800759c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007384:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007388:	2200      	movs	r2, #0
 800738a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800738e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007392:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007396:	4622      	mov	r2, r4
 8007398:	462b      	mov	r3, r5
 800739a:	1891      	adds	r1, r2, r2
 800739c:	65b9      	str	r1, [r7, #88]	; 0x58
 800739e:	415b      	adcs	r3, r3
 80073a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80073a6:	4621      	mov	r1, r4
 80073a8:	eb12 0801 	adds.w	r8, r2, r1
 80073ac:	4629      	mov	r1, r5
 80073ae:	eb43 0901 	adc.w	r9, r3, r1
 80073b2:	f04f 0200 	mov.w	r2, #0
 80073b6:	f04f 0300 	mov.w	r3, #0
 80073ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073c6:	4690      	mov	r8, r2
 80073c8:	4699      	mov	r9, r3
 80073ca:	4623      	mov	r3, r4
 80073cc:	eb18 0303 	adds.w	r3, r8, r3
 80073d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80073d4:	462b      	mov	r3, r5
 80073d6:	eb49 0303 	adc.w	r3, r9, r3
 80073da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80073de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80073ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80073ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80073f2:	460b      	mov	r3, r1
 80073f4:	18db      	adds	r3, r3, r3
 80073f6:	653b      	str	r3, [r7, #80]	; 0x50
 80073f8:	4613      	mov	r3, r2
 80073fa:	eb42 0303 	adc.w	r3, r2, r3
 80073fe:	657b      	str	r3, [r7, #84]	; 0x54
 8007400:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007404:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007408:	f7f8 ff4a 	bl	80002a0 <__aeabi_uldivmod>
 800740c:	4602      	mov	r2, r0
 800740e:	460b      	mov	r3, r1
 8007410:	4b61      	ldr	r3, [pc, #388]	; (8007598 <UART_SetConfig+0x2d4>)
 8007412:	fba3 2302 	umull	r2, r3, r3, r2
 8007416:	095b      	lsrs	r3, r3, #5
 8007418:	011c      	lsls	r4, r3, #4
 800741a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800741e:	2200      	movs	r2, #0
 8007420:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007424:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007428:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800742c:	4642      	mov	r2, r8
 800742e:	464b      	mov	r3, r9
 8007430:	1891      	adds	r1, r2, r2
 8007432:	64b9      	str	r1, [r7, #72]	; 0x48
 8007434:	415b      	adcs	r3, r3
 8007436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007438:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800743c:	4641      	mov	r1, r8
 800743e:	eb12 0a01 	adds.w	sl, r2, r1
 8007442:	4649      	mov	r1, r9
 8007444:	eb43 0b01 	adc.w	fp, r3, r1
 8007448:	f04f 0200 	mov.w	r2, #0
 800744c:	f04f 0300 	mov.w	r3, #0
 8007450:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007454:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007458:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800745c:	4692      	mov	sl, r2
 800745e:	469b      	mov	fp, r3
 8007460:	4643      	mov	r3, r8
 8007462:	eb1a 0303 	adds.w	r3, sl, r3
 8007466:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800746a:	464b      	mov	r3, r9
 800746c:	eb4b 0303 	adc.w	r3, fp, r3
 8007470:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007480:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007484:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007488:	460b      	mov	r3, r1
 800748a:	18db      	adds	r3, r3, r3
 800748c:	643b      	str	r3, [r7, #64]	; 0x40
 800748e:	4613      	mov	r3, r2
 8007490:	eb42 0303 	adc.w	r3, r2, r3
 8007494:	647b      	str	r3, [r7, #68]	; 0x44
 8007496:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800749a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800749e:	f7f8 feff 	bl	80002a0 <__aeabi_uldivmod>
 80074a2:	4602      	mov	r2, r0
 80074a4:	460b      	mov	r3, r1
 80074a6:	4611      	mov	r1, r2
 80074a8:	4b3b      	ldr	r3, [pc, #236]	; (8007598 <UART_SetConfig+0x2d4>)
 80074aa:	fba3 2301 	umull	r2, r3, r3, r1
 80074ae:	095b      	lsrs	r3, r3, #5
 80074b0:	2264      	movs	r2, #100	; 0x64
 80074b2:	fb02 f303 	mul.w	r3, r2, r3
 80074b6:	1acb      	subs	r3, r1, r3
 80074b8:	00db      	lsls	r3, r3, #3
 80074ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80074be:	4b36      	ldr	r3, [pc, #216]	; (8007598 <UART_SetConfig+0x2d4>)
 80074c0:	fba3 2302 	umull	r2, r3, r3, r2
 80074c4:	095b      	lsrs	r3, r3, #5
 80074c6:	005b      	lsls	r3, r3, #1
 80074c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80074cc:	441c      	add	r4, r3
 80074ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074d2:	2200      	movs	r2, #0
 80074d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80074d8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80074dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80074e0:	4642      	mov	r2, r8
 80074e2:	464b      	mov	r3, r9
 80074e4:	1891      	adds	r1, r2, r2
 80074e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80074e8:	415b      	adcs	r3, r3
 80074ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80074f0:	4641      	mov	r1, r8
 80074f2:	1851      	adds	r1, r2, r1
 80074f4:	6339      	str	r1, [r7, #48]	; 0x30
 80074f6:	4649      	mov	r1, r9
 80074f8:	414b      	adcs	r3, r1
 80074fa:	637b      	str	r3, [r7, #52]	; 0x34
 80074fc:	f04f 0200 	mov.w	r2, #0
 8007500:	f04f 0300 	mov.w	r3, #0
 8007504:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007508:	4659      	mov	r1, fp
 800750a:	00cb      	lsls	r3, r1, #3
 800750c:	4651      	mov	r1, sl
 800750e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007512:	4651      	mov	r1, sl
 8007514:	00ca      	lsls	r2, r1, #3
 8007516:	4610      	mov	r0, r2
 8007518:	4619      	mov	r1, r3
 800751a:	4603      	mov	r3, r0
 800751c:	4642      	mov	r2, r8
 800751e:	189b      	adds	r3, r3, r2
 8007520:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007524:	464b      	mov	r3, r9
 8007526:	460a      	mov	r2, r1
 8007528:	eb42 0303 	adc.w	r3, r2, r3
 800752c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800753c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007540:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007544:	460b      	mov	r3, r1
 8007546:	18db      	adds	r3, r3, r3
 8007548:	62bb      	str	r3, [r7, #40]	; 0x28
 800754a:	4613      	mov	r3, r2
 800754c:	eb42 0303 	adc.w	r3, r2, r3
 8007550:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007552:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007556:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800755a:	f7f8 fea1 	bl	80002a0 <__aeabi_uldivmod>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4b0d      	ldr	r3, [pc, #52]	; (8007598 <UART_SetConfig+0x2d4>)
 8007564:	fba3 1302 	umull	r1, r3, r3, r2
 8007568:	095b      	lsrs	r3, r3, #5
 800756a:	2164      	movs	r1, #100	; 0x64
 800756c:	fb01 f303 	mul.w	r3, r1, r3
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	00db      	lsls	r3, r3, #3
 8007574:	3332      	adds	r3, #50	; 0x32
 8007576:	4a08      	ldr	r2, [pc, #32]	; (8007598 <UART_SetConfig+0x2d4>)
 8007578:	fba2 2303 	umull	r2, r3, r2, r3
 800757c:	095b      	lsrs	r3, r3, #5
 800757e:	f003 0207 	and.w	r2, r3, #7
 8007582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4422      	add	r2, r4
 800758a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800758c:	e106      	b.n	800779c <UART_SetConfig+0x4d8>
 800758e:	bf00      	nop
 8007590:	40011000 	.word	0x40011000
 8007594:	40011400 	.word	0x40011400
 8007598:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800759c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075a0:	2200      	movs	r2, #0
 80075a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80075a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80075aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80075ae:	4642      	mov	r2, r8
 80075b0:	464b      	mov	r3, r9
 80075b2:	1891      	adds	r1, r2, r2
 80075b4:	6239      	str	r1, [r7, #32]
 80075b6:	415b      	adcs	r3, r3
 80075b8:	627b      	str	r3, [r7, #36]	; 0x24
 80075ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075be:	4641      	mov	r1, r8
 80075c0:	1854      	adds	r4, r2, r1
 80075c2:	4649      	mov	r1, r9
 80075c4:	eb43 0501 	adc.w	r5, r3, r1
 80075c8:	f04f 0200 	mov.w	r2, #0
 80075cc:	f04f 0300 	mov.w	r3, #0
 80075d0:	00eb      	lsls	r3, r5, #3
 80075d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80075d6:	00e2      	lsls	r2, r4, #3
 80075d8:	4614      	mov	r4, r2
 80075da:	461d      	mov	r5, r3
 80075dc:	4643      	mov	r3, r8
 80075de:	18e3      	adds	r3, r4, r3
 80075e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80075e4:	464b      	mov	r3, r9
 80075e6:	eb45 0303 	adc.w	r3, r5, r3
 80075ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80075ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80075fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80075fe:	f04f 0200 	mov.w	r2, #0
 8007602:	f04f 0300 	mov.w	r3, #0
 8007606:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800760a:	4629      	mov	r1, r5
 800760c:	008b      	lsls	r3, r1, #2
 800760e:	4621      	mov	r1, r4
 8007610:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007614:	4621      	mov	r1, r4
 8007616:	008a      	lsls	r2, r1, #2
 8007618:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800761c:	f7f8 fe40 	bl	80002a0 <__aeabi_uldivmod>
 8007620:	4602      	mov	r2, r0
 8007622:	460b      	mov	r3, r1
 8007624:	4b60      	ldr	r3, [pc, #384]	; (80077a8 <UART_SetConfig+0x4e4>)
 8007626:	fba3 2302 	umull	r2, r3, r3, r2
 800762a:	095b      	lsrs	r3, r3, #5
 800762c:	011c      	lsls	r4, r3, #4
 800762e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007632:	2200      	movs	r2, #0
 8007634:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007638:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800763c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007640:	4642      	mov	r2, r8
 8007642:	464b      	mov	r3, r9
 8007644:	1891      	adds	r1, r2, r2
 8007646:	61b9      	str	r1, [r7, #24]
 8007648:	415b      	adcs	r3, r3
 800764a:	61fb      	str	r3, [r7, #28]
 800764c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007650:	4641      	mov	r1, r8
 8007652:	1851      	adds	r1, r2, r1
 8007654:	6139      	str	r1, [r7, #16]
 8007656:	4649      	mov	r1, r9
 8007658:	414b      	adcs	r3, r1
 800765a:	617b      	str	r3, [r7, #20]
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007668:	4659      	mov	r1, fp
 800766a:	00cb      	lsls	r3, r1, #3
 800766c:	4651      	mov	r1, sl
 800766e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007672:	4651      	mov	r1, sl
 8007674:	00ca      	lsls	r2, r1, #3
 8007676:	4610      	mov	r0, r2
 8007678:	4619      	mov	r1, r3
 800767a:	4603      	mov	r3, r0
 800767c:	4642      	mov	r2, r8
 800767e:	189b      	adds	r3, r3, r2
 8007680:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007684:	464b      	mov	r3, r9
 8007686:	460a      	mov	r2, r1
 8007688:	eb42 0303 	adc.w	r3, r2, r3
 800768c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	67bb      	str	r3, [r7, #120]	; 0x78
 800769a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800769c:	f04f 0200 	mov.w	r2, #0
 80076a0:	f04f 0300 	mov.w	r3, #0
 80076a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80076a8:	4649      	mov	r1, r9
 80076aa:	008b      	lsls	r3, r1, #2
 80076ac:	4641      	mov	r1, r8
 80076ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076b2:	4641      	mov	r1, r8
 80076b4:	008a      	lsls	r2, r1, #2
 80076b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80076ba:	f7f8 fdf1 	bl	80002a0 <__aeabi_uldivmod>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4611      	mov	r1, r2
 80076c4:	4b38      	ldr	r3, [pc, #224]	; (80077a8 <UART_SetConfig+0x4e4>)
 80076c6:	fba3 2301 	umull	r2, r3, r3, r1
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	2264      	movs	r2, #100	; 0x64
 80076ce:	fb02 f303 	mul.w	r3, r2, r3
 80076d2:	1acb      	subs	r3, r1, r3
 80076d4:	011b      	lsls	r3, r3, #4
 80076d6:	3332      	adds	r3, #50	; 0x32
 80076d8:	4a33      	ldr	r2, [pc, #204]	; (80077a8 <UART_SetConfig+0x4e4>)
 80076da:	fba2 2303 	umull	r2, r3, r2, r3
 80076de:	095b      	lsrs	r3, r3, #5
 80076e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076e4:	441c      	add	r4, r3
 80076e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076ea:	2200      	movs	r2, #0
 80076ec:	673b      	str	r3, [r7, #112]	; 0x70
 80076ee:	677a      	str	r2, [r7, #116]	; 0x74
 80076f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80076f4:	4642      	mov	r2, r8
 80076f6:	464b      	mov	r3, r9
 80076f8:	1891      	adds	r1, r2, r2
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	415b      	adcs	r3, r3
 80076fe:	60fb      	str	r3, [r7, #12]
 8007700:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007704:	4641      	mov	r1, r8
 8007706:	1851      	adds	r1, r2, r1
 8007708:	6039      	str	r1, [r7, #0]
 800770a:	4649      	mov	r1, r9
 800770c:	414b      	adcs	r3, r1
 800770e:	607b      	str	r3, [r7, #4]
 8007710:	f04f 0200 	mov.w	r2, #0
 8007714:	f04f 0300 	mov.w	r3, #0
 8007718:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800771c:	4659      	mov	r1, fp
 800771e:	00cb      	lsls	r3, r1, #3
 8007720:	4651      	mov	r1, sl
 8007722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007726:	4651      	mov	r1, sl
 8007728:	00ca      	lsls	r2, r1, #3
 800772a:	4610      	mov	r0, r2
 800772c:	4619      	mov	r1, r3
 800772e:	4603      	mov	r3, r0
 8007730:	4642      	mov	r2, r8
 8007732:	189b      	adds	r3, r3, r2
 8007734:	66bb      	str	r3, [r7, #104]	; 0x68
 8007736:	464b      	mov	r3, r9
 8007738:	460a      	mov	r2, r1
 800773a:	eb42 0303 	adc.w	r3, r2, r3
 800773e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	663b      	str	r3, [r7, #96]	; 0x60
 800774a:	667a      	str	r2, [r7, #100]	; 0x64
 800774c:	f04f 0200 	mov.w	r2, #0
 8007750:	f04f 0300 	mov.w	r3, #0
 8007754:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007758:	4649      	mov	r1, r9
 800775a:	008b      	lsls	r3, r1, #2
 800775c:	4641      	mov	r1, r8
 800775e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007762:	4641      	mov	r1, r8
 8007764:	008a      	lsls	r2, r1, #2
 8007766:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800776a:	f7f8 fd99 	bl	80002a0 <__aeabi_uldivmod>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4b0d      	ldr	r3, [pc, #52]	; (80077a8 <UART_SetConfig+0x4e4>)
 8007774:	fba3 1302 	umull	r1, r3, r3, r2
 8007778:	095b      	lsrs	r3, r3, #5
 800777a:	2164      	movs	r1, #100	; 0x64
 800777c:	fb01 f303 	mul.w	r3, r1, r3
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	3332      	adds	r3, #50	; 0x32
 8007786:	4a08      	ldr	r2, [pc, #32]	; (80077a8 <UART_SetConfig+0x4e4>)
 8007788:	fba2 2303 	umull	r2, r3, r2, r3
 800778c:	095b      	lsrs	r3, r3, #5
 800778e:	f003 020f 	and.w	r2, r3, #15
 8007792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4422      	add	r2, r4
 800779a:	609a      	str	r2, [r3, #8]
}
 800779c:	bf00      	nop
 800779e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80077a2:	46bd      	mov	sp, r7
 80077a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077a8:	51eb851f 	.word	0x51eb851f

080077ac <std>:
 80077ac:	2300      	movs	r3, #0
 80077ae:	b510      	push	{r4, lr}
 80077b0:	4604      	mov	r4, r0
 80077b2:	e9c0 3300 	strd	r3, r3, [r0]
 80077b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077ba:	6083      	str	r3, [r0, #8]
 80077bc:	8181      	strh	r1, [r0, #12]
 80077be:	6643      	str	r3, [r0, #100]	; 0x64
 80077c0:	81c2      	strh	r2, [r0, #14]
 80077c2:	6183      	str	r3, [r0, #24]
 80077c4:	4619      	mov	r1, r3
 80077c6:	2208      	movs	r2, #8
 80077c8:	305c      	adds	r0, #92	; 0x5c
 80077ca:	f000 fa4b 	bl	8007c64 <memset>
 80077ce:	4b0d      	ldr	r3, [pc, #52]	; (8007804 <std+0x58>)
 80077d0:	6263      	str	r3, [r4, #36]	; 0x24
 80077d2:	4b0d      	ldr	r3, [pc, #52]	; (8007808 <std+0x5c>)
 80077d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80077d6:	4b0d      	ldr	r3, [pc, #52]	; (800780c <std+0x60>)
 80077d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077da:	4b0d      	ldr	r3, [pc, #52]	; (8007810 <std+0x64>)
 80077dc:	6323      	str	r3, [r4, #48]	; 0x30
 80077de:	4b0d      	ldr	r3, [pc, #52]	; (8007814 <std+0x68>)
 80077e0:	6224      	str	r4, [r4, #32]
 80077e2:	429c      	cmp	r4, r3
 80077e4:	d006      	beq.n	80077f4 <std+0x48>
 80077e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80077ea:	4294      	cmp	r4, r2
 80077ec:	d002      	beq.n	80077f4 <std+0x48>
 80077ee:	33d0      	adds	r3, #208	; 0xd0
 80077f0:	429c      	cmp	r4, r3
 80077f2:	d105      	bne.n	8007800 <std+0x54>
 80077f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80077f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077fc:	f000 baaa 	b.w	8007d54 <__retarget_lock_init_recursive>
 8007800:	bd10      	pop	{r4, pc}
 8007802:	bf00      	nop
 8007804:	08007ab5 	.word	0x08007ab5
 8007808:	08007ad7 	.word	0x08007ad7
 800780c:	08007b0f 	.word	0x08007b0f
 8007810:	08007b33 	.word	0x08007b33
 8007814:	200005c4 	.word	0x200005c4

08007818 <stdio_exit_handler>:
 8007818:	4a02      	ldr	r2, [pc, #8]	; (8007824 <stdio_exit_handler+0xc>)
 800781a:	4903      	ldr	r1, [pc, #12]	; (8007828 <stdio_exit_handler+0x10>)
 800781c:	4803      	ldr	r0, [pc, #12]	; (800782c <stdio_exit_handler+0x14>)
 800781e:	f000 b869 	b.w	80078f4 <_fwalk_sglue>
 8007822:	bf00      	nop
 8007824:	20000074 	.word	0x20000074
 8007828:	080088b1 	.word	0x080088b1
 800782c:	20000080 	.word	0x20000080

08007830 <cleanup_stdio>:
 8007830:	6841      	ldr	r1, [r0, #4]
 8007832:	4b0c      	ldr	r3, [pc, #48]	; (8007864 <cleanup_stdio+0x34>)
 8007834:	4299      	cmp	r1, r3
 8007836:	b510      	push	{r4, lr}
 8007838:	4604      	mov	r4, r0
 800783a:	d001      	beq.n	8007840 <cleanup_stdio+0x10>
 800783c:	f001 f838 	bl	80088b0 <_fflush_r>
 8007840:	68a1      	ldr	r1, [r4, #8]
 8007842:	4b09      	ldr	r3, [pc, #36]	; (8007868 <cleanup_stdio+0x38>)
 8007844:	4299      	cmp	r1, r3
 8007846:	d002      	beq.n	800784e <cleanup_stdio+0x1e>
 8007848:	4620      	mov	r0, r4
 800784a:	f001 f831 	bl	80088b0 <_fflush_r>
 800784e:	68e1      	ldr	r1, [r4, #12]
 8007850:	4b06      	ldr	r3, [pc, #24]	; (800786c <cleanup_stdio+0x3c>)
 8007852:	4299      	cmp	r1, r3
 8007854:	d004      	beq.n	8007860 <cleanup_stdio+0x30>
 8007856:	4620      	mov	r0, r4
 8007858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800785c:	f001 b828 	b.w	80088b0 <_fflush_r>
 8007860:	bd10      	pop	{r4, pc}
 8007862:	bf00      	nop
 8007864:	200005c4 	.word	0x200005c4
 8007868:	2000062c 	.word	0x2000062c
 800786c:	20000694 	.word	0x20000694

08007870 <global_stdio_init.part.0>:
 8007870:	b510      	push	{r4, lr}
 8007872:	4b0b      	ldr	r3, [pc, #44]	; (80078a0 <global_stdio_init.part.0+0x30>)
 8007874:	4c0b      	ldr	r4, [pc, #44]	; (80078a4 <global_stdio_init.part.0+0x34>)
 8007876:	4a0c      	ldr	r2, [pc, #48]	; (80078a8 <global_stdio_init.part.0+0x38>)
 8007878:	601a      	str	r2, [r3, #0]
 800787a:	4620      	mov	r0, r4
 800787c:	2200      	movs	r2, #0
 800787e:	2104      	movs	r1, #4
 8007880:	f7ff ff94 	bl	80077ac <std>
 8007884:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007888:	2201      	movs	r2, #1
 800788a:	2109      	movs	r1, #9
 800788c:	f7ff ff8e 	bl	80077ac <std>
 8007890:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007894:	2202      	movs	r2, #2
 8007896:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800789a:	2112      	movs	r1, #18
 800789c:	f7ff bf86 	b.w	80077ac <std>
 80078a0:	200006fc 	.word	0x200006fc
 80078a4:	200005c4 	.word	0x200005c4
 80078a8:	08007819 	.word	0x08007819

080078ac <__sfp_lock_acquire>:
 80078ac:	4801      	ldr	r0, [pc, #4]	; (80078b4 <__sfp_lock_acquire+0x8>)
 80078ae:	f000 ba52 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 80078b2:	bf00      	nop
 80078b4:	20000705 	.word	0x20000705

080078b8 <__sfp_lock_release>:
 80078b8:	4801      	ldr	r0, [pc, #4]	; (80078c0 <__sfp_lock_release+0x8>)
 80078ba:	f000 ba4d 	b.w	8007d58 <__retarget_lock_release_recursive>
 80078be:	bf00      	nop
 80078c0:	20000705 	.word	0x20000705

080078c4 <__sinit>:
 80078c4:	b510      	push	{r4, lr}
 80078c6:	4604      	mov	r4, r0
 80078c8:	f7ff fff0 	bl	80078ac <__sfp_lock_acquire>
 80078cc:	6a23      	ldr	r3, [r4, #32]
 80078ce:	b11b      	cbz	r3, 80078d8 <__sinit+0x14>
 80078d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078d4:	f7ff bff0 	b.w	80078b8 <__sfp_lock_release>
 80078d8:	4b04      	ldr	r3, [pc, #16]	; (80078ec <__sinit+0x28>)
 80078da:	6223      	str	r3, [r4, #32]
 80078dc:	4b04      	ldr	r3, [pc, #16]	; (80078f0 <__sinit+0x2c>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1f5      	bne.n	80078d0 <__sinit+0xc>
 80078e4:	f7ff ffc4 	bl	8007870 <global_stdio_init.part.0>
 80078e8:	e7f2      	b.n	80078d0 <__sinit+0xc>
 80078ea:	bf00      	nop
 80078ec:	08007831 	.word	0x08007831
 80078f0:	200006fc 	.word	0x200006fc

080078f4 <_fwalk_sglue>:
 80078f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f8:	4607      	mov	r7, r0
 80078fa:	4688      	mov	r8, r1
 80078fc:	4614      	mov	r4, r2
 80078fe:	2600      	movs	r6, #0
 8007900:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007904:	f1b9 0901 	subs.w	r9, r9, #1
 8007908:	d505      	bpl.n	8007916 <_fwalk_sglue+0x22>
 800790a:	6824      	ldr	r4, [r4, #0]
 800790c:	2c00      	cmp	r4, #0
 800790e:	d1f7      	bne.n	8007900 <_fwalk_sglue+0xc>
 8007910:	4630      	mov	r0, r6
 8007912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007916:	89ab      	ldrh	r3, [r5, #12]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d907      	bls.n	800792c <_fwalk_sglue+0x38>
 800791c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007920:	3301      	adds	r3, #1
 8007922:	d003      	beq.n	800792c <_fwalk_sglue+0x38>
 8007924:	4629      	mov	r1, r5
 8007926:	4638      	mov	r0, r7
 8007928:	47c0      	blx	r8
 800792a:	4306      	orrs	r6, r0
 800792c:	3568      	adds	r5, #104	; 0x68
 800792e:	e7e9      	b.n	8007904 <_fwalk_sglue+0x10>

08007930 <iprintf>:
 8007930:	b40f      	push	{r0, r1, r2, r3}
 8007932:	b507      	push	{r0, r1, r2, lr}
 8007934:	4906      	ldr	r1, [pc, #24]	; (8007950 <iprintf+0x20>)
 8007936:	ab04      	add	r3, sp, #16
 8007938:	6808      	ldr	r0, [r1, #0]
 800793a:	f853 2b04 	ldr.w	r2, [r3], #4
 800793e:	6881      	ldr	r1, [r0, #8]
 8007940:	9301      	str	r3, [sp, #4]
 8007942:	f000 fc85 	bl	8008250 <_vfiprintf_r>
 8007946:	b003      	add	sp, #12
 8007948:	f85d eb04 	ldr.w	lr, [sp], #4
 800794c:	b004      	add	sp, #16
 800794e:	4770      	bx	lr
 8007950:	200000cc 	.word	0x200000cc

08007954 <_puts_r>:
 8007954:	6a03      	ldr	r3, [r0, #32]
 8007956:	b570      	push	{r4, r5, r6, lr}
 8007958:	6884      	ldr	r4, [r0, #8]
 800795a:	4605      	mov	r5, r0
 800795c:	460e      	mov	r6, r1
 800795e:	b90b      	cbnz	r3, 8007964 <_puts_r+0x10>
 8007960:	f7ff ffb0 	bl	80078c4 <__sinit>
 8007964:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007966:	07db      	lsls	r3, r3, #31
 8007968:	d405      	bmi.n	8007976 <_puts_r+0x22>
 800796a:	89a3      	ldrh	r3, [r4, #12]
 800796c:	0598      	lsls	r0, r3, #22
 800796e:	d402      	bmi.n	8007976 <_puts_r+0x22>
 8007970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007972:	f000 f9f0 	bl	8007d56 <__retarget_lock_acquire_recursive>
 8007976:	89a3      	ldrh	r3, [r4, #12]
 8007978:	0719      	lsls	r1, r3, #28
 800797a:	d513      	bpl.n	80079a4 <_puts_r+0x50>
 800797c:	6923      	ldr	r3, [r4, #16]
 800797e:	b18b      	cbz	r3, 80079a4 <_puts_r+0x50>
 8007980:	3e01      	subs	r6, #1
 8007982:	68a3      	ldr	r3, [r4, #8]
 8007984:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007988:	3b01      	subs	r3, #1
 800798a:	60a3      	str	r3, [r4, #8]
 800798c:	b9e9      	cbnz	r1, 80079ca <_puts_r+0x76>
 800798e:	2b00      	cmp	r3, #0
 8007990:	da2e      	bge.n	80079f0 <_puts_r+0x9c>
 8007992:	4622      	mov	r2, r4
 8007994:	210a      	movs	r1, #10
 8007996:	4628      	mov	r0, r5
 8007998:	f000 f8cf 	bl	8007b3a <__swbuf_r>
 800799c:	3001      	adds	r0, #1
 800799e:	d007      	beq.n	80079b0 <_puts_r+0x5c>
 80079a0:	250a      	movs	r5, #10
 80079a2:	e007      	b.n	80079b4 <_puts_r+0x60>
 80079a4:	4621      	mov	r1, r4
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 f904 	bl	8007bb4 <__swsetup_r>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	d0e7      	beq.n	8007980 <_puts_r+0x2c>
 80079b0:	f04f 35ff 	mov.w	r5, #4294967295
 80079b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079b6:	07da      	lsls	r2, r3, #31
 80079b8:	d405      	bmi.n	80079c6 <_puts_r+0x72>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	059b      	lsls	r3, r3, #22
 80079be:	d402      	bmi.n	80079c6 <_puts_r+0x72>
 80079c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079c2:	f000 f9c9 	bl	8007d58 <__retarget_lock_release_recursive>
 80079c6:	4628      	mov	r0, r5
 80079c8:	bd70      	pop	{r4, r5, r6, pc}
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	da04      	bge.n	80079d8 <_puts_r+0x84>
 80079ce:	69a2      	ldr	r2, [r4, #24]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	dc06      	bgt.n	80079e2 <_puts_r+0x8e>
 80079d4:	290a      	cmp	r1, #10
 80079d6:	d004      	beq.n	80079e2 <_puts_r+0x8e>
 80079d8:	6823      	ldr	r3, [r4, #0]
 80079da:	1c5a      	adds	r2, r3, #1
 80079dc:	6022      	str	r2, [r4, #0]
 80079de:	7019      	strb	r1, [r3, #0]
 80079e0:	e7cf      	b.n	8007982 <_puts_r+0x2e>
 80079e2:	4622      	mov	r2, r4
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 f8a8 	bl	8007b3a <__swbuf_r>
 80079ea:	3001      	adds	r0, #1
 80079ec:	d1c9      	bne.n	8007982 <_puts_r+0x2e>
 80079ee:	e7df      	b.n	80079b0 <_puts_r+0x5c>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	250a      	movs	r5, #10
 80079f4:	1c5a      	adds	r2, r3, #1
 80079f6:	6022      	str	r2, [r4, #0]
 80079f8:	701d      	strb	r5, [r3, #0]
 80079fa:	e7db      	b.n	80079b4 <_puts_r+0x60>

080079fc <puts>:
 80079fc:	4b02      	ldr	r3, [pc, #8]	; (8007a08 <puts+0xc>)
 80079fe:	4601      	mov	r1, r0
 8007a00:	6818      	ldr	r0, [r3, #0]
 8007a02:	f7ff bfa7 	b.w	8007954 <_puts_r>
 8007a06:	bf00      	nop
 8007a08:	200000cc 	.word	0x200000cc

08007a0c <sniprintf>:
 8007a0c:	b40c      	push	{r2, r3}
 8007a0e:	b530      	push	{r4, r5, lr}
 8007a10:	4b17      	ldr	r3, [pc, #92]	; (8007a70 <sniprintf+0x64>)
 8007a12:	1e0c      	subs	r4, r1, #0
 8007a14:	681d      	ldr	r5, [r3, #0]
 8007a16:	b09d      	sub	sp, #116	; 0x74
 8007a18:	da08      	bge.n	8007a2c <sniprintf+0x20>
 8007a1a:	238b      	movs	r3, #139	; 0x8b
 8007a1c:	602b      	str	r3, [r5, #0]
 8007a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a22:	b01d      	add	sp, #116	; 0x74
 8007a24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a28:	b002      	add	sp, #8
 8007a2a:	4770      	bx	lr
 8007a2c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007a30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a34:	bf14      	ite	ne
 8007a36:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a3a:	4623      	moveq	r3, r4
 8007a3c:	9304      	str	r3, [sp, #16]
 8007a3e:	9307      	str	r3, [sp, #28]
 8007a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007a44:	9002      	str	r0, [sp, #8]
 8007a46:	9006      	str	r0, [sp, #24]
 8007a48:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007a4e:	ab21      	add	r3, sp, #132	; 0x84
 8007a50:	a902      	add	r1, sp, #8
 8007a52:	4628      	mov	r0, r5
 8007a54:	9301      	str	r3, [sp, #4]
 8007a56:	f000 fad3 	bl	8008000 <_svfiprintf_r>
 8007a5a:	1c43      	adds	r3, r0, #1
 8007a5c:	bfbc      	itt	lt
 8007a5e:	238b      	movlt	r3, #139	; 0x8b
 8007a60:	602b      	strlt	r3, [r5, #0]
 8007a62:	2c00      	cmp	r4, #0
 8007a64:	d0dd      	beq.n	8007a22 <sniprintf+0x16>
 8007a66:	9b02      	ldr	r3, [sp, #8]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	701a      	strb	r2, [r3, #0]
 8007a6c:	e7d9      	b.n	8007a22 <sniprintf+0x16>
 8007a6e:	bf00      	nop
 8007a70:	200000cc 	.word	0x200000cc

08007a74 <siprintf>:
 8007a74:	b40e      	push	{r1, r2, r3}
 8007a76:	b500      	push	{lr}
 8007a78:	b09c      	sub	sp, #112	; 0x70
 8007a7a:	ab1d      	add	r3, sp, #116	; 0x74
 8007a7c:	9002      	str	r0, [sp, #8]
 8007a7e:	9006      	str	r0, [sp, #24]
 8007a80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a84:	4809      	ldr	r0, [pc, #36]	; (8007aac <siprintf+0x38>)
 8007a86:	9107      	str	r1, [sp, #28]
 8007a88:	9104      	str	r1, [sp, #16]
 8007a8a:	4909      	ldr	r1, [pc, #36]	; (8007ab0 <siprintf+0x3c>)
 8007a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a90:	9105      	str	r1, [sp, #20]
 8007a92:	6800      	ldr	r0, [r0, #0]
 8007a94:	9301      	str	r3, [sp, #4]
 8007a96:	a902      	add	r1, sp, #8
 8007a98:	f000 fab2 	bl	8008000 <_svfiprintf_r>
 8007a9c:	9b02      	ldr	r3, [sp, #8]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	b01c      	add	sp, #112	; 0x70
 8007aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007aa8:	b003      	add	sp, #12
 8007aaa:	4770      	bx	lr
 8007aac:	200000cc 	.word	0x200000cc
 8007ab0:	ffff0208 	.word	0xffff0208

08007ab4 <__sread>:
 8007ab4:	b510      	push	{r4, lr}
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abc:	f000 f8fc 	bl	8007cb8 <_read_r>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	bfab      	itete	ge
 8007ac4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ac6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ac8:	181b      	addge	r3, r3, r0
 8007aca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ace:	bfac      	ite	ge
 8007ad0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ad2:	81a3      	strhlt	r3, [r4, #12]
 8007ad4:	bd10      	pop	{r4, pc}

08007ad6 <__swrite>:
 8007ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ada:	461f      	mov	r7, r3
 8007adc:	898b      	ldrh	r3, [r1, #12]
 8007ade:	05db      	lsls	r3, r3, #23
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	4616      	mov	r6, r2
 8007ae6:	d505      	bpl.n	8007af4 <__swrite+0x1e>
 8007ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aec:	2302      	movs	r3, #2
 8007aee:	2200      	movs	r2, #0
 8007af0:	f000 f8d0 	bl	8007c94 <_lseek_r>
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007afa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007afe:	81a3      	strh	r3, [r4, #12]
 8007b00:	4632      	mov	r2, r6
 8007b02:	463b      	mov	r3, r7
 8007b04:	4628      	mov	r0, r5
 8007b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0a:	f000 b8e7 	b.w	8007cdc <_write_r>

08007b0e <__sseek>:
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b16:	f000 f8bd 	bl	8007c94 <_lseek_r>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	bf15      	itete	ne
 8007b20:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b2a:	81a3      	strheq	r3, [r4, #12]
 8007b2c:	bf18      	it	ne
 8007b2e:	81a3      	strhne	r3, [r4, #12]
 8007b30:	bd10      	pop	{r4, pc}

08007b32 <__sclose>:
 8007b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b36:	f000 b89d 	b.w	8007c74 <_close_r>

08007b3a <__swbuf_r>:
 8007b3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3c:	460e      	mov	r6, r1
 8007b3e:	4614      	mov	r4, r2
 8007b40:	4605      	mov	r5, r0
 8007b42:	b118      	cbz	r0, 8007b4c <__swbuf_r+0x12>
 8007b44:	6a03      	ldr	r3, [r0, #32]
 8007b46:	b90b      	cbnz	r3, 8007b4c <__swbuf_r+0x12>
 8007b48:	f7ff febc 	bl	80078c4 <__sinit>
 8007b4c:	69a3      	ldr	r3, [r4, #24]
 8007b4e:	60a3      	str	r3, [r4, #8]
 8007b50:	89a3      	ldrh	r3, [r4, #12]
 8007b52:	071a      	lsls	r2, r3, #28
 8007b54:	d525      	bpl.n	8007ba2 <__swbuf_r+0x68>
 8007b56:	6923      	ldr	r3, [r4, #16]
 8007b58:	b31b      	cbz	r3, 8007ba2 <__swbuf_r+0x68>
 8007b5a:	6823      	ldr	r3, [r4, #0]
 8007b5c:	6922      	ldr	r2, [r4, #16]
 8007b5e:	1a98      	subs	r0, r3, r2
 8007b60:	6963      	ldr	r3, [r4, #20]
 8007b62:	b2f6      	uxtb	r6, r6
 8007b64:	4283      	cmp	r3, r0
 8007b66:	4637      	mov	r7, r6
 8007b68:	dc04      	bgt.n	8007b74 <__swbuf_r+0x3a>
 8007b6a:	4621      	mov	r1, r4
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	f000 fe9f 	bl	80088b0 <_fflush_r>
 8007b72:	b9e0      	cbnz	r0, 8007bae <__swbuf_r+0x74>
 8007b74:	68a3      	ldr	r3, [r4, #8]
 8007b76:	3b01      	subs	r3, #1
 8007b78:	60a3      	str	r3, [r4, #8]
 8007b7a:	6823      	ldr	r3, [r4, #0]
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	701e      	strb	r6, [r3, #0]
 8007b82:	6962      	ldr	r2, [r4, #20]
 8007b84:	1c43      	adds	r3, r0, #1
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d004      	beq.n	8007b94 <__swbuf_r+0x5a>
 8007b8a:	89a3      	ldrh	r3, [r4, #12]
 8007b8c:	07db      	lsls	r3, r3, #31
 8007b8e:	d506      	bpl.n	8007b9e <__swbuf_r+0x64>
 8007b90:	2e0a      	cmp	r6, #10
 8007b92:	d104      	bne.n	8007b9e <__swbuf_r+0x64>
 8007b94:	4621      	mov	r1, r4
 8007b96:	4628      	mov	r0, r5
 8007b98:	f000 fe8a 	bl	80088b0 <_fflush_r>
 8007b9c:	b938      	cbnz	r0, 8007bae <__swbuf_r+0x74>
 8007b9e:	4638      	mov	r0, r7
 8007ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	f000 f805 	bl	8007bb4 <__swsetup_r>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d0d5      	beq.n	8007b5a <__swbuf_r+0x20>
 8007bae:	f04f 37ff 	mov.w	r7, #4294967295
 8007bb2:	e7f4      	b.n	8007b9e <__swbuf_r+0x64>

08007bb4 <__swsetup_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4b2a      	ldr	r3, [pc, #168]	; (8007c60 <__swsetup_r+0xac>)
 8007bb8:	4605      	mov	r5, r0
 8007bba:	6818      	ldr	r0, [r3, #0]
 8007bbc:	460c      	mov	r4, r1
 8007bbe:	b118      	cbz	r0, 8007bc8 <__swsetup_r+0x14>
 8007bc0:	6a03      	ldr	r3, [r0, #32]
 8007bc2:	b90b      	cbnz	r3, 8007bc8 <__swsetup_r+0x14>
 8007bc4:	f7ff fe7e 	bl	80078c4 <__sinit>
 8007bc8:	89a3      	ldrh	r3, [r4, #12]
 8007bca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bce:	0718      	lsls	r0, r3, #28
 8007bd0:	d422      	bmi.n	8007c18 <__swsetup_r+0x64>
 8007bd2:	06d9      	lsls	r1, r3, #27
 8007bd4:	d407      	bmi.n	8007be6 <__swsetup_r+0x32>
 8007bd6:	2309      	movs	r3, #9
 8007bd8:	602b      	str	r3, [r5, #0]
 8007bda:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007bde:	81a3      	strh	r3, [r4, #12]
 8007be0:	f04f 30ff 	mov.w	r0, #4294967295
 8007be4:	e034      	b.n	8007c50 <__swsetup_r+0x9c>
 8007be6:	0758      	lsls	r0, r3, #29
 8007be8:	d512      	bpl.n	8007c10 <__swsetup_r+0x5c>
 8007bea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bec:	b141      	cbz	r1, 8007c00 <__swsetup_r+0x4c>
 8007bee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bf2:	4299      	cmp	r1, r3
 8007bf4:	d002      	beq.n	8007bfc <__swsetup_r+0x48>
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f000 f8b0 	bl	8007d5c <_free_r>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	6363      	str	r3, [r4, #52]	; 0x34
 8007c00:	89a3      	ldrh	r3, [r4, #12]
 8007c02:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c06:	81a3      	strh	r3, [r4, #12]
 8007c08:	2300      	movs	r3, #0
 8007c0a:	6063      	str	r3, [r4, #4]
 8007c0c:	6923      	ldr	r3, [r4, #16]
 8007c0e:	6023      	str	r3, [r4, #0]
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	f043 0308 	orr.w	r3, r3, #8
 8007c16:	81a3      	strh	r3, [r4, #12]
 8007c18:	6923      	ldr	r3, [r4, #16]
 8007c1a:	b94b      	cbnz	r3, 8007c30 <__swsetup_r+0x7c>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c26:	d003      	beq.n	8007c30 <__swsetup_r+0x7c>
 8007c28:	4621      	mov	r1, r4
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	f000 fe8e 	bl	800894c <__smakebuf_r>
 8007c30:	89a0      	ldrh	r0, [r4, #12]
 8007c32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c36:	f010 0301 	ands.w	r3, r0, #1
 8007c3a:	d00a      	beq.n	8007c52 <__swsetup_r+0x9e>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60a3      	str	r3, [r4, #8]
 8007c40:	6963      	ldr	r3, [r4, #20]
 8007c42:	425b      	negs	r3, r3
 8007c44:	61a3      	str	r3, [r4, #24]
 8007c46:	6923      	ldr	r3, [r4, #16]
 8007c48:	b943      	cbnz	r3, 8007c5c <__swsetup_r+0xa8>
 8007c4a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c4e:	d1c4      	bne.n	8007bda <__swsetup_r+0x26>
 8007c50:	bd38      	pop	{r3, r4, r5, pc}
 8007c52:	0781      	lsls	r1, r0, #30
 8007c54:	bf58      	it	pl
 8007c56:	6963      	ldrpl	r3, [r4, #20]
 8007c58:	60a3      	str	r3, [r4, #8]
 8007c5a:	e7f4      	b.n	8007c46 <__swsetup_r+0x92>
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	e7f7      	b.n	8007c50 <__swsetup_r+0x9c>
 8007c60:	200000cc 	.word	0x200000cc

08007c64 <memset>:
 8007c64:	4402      	add	r2, r0
 8007c66:	4603      	mov	r3, r0
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d100      	bne.n	8007c6e <memset+0xa>
 8007c6c:	4770      	bx	lr
 8007c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c72:	e7f9      	b.n	8007c68 <memset+0x4>

08007c74 <_close_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	4d06      	ldr	r5, [pc, #24]	; (8007c90 <_close_r+0x1c>)
 8007c78:	2300      	movs	r3, #0
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	4608      	mov	r0, r1
 8007c7e:	602b      	str	r3, [r5, #0]
 8007c80:	f7fa f87d 	bl	8001d7e <_close>
 8007c84:	1c43      	adds	r3, r0, #1
 8007c86:	d102      	bne.n	8007c8e <_close_r+0x1a>
 8007c88:	682b      	ldr	r3, [r5, #0]
 8007c8a:	b103      	cbz	r3, 8007c8e <_close_r+0x1a>
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	bd38      	pop	{r3, r4, r5, pc}
 8007c90:	20000700 	.word	0x20000700

08007c94 <_lseek_r>:
 8007c94:	b538      	push	{r3, r4, r5, lr}
 8007c96:	4d07      	ldr	r5, [pc, #28]	; (8007cb4 <_lseek_r+0x20>)
 8007c98:	4604      	mov	r4, r0
 8007c9a:	4608      	mov	r0, r1
 8007c9c:	4611      	mov	r1, r2
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	602a      	str	r2, [r5, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	f7fa f892 	bl	8001dcc <_lseek>
 8007ca8:	1c43      	adds	r3, r0, #1
 8007caa:	d102      	bne.n	8007cb2 <_lseek_r+0x1e>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	b103      	cbz	r3, 8007cb2 <_lseek_r+0x1e>
 8007cb0:	6023      	str	r3, [r4, #0]
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
 8007cb4:	20000700 	.word	0x20000700

08007cb8 <_read_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4d07      	ldr	r5, [pc, #28]	; (8007cd8 <_read_r+0x20>)
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	4608      	mov	r0, r1
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	602a      	str	r2, [r5, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f7fa f83c 	bl	8001d44 <_read>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_read_r+0x1e>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_read_r+0x1e>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	20000700 	.word	0x20000700

08007cdc <_write_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	4d07      	ldr	r5, [pc, #28]	; (8007cfc <_write_r+0x20>)
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	602a      	str	r2, [r5, #0]
 8007cea:	461a      	mov	r2, r3
 8007cec:	f7f8 fd74 	bl	80007d8 <_write>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d102      	bne.n	8007cfa <_write_r+0x1e>
 8007cf4:	682b      	ldr	r3, [r5, #0]
 8007cf6:	b103      	cbz	r3, 8007cfa <_write_r+0x1e>
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	20000700 	.word	0x20000700

08007d00 <__errno>:
 8007d00:	4b01      	ldr	r3, [pc, #4]	; (8007d08 <__errno+0x8>)
 8007d02:	6818      	ldr	r0, [r3, #0]
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	200000cc 	.word	0x200000cc

08007d0c <__libc_init_array>:
 8007d0c:	b570      	push	{r4, r5, r6, lr}
 8007d0e:	4d0d      	ldr	r5, [pc, #52]	; (8007d44 <__libc_init_array+0x38>)
 8007d10:	4c0d      	ldr	r4, [pc, #52]	; (8007d48 <__libc_init_array+0x3c>)
 8007d12:	1b64      	subs	r4, r4, r5
 8007d14:	10a4      	asrs	r4, r4, #2
 8007d16:	2600      	movs	r6, #0
 8007d18:	42a6      	cmp	r6, r4
 8007d1a:	d109      	bne.n	8007d30 <__libc_init_array+0x24>
 8007d1c:	4d0b      	ldr	r5, [pc, #44]	; (8007d4c <__libc_init_array+0x40>)
 8007d1e:	4c0c      	ldr	r4, [pc, #48]	; (8007d50 <__libc_init_array+0x44>)
 8007d20:	f000 fee2 	bl	8008ae8 <_init>
 8007d24:	1b64      	subs	r4, r4, r5
 8007d26:	10a4      	asrs	r4, r4, #2
 8007d28:	2600      	movs	r6, #0
 8007d2a:	42a6      	cmp	r6, r4
 8007d2c:	d105      	bne.n	8007d3a <__libc_init_array+0x2e>
 8007d2e:	bd70      	pop	{r4, r5, r6, pc}
 8007d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d34:	4798      	blx	r3
 8007d36:	3601      	adds	r6, #1
 8007d38:	e7ee      	b.n	8007d18 <__libc_init_array+0xc>
 8007d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d3e:	4798      	blx	r3
 8007d40:	3601      	adds	r6, #1
 8007d42:	e7f2      	b.n	8007d2a <__libc_init_array+0x1e>
 8007d44:	08008c94 	.word	0x08008c94
 8007d48:	08008c94 	.word	0x08008c94
 8007d4c:	08008c94 	.word	0x08008c94
 8007d50:	08008c98 	.word	0x08008c98

08007d54 <__retarget_lock_init_recursive>:
 8007d54:	4770      	bx	lr

08007d56 <__retarget_lock_acquire_recursive>:
 8007d56:	4770      	bx	lr

08007d58 <__retarget_lock_release_recursive>:
 8007d58:	4770      	bx	lr
	...

08007d5c <_free_r>:
 8007d5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d5e:	2900      	cmp	r1, #0
 8007d60:	d044      	beq.n	8007dec <_free_r+0x90>
 8007d62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d66:	9001      	str	r0, [sp, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f1a1 0404 	sub.w	r4, r1, #4
 8007d6e:	bfb8      	it	lt
 8007d70:	18e4      	addlt	r4, r4, r3
 8007d72:	f000 f8df 	bl	8007f34 <__malloc_lock>
 8007d76:	4a1e      	ldr	r2, [pc, #120]	; (8007df0 <_free_r+0x94>)
 8007d78:	9801      	ldr	r0, [sp, #4]
 8007d7a:	6813      	ldr	r3, [r2, #0]
 8007d7c:	b933      	cbnz	r3, 8007d8c <_free_r+0x30>
 8007d7e:	6063      	str	r3, [r4, #4]
 8007d80:	6014      	str	r4, [r2, #0]
 8007d82:	b003      	add	sp, #12
 8007d84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d88:	f000 b8da 	b.w	8007f40 <__malloc_unlock>
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	d908      	bls.n	8007da2 <_free_r+0x46>
 8007d90:	6825      	ldr	r5, [r4, #0]
 8007d92:	1961      	adds	r1, r4, r5
 8007d94:	428b      	cmp	r3, r1
 8007d96:	bf01      	itttt	eq
 8007d98:	6819      	ldreq	r1, [r3, #0]
 8007d9a:	685b      	ldreq	r3, [r3, #4]
 8007d9c:	1949      	addeq	r1, r1, r5
 8007d9e:	6021      	streq	r1, [r4, #0]
 8007da0:	e7ed      	b.n	8007d7e <_free_r+0x22>
 8007da2:	461a      	mov	r2, r3
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	b10b      	cbz	r3, 8007dac <_free_r+0x50>
 8007da8:	42a3      	cmp	r3, r4
 8007daa:	d9fa      	bls.n	8007da2 <_free_r+0x46>
 8007dac:	6811      	ldr	r1, [r2, #0]
 8007dae:	1855      	adds	r5, r2, r1
 8007db0:	42a5      	cmp	r5, r4
 8007db2:	d10b      	bne.n	8007dcc <_free_r+0x70>
 8007db4:	6824      	ldr	r4, [r4, #0]
 8007db6:	4421      	add	r1, r4
 8007db8:	1854      	adds	r4, r2, r1
 8007dba:	42a3      	cmp	r3, r4
 8007dbc:	6011      	str	r1, [r2, #0]
 8007dbe:	d1e0      	bne.n	8007d82 <_free_r+0x26>
 8007dc0:	681c      	ldr	r4, [r3, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	6053      	str	r3, [r2, #4]
 8007dc6:	440c      	add	r4, r1
 8007dc8:	6014      	str	r4, [r2, #0]
 8007dca:	e7da      	b.n	8007d82 <_free_r+0x26>
 8007dcc:	d902      	bls.n	8007dd4 <_free_r+0x78>
 8007dce:	230c      	movs	r3, #12
 8007dd0:	6003      	str	r3, [r0, #0]
 8007dd2:	e7d6      	b.n	8007d82 <_free_r+0x26>
 8007dd4:	6825      	ldr	r5, [r4, #0]
 8007dd6:	1961      	adds	r1, r4, r5
 8007dd8:	428b      	cmp	r3, r1
 8007dda:	bf04      	itt	eq
 8007ddc:	6819      	ldreq	r1, [r3, #0]
 8007dde:	685b      	ldreq	r3, [r3, #4]
 8007de0:	6063      	str	r3, [r4, #4]
 8007de2:	bf04      	itt	eq
 8007de4:	1949      	addeq	r1, r1, r5
 8007de6:	6021      	streq	r1, [r4, #0]
 8007de8:	6054      	str	r4, [r2, #4]
 8007dea:	e7ca      	b.n	8007d82 <_free_r+0x26>
 8007dec:	b003      	add	sp, #12
 8007dee:	bd30      	pop	{r4, r5, pc}
 8007df0:	20000708 	.word	0x20000708

08007df4 <sbrk_aligned>:
 8007df4:	b570      	push	{r4, r5, r6, lr}
 8007df6:	4e0e      	ldr	r6, [pc, #56]	; (8007e30 <sbrk_aligned+0x3c>)
 8007df8:	460c      	mov	r4, r1
 8007dfa:	6831      	ldr	r1, [r6, #0]
 8007dfc:	4605      	mov	r5, r0
 8007dfe:	b911      	cbnz	r1, 8007e06 <sbrk_aligned+0x12>
 8007e00:	f000 fe1c 	bl	8008a3c <_sbrk_r>
 8007e04:	6030      	str	r0, [r6, #0]
 8007e06:	4621      	mov	r1, r4
 8007e08:	4628      	mov	r0, r5
 8007e0a:	f000 fe17 	bl	8008a3c <_sbrk_r>
 8007e0e:	1c43      	adds	r3, r0, #1
 8007e10:	d00a      	beq.n	8007e28 <sbrk_aligned+0x34>
 8007e12:	1cc4      	adds	r4, r0, #3
 8007e14:	f024 0403 	bic.w	r4, r4, #3
 8007e18:	42a0      	cmp	r0, r4
 8007e1a:	d007      	beq.n	8007e2c <sbrk_aligned+0x38>
 8007e1c:	1a21      	subs	r1, r4, r0
 8007e1e:	4628      	mov	r0, r5
 8007e20:	f000 fe0c 	bl	8008a3c <_sbrk_r>
 8007e24:	3001      	adds	r0, #1
 8007e26:	d101      	bne.n	8007e2c <sbrk_aligned+0x38>
 8007e28:	f04f 34ff 	mov.w	r4, #4294967295
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	2000070c 	.word	0x2000070c

08007e34 <_malloc_r>:
 8007e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e38:	1ccd      	adds	r5, r1, #3
 8007e3a:	f025 0503 	bic.w	r5, r5, #3
 8007e3e:	3508      	adds	r5, #8
 8007e40:	2d0c      	cmp	r5, #12
 8007e42:	bf38      	it	cc
 8007e44:	250c      	movcc	r5, #12
 8007e46:	2d00      	cmp	r5, #0
 8007e48:	4607      	mov	r7, r0
 8007e4a:	db01      	blt.n	8007e50 <_malloc_r+0x1c>
 8007e4c:	42a9      	cmp	r1, r5
 8007e4e:	d905      	bls.n	8007e5c <_malloc_r+0x28>
 8007e50:	230c      	movs	r3, #12
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	2600      	movs	r6, #0
 8007e56:	4630      	mov	r0, r6
 8007e58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f30 <_malloc_r+0xfc>
 8007e60:	f000 f868 	bl	8007f34 <__malloc_lock>
 8007e64:	f8d8 3000 	ldr.w	r3, [r8]
 8007e68:	461c      	mov	r4, r3
 8007e6a:	bb5c      	cbnz	r4, 8007ec4 <_malloc_r+0x90>
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	4638      	mov	r0, r7
 8007e70:	f7ff ffc0 	bl	8007df4 <sbrk_aligned>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	4604      	mov	r4, r0
 8007e78:	d155      	bne.n	8007f26 <_malloc_r+0xf2>
 8007e7a:	f8d8 4000 	ldr.w	r4, [r8]
 8007e7e:	4626      	mov	r6, r4
 8007e80:	2e00      	cmp	r6, #0
 8007e82:	d145      	bne.n	8007f10 <_malloc_r+0xdc>
 8007e84:	2c00      	cmp	r4, #0
 8007e86:	d048      	beq.n	8007f1a <_malloc_r+0xe6>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4638      	mov	r0, r7
 8007e8e:	eb04 0903 	add.w	r9, r4, r3
 8007e92:	f000 fdd3 	bl	8008a3c <_sbrk_r>
 8007e96:	4581      	cmp	r9, r0
 8007e98:	d13f      	bne.n	8007f1a <_malloc_r+0xe6>
 8007e9a:	6821      	ldr	r1, [r4, #0]
 8007e9c:	1a6d      	subs	r5, r5, r1
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	4638      	mov	r0, r7
 8007ea2:	f7ff ffa7 	bl	8007df4 <sbrk_aligned>
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d037      	beq.n	8007f1a <_malloc_r+0xe6>
 8007eaa:	6823      	ldr	r3, [r4, #0]
 8007eac:	442b      	add	r3, r5
 8007eae:	6023      	str	r3, [r4, #0]
 8007eb0:	f8d8 3000 	ldr.w	r3, [r8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d038      	beq.n	8007f2a <_malloc_r+0xf6>
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	42a2      	cmp	r2, r4
 8007ebc:	d12b      	bne.n	8007f16 <_malloc_r+0xe2>
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	605a      	str	r2, [r3, #4]
 8007ec2:	e00f      	b.n	8007ee4 <_malloc_r+0xb0>
 8007ec4:	6822      	ldr	r2, [r4, #0]
 8007ec6:	1b52      	subs	r2, r2, r5
 8007ec8:	d41f      	bmi.n	8007f0a <_malloc_r+0xd6>
 8007eca:	2a0b      	cmp	r2, #11
 8007ecc:	d917      	bls.n	8007efe <_malloc_r+0xca>
 8007ece:	1961      	adds	r1, r4, r5
 8007ed0:	42a3      	cmp	r3, r4
 8007ed2:	6025      	str	r5, [r4, #0]
 8007ed4:	bf18      	it	ne
 8007ed6:	6059      	strne	r1, [r3, #4]
 8007ed8:	6863      	ldr	r3, [r4, #4]
 8007eda:	bf08      	it	eq
 8007edc:	f8c8 1000 	streq.w	r1, [r8]
 8007ee0:	5162      	str	r2, [r4, r5]
 8007ee2:	604b      	str	r3, [r1, #4]
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	f104 060b 	add.w	r6, r4, #11
 8007eea:	f000 f829 	bl	8007f40 <__malloc_unlock>
 8007eee:	f026 0607 	bic.w	r6, r6, #7
 8007ef2:	1d23      	adds	r3, r4, #4
 8007ef4:	1af2      	subs	r2, r6, r3
 8007ef6:	d0ae      	beq.n	8007e56 <_malloc_r+0x22>
 8007ef8:	1b9b      	subs	r3, r3, r6
 8007efa:	50a3      	str	r3, [r4, r2]
 8007efc:	e7ab      	b.n	8007e56 <_malloc_r+0x22>
 8007efe:	42a3      	cmp	r3, r4
 8007f00:	6862      	ldr	r2, [r4, #4]
 8007f02:	d1dd      	bne.n	8007ec0 <_malloc_r+0x8c>
 8007f04:	f8c8 2000 	str.w	r2, [r8]
 8007f08:	e7ec      	b.n	8007ee4 <_malloc_r+0xb0>
 8007f0a:	4623      	mov	r3, r4
 8007f0c:	6864      	ldr	r4, [r4, #4]
 8007f0e:	e7ac      	b.n	8007e6a <_malloc_r+0x36>
 8007f10:	4634      	mov	r4, r6
 8007f12:	6876      	ldr	r6, [r6, #4]
 8007f14:	e7b4      	b.n	8007e80 <_malloc_r+0x4c>
 8007f16:	4613      	mov	r3, r2
 8007f18:	e7cc      	b.n	8007eb4 <_malloc_r+0x80>
 8007f1a:	230c      	movs	r3, #12
 8007f1c:	603b      	str	r3, [r7, #0]
 8007f1e:	4638      	mov	r0, r7
 8007f20:	f000 f80e 	bl	8007f40 <__malloc_unlock>
 8007f24:	e797      	b.n	8007e56 <_malloc_r+0x22>
 8007f26:	6025      	str	r5, [r4, #0]
 8007f28:	e7dc      	b.n	8007ee4 <_malloc_r+0xb0>
 8007f2a:	605b      	str	r3, [r3, #4]
 8007f2c:	deff      	udf	#255	; 0xff
 8007f2e:	bf00      	nop
 8007f30:	20000708 	.word	0x20000708

08007f34 <__malloc_lock>:
 8007f34:	4801      	ldr	r0, [pc, #4]	; (8007f3c <__malloc_lock+0x8>)
 8007f36:	f7ff bf0e 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8007f3a:	bf00      	nop
 8007f3c:	20000704 	.word	0x20000704

08007f40 <__malloc_unlock>:
 8007f40:	4801      	ldr	r0, [pc, #4]	; (8007f48 <__malloc_unlock+0x8>)
 8007f42:	f7ff bf09 	b.w	8007d58 <__retarget_lock_release_recursive>
 8007f46:	bf00      	nop
 8007f48:	20000704 	.word	0x20000704

08007f4c <__ssputs_r>:
 8007f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f50:	688e      	ldr	r6, [r1, #8]
 8007f52:	461f      	mov	r7, r3
 8007f54:	42be      	cmp	r6, r7
 8007f56:	680b      	ldr	r3, [r1, #0]
 8007f58:	4682      	mov	sl, r0
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	4690      	mov	r8, r2
 8007f5e:	d82c      	bhi.n	8007fba <__ssputs_r+0x6e>
 8007f60:	898a      	ldrh	r2, [r1, #12]
 8007f62:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f66:	d026      	beq.n	8007fb6 <__ssputs_r+0x6a>
 8007f68:	6965      	ldr	r5, [r4, #20]
 8007f6a:	6909      	ldr	r1, [r1, #16]
 8007f6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f70:	eba3 0901 	sub.w	r9, r3, r1
 8007f74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f78:	1c7b      	adds	r3, r7, #1
 8007f7a:	444b      	add	r3, r9
 8007f7c:	106d      	asrs	r5, r5, #1
 8007f7e:	429d      	cmp	r5, r3
 8007f80:	bf38      	it	cc
 8007f82:	461d      	movcc	r5, r3
 8007f84:	0553      	lsls	r3, r2, #21
 8007f86:	d527      	bpl.n	8007fd8 <__ssputs_r+0x8c>
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7ff ff53 	bl	8007e34 <_malloc_r>
 8007f8e:	4606      	mov	r6, r0
 8007f90:	b360      	cbz	r0, 8007fec <__ssputs_r+0xa0>
 8007f92:	6921      	ldr	r1, [r4, #16]
 8007f94:	464a      	mov	r2, r9
 8007f96:	f000 fd61 	bl	8008a5c <memcpy>
 8007f9a:	89a3      	ldrh	r3, [r4, #12]
 8007f9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fa4:	81a3      	strh	r3, [r4, #12]
 8007fa6:	6126      	str	r6, [r4, #16]
 8007fa8:	6165      	str	r5, [r4, #20]
 8007faa:	444e      	add	r6, r9
 8007fac:	eba5 0509 	sub.w	r5, r5, r9
 8007fb0:	6026      	str	r6, [r4, #0]
 8007fb2:	60a5      	str	r5, [r4, #8]
 8007fb4:	463e      	mov	r6, r7
 8007fb6:	42be      	cmp	r6, r7
 8007fb8:	d900      	bls.n	8007fbc <__ssputs_r+0x70>
 8007fba:	463e      	mov	r6, r7
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	4632      	mov	r2, r6
 8007fc0:	4641      	mov	r1, r8
 8007fc2:	f000 fcff 	bl	80089c4 <memmove>
 8007fc6:	68a3      	ldr	r3, [r4, #8]
 8007fc8:	1b9b      	subs	r3, r3, r6
 8007fca:	60a3      	str	r3, [r4, #8]
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	4433      	add	r3, r6
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd8:	462a      	mov	r2, r5
 8007fda:	f000 fd4d 	bl	8008a78 <_realloc_r>
 8007fde:	4606      	mov	r6, r0
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d1e0      	bne.n	8007fa6 <__ssputs_r+0x5a>
 8007fe4:	6921      	ldr	r1, [r4, #16]
 8007fe6:	4650      	mov	r0, sl
 8007fe8:	f7ff feb8 	bl	8007d5c <_free_r>
 8007fec:	230c      	movs	r3, #12
 8007fee:	f8ca 3000 	str.w	r3, [sl]
 8007ff2:	89a3      	ldrh	r3, [r4, #12]
 8007ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ff8:	81a3      	strh	r3, [r4, #12]
 8007ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffe:	e7e9      	b.n	8007fd4 <__ssputs_r+0x88>

08008000 <_svfiprintf_r>:
 8008000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008004:	4698      	mov	r8, r3
 8008006:	898b      	ldrh	r3, [r1, #12]
 8008008:	061b      	lsls	r3, r3, #24
 800800a:	b09d      	sub	sp, #116	; 0x74
 800800c:	4607      	mov	r7, r0
 800800e:	460d      	mov	r5, r1
 8008010:	4614      	mov	r4, r2
 8008012:	d50e      	bpl.n	8008032 <_svfiprintf_r+0x32>
 8008014:	690b      	ldr	r3, [r1, #16]
 8008016:	b963      	cbnz	r3, 8008032 <_svfiprintf_r+0x32>
 8008018:	2140      	movs	r1, #64	; 0x40
 800801a:	f7ff ff0b 	bl	8007e34 <_malloc_r>
 800801e:	6028      	str	r0, [r5, #0]
 8008020:	6128      	str	r0, [r5, #16]
 8008022:	b920      	cbnz	r0, 800802e <_svfiprintf_r+0x2e>
 8008024:	230c      	movs	r3, #12
 8008026:	603b      	str	r3, [r7, #0]
 8008028:	f04f 30ff 	mov.w	r0, #4294967295
 800802c:	e0d0      	b.n	80081d0 <_svfiprintf_r+0x1d0>
 800802e:	2340      	movs	r3, #64	; 0x40
 8008030:	616b      	str	r3, [r5, #20]
 8008032:	2300      	movs	r3, #0
 8008034:	9309      	str	r3, [sp, #36]	; 0x24
 8008036:	2320      	movs	r3, #32
 8008038:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800803c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008040:	2330      	movs	r3, #48	; 0x30
 8008042:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80081e8 <_svfiprintf_r+0x1e8>
 8008046:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800804a:	f04f 0901 	mov.w	r9, #1
 800804e:	4623      	mov	r3, r4
 8008050:	469a      	mov	sl, r3
 8008052:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008056:	b10a      	cbz	r2, 800805c <_svfiprintf_r+0x5c>
 8008058:	2a25      	cmp	r2, #37	; 0x25
 800805a:	d1f9      	bne.n	8008050 <_svfiprintf_r+0x50>
 800805c:	ebba 0b04 	subs.w	fp, sl, r4
 8008060:	d00b      	beq.n	800807a <_svfiprintf_r+0x7a>
 8008062:	465b      	mov	r3, fp
 8008064:	4622      	mov	r2, r4
 8008066:	4629      	mov	r1, r5
 8008068:	4638      	mov	r0, r7
 800806a:	f7ff ff6f 	bl	8007f4c <__ssputs_r>
 800806e:	3001      	adds	r0, #1
 8008070:	f000 80a9 	beq.w	80081c6 <_svfiprintf_r+0x1c6>
 8008074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008076:	445a      	add	r2, fp
 8008078:	9209      	str	r2, [sp, #36]	; 0x24
 800807a:	f89a 3000 	ldrb.w	r3, [sl]
 800807e:	2b00      	cmp	r3, #0
 8008080:	f000 80a1 	beq.w	80081c6 <_svfiprintf_r+0x1c6>
 8008084:	2300      	movs	r3, #0
 8008086:	f04f 32ff 	mov.w	r2, #4294967295
 800808a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800808e:	f10a 0a01 	add.w	sl, sl, #1
 8008092:	9304      	str	r3, [sp, #16]
 8008094:	9307      	str	r3, [sp, #28]
 8008096:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800809a:	931a      	str	r3, [sp, #104]	; 0x68
 800809c:	4654      	mov	r4, sl
 800809e:	2205      	movs	r2, #5
 80080a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a4:	4850      	ldr	r0, [pc, #320]	; (80081e8 <_svfiprintf_r+0x1e8>)
 80080a6:	f7f8 f8ab 	bl	8000200 <memchr>
 80080aa:	9a04      	ldr	r2, [sp, #16]
 80080ac:	b9d8      	cbnz	r0, 80080e6 <_svfiprintf_r+0xe6>
 80080ae:	06d0      	lsls	r0, r2, #27
 80080b0:	bf44      	itt	mi
 80080b2:	2320      	movmi	r3, #32
 80080b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080b8:	0711      	lsls	r1, r2, #28
 80080ba:	bf44      	itt	mi
 80080bc:	232b      	movmi	r3, #43	; 0x2b
 80080be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080c2:	f89a 3000 	ldrb.w	r3, [sl]
 80080c6:	2b2a      	cmp	r3, #42	; 0x2a
 80080c8:	d015      	beq.n	80080f6 <_svfiprintf_r+0xf6>
 80080ca:	9a07      	ldr	r2, [sp, #28]
 80080cc:	4654      	mov	r4, sl
 80080ce:	2000      	movs	r0, #0
 80080d0:	f04f 0c0a 	mov.w	ip, #10
 80080d4:	4621      	mov	r1, r4
 80080d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080da:	3b30      	subs	r3, #48	; 0x30
 80080dc:	2b09      	cmp	r3, #9
 80080de:	d94d      	bls.n	800817c <_svfiprintf_r+0x17c>
 80080e0:	b1b0      	cbz	r0, 8008110 <_svfiprintf_r+0x110>
 80080e2:	9207      	str	r2, [sp, #28]
 80080e4:	e014      	b.n	8008110 <_svfiprintf_r+0x110>
 80080e6:	eba0 0308 	sub.w	r3, r0, r8
 80080ea:	fa09 f303 	lsl.w	r3, r9, r3
 80080ee:	4313      	orrs	r3, r2
 80080f0:	9304      	str	r3, [sp, #16]
 80080f2:	46a2      	mov	sl, r4
 80080f4:	e7d2      	b.n	800809c <_svfiprintf_r+0x9c>
 80080f6:	9b03      	ldr	r3, [sp, #12]
 80080f8:	1d19      	adds	r1, r3, #4
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	9103      	str	r1, [sp, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	bfbb      	ittet	lt
 8008102:	425b      	neglt	r3, r3
 8008104:	f042 0202 	orrlt.w	r2, r2, #2
 8008108:	9307      	strge	r3, [sp, #28]
 800810a:	9307      	strlt	r3, [sp, #28]
 800810c:	bfb8      	it	lt
 800810e:	9204      	strlt	r2, [sp, #16]
 8008110:	7823      	ldrb	r3, [r4, #0]
 8008112:	2b2e      	cmp	r3, #46	; 0x2e
 8008114:	d10c      	bne.n	8008130 <_svfiprintf_r+0x130>
 8008116:	7863      	ldrb	r3, [r4, #1]
 8008118:	2b2a      	cmp	r3, #42	; 0x2a
 800811a:	d134      	bne.n	8008186 <_svfiprintf_r+0x186>
 800811c:	9b03      	ldr	r3, [sp, #12]
 800811e:	1d1a      	adds	r2, r3, #4
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	9203      	str	r2, [sp, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	bfb8      	it	lt
 8008128:	f04f 33ff 	movlt.w	r3, #4294967295
 800812c:	3402      	adds	r4, #2
 800812e:	9305      	str	r3, [sp, #20]
 8008130:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80081f8 <_svfiprintf_r+0x1f8>
 8008134:	7821      	ldrb	r1, [r4, #0]
 8008136:	2203      	movs	r2, #3
 8008138:	4650      	mov	r0, sl
 800813a:	f7f8 f861 	bl	8000200 <memchr>
 800813e:	b138      	cbz	r0, 8008150 <_svfiprintf_r+0x150>
 8008140:	9b04      	ldr	r3, [sp, #16]
 8008142:	eba0 000a 	sub.w	r0, r0, sl
 8008146:	2240      	movs	r2, #64	; 0x40
 8008148:	4082      	lsls	r2, r0
 800814a:	4313      	orrs	r3, r2
 800814c:	3401      	adds	r4, #1
 800814e:	9304      	str	r3, [sp, #16]
 8008150:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008154:	4825      	ldr	r0, [pc, #148]	; (80081ec <_svfiprintf_r+0x1ec>)
 8008156:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800815a:	2206      	movs	r2, #6
 800815c:	f7f8 f850 	bl	8000200 <memchr>
 8008160:	2800      	cmp	r0, #0
 8008162:	d038      	beq.n	80081d6 <_svfiprintf_r+0x1d6>
 8008164:	4b22      	ldr	r3, [pc, #136]	; (80081f0 <_svfiprintf_r+0x1f0>)
 8008166:	bb1b      	cbnz	r3, 80081b0 <_svfiprintf_r+0x1b0>
 8008168:	9b03      	ldr	r3, [sp, #12]
 800816a:	3307      	adds	r3, #7
 800816c:	f023 0307 	bic.w	r3, r3, #7
 8008170:	3308      	adds	r3, #8
 8008172:	9303      	str	r3, [sp, #12]
 8008174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008176:	4433      	add	r3, r6
 8008178:	9309      	str	r3, [sp, #36]	; 0x24
 800817a:	e768      	b.n	800804e <_svfiprintf_r+0x4e>
 800817c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008180:	460c      	mov	r4, r1
 8008182:	2001      	movs	r0, #1
 8008184:	e7a6      	b.n	80080d4 <_svfiprintf_r+0xd4>
 8008186:	2300      	movs	r3, #0
 8008188:	3401      	adds	r4, #1
 800818a:	9305      	str	r3, [sp, #20]
 800818c:	4619      	mov	r1, r3
 800818e:	f04f 0c0a 	mov.w	ip, #10
 8008192:	4620      	mov	r0, r4
 8008194:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008198:	3a30      	subs	r2, #48	; 0x30
 800819a:	2a09      	cmp	r2, #9
 800819c:	d903      	bls.n	80081a6 <_svfiprintf_r+0x1a6>
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0c6      	beq.n	8008130 <_svfiprintf_r+0x130>
 80081a2:	9105      	str	r1, [sp, #20]
 80081a4:	e7c4      	b.n	8008130 <_svfiprintf_r+0x130>
 80081a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80081aa:	4604      	mov	r4, r0
 80081ac:	2301      	movs	r3, #1
 80081ae:	e7f0      	b.n	8008192 <_svfiprintf_r+0x192>
 80081b0:	ab03      	add	r3, sp, #12
 80081b2:	9300      	str	r3, [sp, #0]
 80081b4:	462a      	mov	r2, r5
 80081b6:	4b0f      	ldr	r3, [pc, #60]	; (80081f4 <_svfiprintf_r+0x1f4>)
 80081b8:	a904      	add	r1, sp, #16
 80081ba:	4638      	mov	r0, r7
 80081bc:	f3af 8000 	nop.w
 80081c0:	1c42      	adds	r2, r0, #1
 80081c2:	4606      	mov	r6, r0
 80081c4:	d1d6      	bne.n	8008174 <_svfiprintf_r+0x174>
 80081c6:	89ab      	ldrh	r3, [r5, #12]
 80081c8:	065b      	lsls	r3, r3, #25
 80081ca:	f53f af2d 	bmi.w	8008028 <_svfiprintf_r+0x28>
 80081ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081d0:	b01d      	add	sp, #116	; 0x74
 80081d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d6:	ab03      	add	r3, sp, #12
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	462a      	mov	r2, r5
 80081dc:	4b05      	ldr	r3, [pc, #20]	; (80081f4 <_svfiprintf_r+0x1f4>)
 80081de:	a904      	add	r1, sp, #16
 80081e0:	4638      	mov	r0, r7
 80081e2:	f000 f9bd 	bl	8008560 <_printf_i>
 80081e6:	e7eb      	b.n	80081c0 <_svfiprintf_r+0x1c0>
 80081e8:	08008c58 	.word	0x08008c58
 80081ec:	08008c62 	.word	0x08008c62
 80081f0:	00000000 	.word	0x00000000
 80081f4:	08007f4d 	.word	0x08007f4d
 80081f8:	08008c5e 	.word	0x08008c5e

080081fc <__sfputc_r>:
 80081fc:	6893      	ldr	r3, [r2, #8]
 80081fe:	3b01      	subs	r3, #1
 8008200:	2b00      	cmp	r3, #0
 8008202:	b410      	push	{r4}
 8008204:	6093      	str	r3, [r2, #8]
 8008206:	da08      	bge.n	800821a <__sfputc_r+0x1e>
 8008208:	6994      	ldr	r4, [r2, #24]
 800820a:	42a3      	cmp	r3, r4
 800820c:	db01      	blt.n	8008212 <__sfputc_r+0x16>
 800820e:	290a      	cmp	r1, #10
 8008210:	d103      	bne.n	800821a <__sfputc_r+0x1e>
 8008212:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008216:	f7ff bc90 	b.w	8007b3a <__swbuf_r>
 800821a:	6813      	ldr	r3, [r2, #0]
 800821c:	1c58      	adds	r0, r3, #1
 800821e:	6010      	str	r0, [r2, #0]
 8008220:	7019      	strb	r1, [r3, #0]
 8008222:	4608      	mov	r0, r1
 8008224:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008228:	4770      	bx	lr

0800822a <__sfputs_r>:
 800822a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822c:	4606      	mov	r6, r0
 800822e:	460f      	mov	r7, r1
 8008230:	4614      	mov	r4, r2
 8008232:	18d5      	adds	r5, r2, r3
 8008234:	42ac      	cmp	r4, r5
 8008236:	d101      	bne.n	800823c <__sfputs_r+0x12>
 8008238:	2000      	movs	r0, #0
 800823a:	e007      	b.n	800824c <__sfputs_r+0x22>
 800823c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008240:	463a      	mov	r2, r7
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff ffda 	bl	80081fc <__sfputc_r>
 8008248:	1c43      	adds	r3, r0, #1
 800824a:	d1f3      	bne.n	8008234 <__sfputs_r+0xa>
 800824c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008250 <_vfiprintf_r>:
 8008250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008254:	460d      	mov	r5, r1
 8008256:	b09d      	sub	sp, #116	; 0x74
 8008258:	4614      	mov	r4, r2
 800825a:	4698      	mov	r8, r3
 800825c:	4606      	mov	r6, r0
 800825e:	b118      	cbz	r0, 8008268 <_vfiprintf_r+0x18>
 8008260:	6a03      	ldr	r3, [r0, #32]
 8008262:	b90b      	cbnz	r3, 8008268 <_vfiprintf_r+0x18>
 8008264:	f7ff fb2e 	bl	80078c4 <__sinit>
 8008268:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800826a:	07d9      	lsls	r1, r3, #31
 800826c:	d405      	bmi.n	800827a <_vfiprintf_r+0x2a>
 800826e:	89ab      	ldrh	r3, [r5, #12]
 8008270:	059a      	lsls	r2, r3, #22
 8008272:	d402      	bmi.n	800827a <_vfiprintf_r+0x2a>
 8008274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008276:	f7ff fd6e 	bl	8007d56 <__retarget_lock_acquire_recursive>
 800827a:	89ab      	ldrh	r3, [r5, #12]
 800827c:	071b      	lsls	r3, r3, #28
 800827e:	d501      	bpl.n	8008284 <_vfiprintf_r+0x34>
 8008280:	692b      	ldr	r3, [r5, #16]
 8008282:	b99b      	cbnz	r3, 80082ac <_vfiprintf_r+0x5c>
 8008284:	4629      	mov	r1, r5
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff fc94 	bl	8007bb4 <__swsetup_r>
 800828c:	b170      	cbz	r0, 80082ac <_vfiprintf_r+0x5c>
 800828e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008290:	07dc      	lsls	r4, r3, #31
 8008292:	d504      	bpl.n	800829e <_vfiprintf_r+0x4e>
 8008294:	f04f 30ff 	mov.w	r0, #4294967295
 8008298:	b01d      	add	sp, #116	; 0x74
 800829a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829e:	89ab      	ldrh	r3, [r5, #12]
 80082a0:	0598      	lsls	r0, r3, #22
 80082a2:	d4f7      	bmi.n	8008294 <_vfiprintf_r+0x44>
 80082a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082a6:	f7ff fd57 	bl	8007d58 <__retarget_lock_release_recursive>
 80082aa:	e7f3      	b.n	8008294 <_vfiprintf_r+0x44>
 80082ac:	2300      	movs	r3, #0
 80082ae:	9309      	str	r3, [sp, #36]	; 0x24
 80082b0:	2320      	movs	r3, #32
 80082b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80082ba:	2330      	movs	r3, #48	; 0x30
 80082bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008470 <_vfiprintf_r+0x220>
 80082c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082c4:	f04f 0901 	mov.w	r9, #1
 80082c8:	4623      	mov	r3, r4
 80082ca:	469a      	mov	sl, r3
 80082cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082d0:	b10a      	cbz	r2, 80082d6 <_vfiprintf_r+0x86>
 80082d2:	2a25      	cmp	r2, #37	; 0x25
 80082d4:	d1f9      	bne.n	80082ca <_vfiprintf_r+0x7a>
 80082d6:	ebba 0b04 	subs.w	fp, sl, r4
 80082da:	d00b      	beq.n	80082f4 <_vfiprintf_r+0xa4>
 80082dc:	465b      	mov	r3, fp
 80082de:	4622      	mov	r2, r4
 80082e0:	4629      	mov	r1, r5
 80082e2:	4630      	mov	r0, r6
 80082e4:	f7ff ffa1 	bl	800822a <__sfputs_r>
 80082e8:	3001      	adds	r0, #1
 80082ea:	f000 80a9 	beq.w	8008440 <_vfiprintf_r+0x1f0>
 80082ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f0:	445a      	add	r2, fp
 80082f2:	9209      	str	r2, [sp, #36]	; 0x24
 80082f4:	f89a 3000 	ldrb.w	r3, [sl]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f000 80a1 	beq.w	8008440 <_vfiprintf_r+0x1f0>
 80082fe:	2300      	movs	r3, #0
 8008300:	f04f 32ff 	mov.w	r2, #4294967295
 8008304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008308:	f10a 0a01 	add.w	sl, sl, #1
 800830c:	9304      	str	r3, [sp, #16]
 800830e:	9307      	str	r3, [sp, #28]
 8008310:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008314:	931a      	str	r3, [sp, #104]	; 0x68
 8008316:	4654      	mov	r4, sl
 8008318:	2205      	movs	r2, #5
 800831a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800831e:	4854      	ldr	r0, [pc, #336]	; (8008470 <_vfiprintf_r+0x220>)
 8008320:	f7f7 ff6e 	bl	8000200 <memchr>
 8008324:	9a04      	ldr	r2, [sp, #16]
 8008326:	b9d8      	cbnz	r0, 8008360 <_vfiprintf_r+0x110>
 8008328:	06d1      	lsls	r1, r2, #27
 800832a:	bf44      	itt	mi
 800832c:	2320      	movmi	r3, #32
 800832e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008332:	0713      	lsls	r3, r2, #28
 8008334:	bf44      	itt	mi
 8008336:	232b      	movmi	r3, #43	; 0x2b
 8008338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800833c:	f89a 3000 	ldrb.w	r3, [sl]
 8008340:	2b2a      	cmp	r3, #42	; 0x2a
 8008342:	d015      	beq.n	8008370 <_vfiprintf_r+0x120>
 8008344:	9a07      	ldr	r2, [sp, #28]
 8008346:	4654      	mov	r4, sl
 8008348:	2000      	movs	r0, #0
 800834a:	f04f 0c0a 	mov.w	ip, #10
 800834e:	4621      	mov	r1, r4
 8008350:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008354:	3b30      	subs	r3, #48	; 0x30
 8008356:	2b09      	cmp	r3, #9
 8008358:	d94d      	bls.n	80083f6 <_vfiprintf_r+0x1a6>
 800835a:	b1b0      	cbz	r0, 800838a <_vfiprintf_r+0x13a>
 800835c:	9207      	str	r2, [sp, #28]
 800835e:	e014      	b.n	800838a <_vfiprintf_r+0x13a>
 8008360:	eba0 0308 	sub.w	r3, r0, r8
 8008364:	fa09 f303 	lsl.w	r3, r9, r3
 8008368:	4313      	orrs	r3, r2
 800836a:	9304      	str	r3, [sp, #16]
 800836c:	46a2      	mov	sl, r4
 800836e:	e7d2      	b.n	8008316 <_vfiprintf_r+0xc6>
 8008370:	9b03      	ldr	r3, [sp, #12]
 8008372:	1d19      	adds	r1, r3, #4
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	9103      	str	r1, [sp, #12]
 8008378:	2b00      	cmp	r3, #0
 800837a:	bfbb      	ittet	lt
 800837c:	425b      	neglt	r3, r3
 800837e:	f042 0202 	orrlt.w	r2, r2, #2
 8008382:	9307      	strge	r3, [sp, #28]
 8008384:	9307      	strlt	r3, [sp, #28]
 8008386:	bfb8      	it	lt
 8008388:	9204      	strlt	r2, [sp, #16]
 800838a:	7823      	ldrb	r3, [r4, #0]
 800838c:	2b2e      	cmp	r3, #46	; 0x2e
 800838e:	d10c      	bne.n	80083aa <_vfiprintf_r+0x15a>
 8008390:	7863      	ldrb	r3, [r4, #1]
 8008392:	2b2a      	cmp	r3, #42	; 0x2a
 8008394:	d134      	bne.n	8008400 <_vfiprintf_r+0x1b0>
 8008396:	9b03      	ldr	r3, [sp, #12]
 8008398:	1d1a      	adds	r2, r3, #4
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	9203      	str	r2, [sp, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	bfb8      	it	lt
 80083a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80083a6:	3402      	adds	r4, #2
 80083a8:	9305      	str	r3, [sp, #20]
 80083aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008480 <_vfiprintf_r+0x230>
 80083ae:	7821      	ldrb	r1, [r4, #0]
 80083b0:	2203      	movs	r2, #3
 80083b2:	4650      	mov	r0, sl
 80083b4:	f7f7 ff24 	bl	8000200 <memchr>
 80083b8:	b138      	cbz	r0, 80083ca <_vfiprintf_r+0x17a>
 80083ba:	9b04      	ldr	r3, [sp, #16]
 80083bc:	eba0 000a 	sub.w	r0, r0, sl
 80083c0:	2240      	movs	r2, #64	; 0x40
 80083c2:	4082      	lsls	r2, r0
 80083c4:	4313      	orrs	r3, r2
 80083c6:	3401      	adds	r4, #1
 80083c8:	9304      	str	r3, [sp, #16]
 80083ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ce:	4829      	ldr	r0, [pc, #164]	; (8008474 <_vfiprintf_r+0x224>)
 80083d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083d4:	2206      	movs	r2, #6
 80083d6:	f7f7 ff13 	bl	8000200 <memchr>
 80083da:	2800      	cmp	r0, #0
 80083dc:	d03f      	beq.n	800845e <_vfiprintf_r+0x20e>
 80083de:	4b26      	ldr	r3, [pc, #152]	; (8008478 <_vfiprintf_r+0x228>)
 80083e0:	bb1b      	cbnz	r3, 800842a <_vfiprintf_r+0x1da>
 80083e2:	9b03      	ldr	r3, [sp, #12]
 80083e4:	3307      	adds	r3, #7
 80083e6:	f023 0307 	bic.w	r3, r3, #7
 80083ea:	3308      	adds	r3, #8
 80083ec:	9303      	str	r3, [sp, #12]
 80083ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f0:	443b      	add	r3, r7
 80083f2:	9309      	str	r3, [sp, #36]	; 0x24
 80083f4:	e768      	b.n	80082c8 <_vfiprintf_r+0x78>
 80083f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80083fa:	460c      	mov	r4, r1
 80083fc:	2001      	movs	r0, #1
 80083fe:	e7a6      	b.n	800834e <_vfiprintf_r+0xfe>
 8008400:	2300      	movs	r3, #0
 8008402:	3401      	adds	r4, #1
 8008404:	9305      	str	r3, [sp, #20]
 8008406:	4619      	mov	r1, r3
 8008408:	f04f 0c0a 	mov.w	ip, #10
 800840c:	4620      	mov	r0, r4
 800840e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008412:	3a30      	subs	r2, #48	; 0x30
 8008414:	2a09      	cmp	r2, #9
 8008416:	d903      	bls.n	8008420 <_vfiprintf_r+0x1d0>
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0c6      	beq.n	80083aa <_vfiprintf_r+0x15a>
 800841c:	9105      	str	r1, [sp, #20]
 800841e:	e7c4      	b.n	80083aa <_vfiprintf_r+0x15a>
 8008420:	fb0c 2101 	mla	r1, ip, r1, r2
 8008424:	4604      	mov	r4, r0
 8008426:	2301      	movs	r3, #1
 8008428:	e7f0      	b.n	800840c <_vfiprintf_r+0x1bc>
 800842a:	ab03      	add	r3, sp, #12
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	462a      	mov	r2, r5
 8008430:	4b12      	ldr	r3, [pc, #72]	; (800847c <_vfiprintf_r+0x22c>)
 8008432:	a904      	add	r1, sp, #16
 8008434:	4630      	mov	r0, r6
 8008436:	f3af 8000 	nop.w
 800843a:	4607      	mov	r7, r0
 800843c:	1c78      	adds	r0, r7, #1
 800843e:	d1d6      	bne.n	80083ee <_vfiprintf_r+0x19e>
 8008440:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008442:	07d9      	lsls	r1, r3, #31
 8008444:	d405      	bmi.n	8008452 <_vfiprintf_r+0x202>
 8008446:	89ab      	ldrh	r3, [r5, #12]
 8008448:	059a      	lsls	r2, r3, #22
 800844a:	d402      	bmi.n	8008452 <_vfiprintf_r+0x202>
 800844c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800844e:	f7ff fc83 	bl	8007d58 <__retarget_lock_release_recursive>
 8008452:	89ab      	ldrh	r3, [r5, #12]
 8008454:	065b      	lsls	r3, r3, #25
 8008456:	f53f af1d 	bmi.w	8008294 <_vfiprintf_r+0x44>
 800845a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800845c:	e71c      	b.n	8008298 <_vfiprintf_r+0x48>
 800845e:	ab03      	add	r3, sp, #12
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	462a      	mov	r2, r5
 8008464:	4b05      	ldr	r3, [pc, #20]	; (800847c <_vfiprintf_r+0x22c>)
 8008466:	a904      	add	r1, sp, #16
 8008468:	4630      	mov	r0, r6
 800846a:	f000 f879 	bl	8008560 <_printf_i>
 800846e:	e7e4      	b.n	800843a <_vfiprintf_r+0x1ea>
 8008470:	08008c58 	.word	0x08008c58
 8008474:	08008c62 	.word	0x08008c62
 8008478:	00000000 	.word	0x00000000
 800847c:	0800822b 	.word	0x0800822b
 8008480:	08008c5e 	.word	0x08008c5e

08008484 <_printf_common>:
 8008484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008488:	4616      	mov	r6, r2
 800848a:	4699      	mov	r9, r3
 800848c:	688a      	ldr	r2, [r1, #8]
 800848e:	690b      	ldr	r3, [r1, #16]
 8008490:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008494:	4293      	cmp	r3, r2
 8008496:	bfb8      	it	lt
 8008498:	4613      	movlt	r3, r2
 800849a:	6033      	str	r3, [r6, #0]
 800849c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80084a0:	4607      	mov	r7, r0
 80084a2:	460c      	mov	r4, r1
 80084a4:	b10a      	cbz	r2, 80084aa <_printf_common+0x26>
 80084a6:	3301      	adds	r3, #1
 80084a8:	6033      	str	r3, [r6, #0]
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	0699      	lsls	r1, r3, #26
 80084ae:	bf42      	ittt	mi
 80084b0:	6833      	ldrmi	r3, [r6, #0]
 80084b2:	3302      	addmi	r3, #2
 80084b4:	6033      	strmi	r3, [r6, #0]
 80084b6:	6825      	ldr	r5, [r4, #0]
 80084b8:	f015 0506 	ands.w	r5, r5, #6
 80084bc:	d106      	bne.n	80084cc <_printf_common+0x48>
 80084be:	f104 0a19 	add.w	sl, r4, #25
 80084c2:	68e3      	ldr	r3, [r4, #12]
 80084c4:	6832      	ldr	r2, [r6, #0]
 80084c6:	1a9b      	subs	r3, r3, r2
 80084c8:	42ab      	cmp	r3, r5
 80084ca:	dc26      	bgt.n	800851a <_printf_common+0x96>
 80084cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084d0:	1e13      	subs	r3, r2, #0
 80084d2:	6822      	ldr	r2, [r4, #0]
 80084d4:	bf18      	it	ne
 80084d6:	2301      	movne	r3, #1
 80084d8:	0692      	lsls	r2, r2, #26
 80084da:	d42b      	bmi.n	8008534 <_printf_common+0xb0>
 80084dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084e0:	4649      	mov	r1, r9
 80084e2:	4638      	mov	r0, r7
 80084e4:	47c0      	blx	r8
 80084e6:	3001      	adds	r0, #1
 80084e8:	d01e      	beq.n	8008528 <_printf_common+0xa4>
 80084ea:	6823      	ldr	r3, [r4, #0]
 80084ec:	6922      	ldr	r2, [r4, #16]
 80084ee:	f003 0306 	and.w	r3, r3, #6
 80084f2:	2b04      	cmp	r3, #4
 80084f4:	bf02      	ittt	eq
 80084f6:	68e5      	ldreq	r5, [r4, #12]
 80084f8:	6833      	ldreq	r3, [r6, #0]
 80084fa:	1aed      	subeq	r5, r5, r3
 80084fc:	68a3      	ldr	r3, [r4, #8]
 80084fe:	bf0c      	ite	eq
 8008500:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008504:	2500      	movne	r5, #0
 8008506:	4293      	cmp	r3, r2
 8008508:	bfc4      	itt	gt
 800850a:	1a9b      	subgt	r3, r3, r2
 800850c:	18ed      	addgt	r5, r5, r3
 800850e:	2600      	movs	r6, #0
 8008510:	341a      	adds	r4, #26
 8008512:	42b5      	cmp	r5, r6
 8008514:	d11a      	bne.n	800854c <_printf_common+0xc8>
 8008516:	2000      	movs	r0, #0
 8008518:	e008      	b.n	800852c <_printf_common+0xa8>
 800851a:	2301      	movs	r3, #1
 800851c:	4652      	mov	r2, sl
 800851e:	4649      	mov	r1, r9
 8008520:	4638      	mov	r0, r7
 8008522:	47c0      	blx	r8
 8008524:	3001      	adds	r0, #1
 8008526:	d103      	bne.n	8008530 <_printf_common+0xac>
 8008528:	f04f 30ff 	mov.w	r0, #4294967295
 800852c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008530:	3501      	adds	r5, #1
 8008532:	e7c6      	b.n	80084c2 <_printf_common+0x3e>
 8008534:	18e1      	adds	r1, r4, r3
 8008536:	1c5a      	adds	r2, r3, #1
 8008538:	2030      	movs	r0, #48	; 0x30
 800853a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800853e:	4422      	add	r2, r4
 8008540:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008544:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008548:	3302      	adds	r3, #2
 800854a:	e7c7      	b.n	80084dc <_printf_common+0x58>
 800854c:	2301      	movs	r3, #1
 800854e:	4622      	mov	r2, r4
 8008550:	4649      	mov	r1, r9
 8008552:	4638      	mov	r0, r7
 8008554:	47c0      	blx	r8
 8008556:	3001      	adds	r0, #1
 8008558:	d0e6      	beq.n	8008528 <_printf_common+0xa4>
 800855a:	3601      	adds	r6, #1
 800855c:	e7d9      	b.n	8008512 <_printf_common+0x8e>
	...

08008560 <_printf_i>:
 8008560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008564:	7e0f      	ldrb	r7, [r1, #24]
 8008566:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008568:	2f78      	cmp	r7, #120	; 0x78
 800856a:	4691      	mov	r9, r2
 800856c:	4680      	mov	r8, r0
 800856e:	460c      	mov	r4, r1
 8008570:	469a      	mov	sl, r3
 8008572:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008576:	d807      	bhi.n	8008588 <_printf_i+0x28>
 8008578:	2f62      	cmp	r7, #98	; 0x62
 800857a:	d80a      	bhi.n	8008592 <_printf_i+0x32>
 800857c:	2f00      	cmp	r7, #0
 800857e:	f000 80d4 	beq.w	800872a <_printf_i+0x1ca>
 8008582:	2f58      	cmp	r7, #88	; 0x58
 8008584:	f000 80c0 	beq.w	8008708 <_printf_i+0x1a8>
 8008588:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800858c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008590:	e03a      	b.n	8008608 <_printf_i+0xa8>
 8008592:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008596:	2b15      	cmp	r3, #21
 8008598:	d8f6      	bhi.n	8008588 <_printf_i+0x28>
 800859a:	a101      	add	r1, pc, #4	; (adr r1, 80085a0 <_printf_i+0x40>)
 800859c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085a0:	080085f9 	.word	0x080085f9
 80085a4:	0800860d 	.word	0x0800860d
 80085a8:	08008589 	.word	0x08008589
 80085ac:	08008589 	.word	0x08008589
 80085b0:	08008589 	.word	0x08008589
 80085b4:	08008589 	.word	0x08008589
 80085b8:	0800860d 	.word	0x0800860d
 80085bc:	08008589 	.word	0x08008589
 80085c0:	08008589 	.word	0x08008589
 80085c4:	08008589 	.word	0x08008589
 80085c8:	08008589 	.word	0x08008589
 80085cc:	08008711 	.word	0x08008711
 80085d0:	08008639 	.word	0x08008639
 80085d4:	080086cb 	.word	0x080086cb
 80085d8:	08008589 	.word	0x08008589
 80085dc:	08008589 	.word	0x08008589
 80085e0:	08008733 	.word	0x08008733
 80085e4:	08008589 	.word	0x08008589
 80085e8:	08008639 	.word	0x08008639
 80085ec:	08008589 	.word	0x08008589
 80085f0:	08008589 	.word	0x08008589
 80085f4:	080086d3 	.word	0x080086d3
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	1d1a      	adds	r2, r3, #4
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	602a      	str	r2, [r5, #0]
 8008600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008604:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008608:	2301      	movs	r3, #1
 800860a:	e09f      	b.n	800874c <_printf_i+0x1ec>
 800860c:	6820      	ldr	r0, [r4, #0]
 800860e:	682b      	ldr	r3, [r5, #0]
 8008610:	0607      	lsls	r7, r0, #24
 8008612:	f103 0104 	add.w	r1, r3, #4
 8008616:	6029      	str	r1, [r5, #0]
 8008618:	d501      	bpl.n	800861e <_printf_i+0xbe>
 800861a:	681e      	ldr	r6, [r3, #0]
 800861c:	e003      	b.n	8008626 <_printf_i+0xc6>
 800861e:	0646      	lsls	r6, r0, #25
 8008620:	d5fb      	bpl.n	800861a <_printf_i+0xba>
 8008622:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008626:	2e00      	cmp	r6, #0
 8008628:	da03      	bge.n	8008632 <_printf_i+0xd2>
 800862a:	232d      	movs	r3, #45	; 0x2d
 800862c:	4276      	negs	r6, r6
 800862e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008632:	485a      	ldr	r0, [pc, #360]	; (800879c <_printf_i+0x23c>)
 8008634:	230a      	movs	r3, #10
 8008636:	e012      	b.n	800865e <_printf_i+0xfe>
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	6820      	ldr	r0, [r4, #0]
 800863c:	1d19      	adds	r1, r3, #4
 800863e:	6029      	str	r1, [r5, #0]
 8008640:	0605      	lsls	r5, r0, #24
 8008642:	d501      	bpl.n	8008648 <_printf_i+0xe8>
 8008644:	681e      	ldr	r6, [r3, #0]
 8008646:	e002      	b.n	800864e <_printf_i+0xee>
 8008648:	0641      	lsls	r1, r0, #25
 800864a:	d5fb      	bpl.n	8008644 <_printf_i+0xe4>
 800864c:	881e      	ldrh	r6, [r3, #0]
 800864e:	4853      	ldr	r0, [pc, #332]	; (800879c <_printf_i+0x23c>)
 8008650:	2f6f      	cmp	r7, #111	; 0x6f
 8008652:	bf0c      	ite	eq
 8008654:	2308      	moveq	r3, #8
 8008656:	230a      	movne	r3, #10
 8008658:	2100      	movs	r1, #0
 800865a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800865e:	6865      	ldr	r5, [r4, #4]
 8008660:	60a5      	str	r5, [r4, #8]
 8008662:	2d00      	cmp	r5, #0
 8008664:	bfa2      	ittt	ge
 8008666:	6821      	ldrge	r1, [r4, #0]
 8008668:	f021 0104 	bicge.w	r1, r1, #4
 800866c:	6021      	strge	r1, [r4, #0]
 800866e:	b90e      	cbnz	r6, 8008674 <_printf_i+0x114>
 8008670:	2d00      	cmp	r5, #0
 8008672:	d04b      	beq.n	800870c <_printf_i+0x1ac>
 8008674:	4615      	mov	r5, r2
 8008676:	fbb6 f1f3 	udiv	r1, r6, r3
 800867a:	fb03 6711 	mls	r7, r3, r1, r6
 800867e:	5dc7      	ldrb	r7, [r0, r7]
 8008680:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008684:	4637      	mov	r7, r6
 8008686:	42bb      	cmp	r3, r7
 8008688:	460e      	mov	r6, r1
 800868a:	d9f4      	bls.n	8008676 <_printf_i+0x116>
 800868c:	2b08      	cmp	r3, #8
 800868e:	d10b      	bne.n	80086a8 <_printf_i+0x148>
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	07de      	lsls	r6, r3, #31
 8008694:	d508      	bpl.n	80086a8 <_printf_i+0x148>
 8008696:	6923      	ldr	r3, [r4, #16]
 8008698:	6861      	ldr	r1, [r4, #4]
 800869a:	4299      	cmp	r1, r3
 800869c:	bfde      	ittt	le
 800869e:	2330      	movle	r3, #48	; 0x30
 80086a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80086a8:	1b52      	subs	r2, r2, r5
 80086aa:	6122      	str	r2, [r4, #16]
 80086ac:	f8cd a000 	str.w	sl, [sp]
 80086b0:	464b      	mov	r3, r9
 80086b2:	aa03      	add	r2, sp, #12
 80086b4:	4621      	mov	r1, r4
 80086b6:	4640      	mov	r0, r8
 80086b8:	f7ff fee4 	bl	8008484 <_printf_common>
 80086bc:	3001      	adds	r0, #1
 80086be:	d14a      	bne.n	8008756 <_printf_i+0x1f6>
 80086c0:	f04f 30ff 	mov.w	r0, #4294967295
 80086c4:	b004      	add	sp, #16
 80086c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	f043 0320 	orr.w	r3, r3, #32
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	4833      	ldr	r0, [pc, #204]	; (80087a0 <_printf_i+0x240>)
 80086d4:	2778      	movs	r7, #120	; 0x78
 80086d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80086da:	6823      	ldr	r3, [r4, #0]
 80086dc:	6829      	ldr	r1, [r5, #0]
 80086de:	061f      	lsls	r7, r3, #24
 80086e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80086e4:	d402      	bmi.n	80086ec <_printf_i+0x18c>
 80086e6:	065f      	lsls	r7, r3, #25
 80086e8:	bf48      	it	mi
 80086ea:	b2b6      	uxthmi	r6, r6
 80086ec:	07df      	lsls	r7, r3, #31
 80086ee:	bf48      	it	mi
 80086f0:	f043 0320 	orrmi.w	r3, r3, #32
 80086f4:	6029      	str	r1, [r5, #0]
 80086f6:	bf48      	it	mi
 80086f8:	6023      	strmi	r3, [r4, #0]
 80086fa:	b91e      	cbnz	r6, 8008704 <_printf_i+0x1a4>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	f023 0320 	bic.w	r3, r3, #32
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	2310      	movs	r3, #16
 8008706:	e7a7      	b.n	8008658 <_printf_i+0xf8>
 8008708:	4824      	ldr	r0, [pc, #144]	; (800879c <_printf_i+0x23c>)
 800870a:	e7e4      	b.n	80086d6 <_printf_i+0x176>
 800870c:	4615      	mov	r5, r2
 800870e:	e7bd      	b.n	800868c <_printf_i+0x12c>
 8008710:	682b      	ldr	r3, [r5, #0]
 8008712:	6826      	ldr	r6, [r4, #0]
 8008714:	6961      	ldr	r1, [r4, #20]
 8008716:	1d18      	adds	r0, r3, #4
 8008718:	6028      	str	r0, [r5, #0]
 800871a:	0635      	lsls	r5, r6, #24
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	d501      	bpl.n	8008724 <_printf_i+0x1c4>
 8008720:	6019      	str	r1, [r3, #0]
 8008722:	e002      	b.n	800872a <_printf_i+0x1ca>
 8008724:	0670      	lsls	r0, r6, #25
 8008726:	d5fb      	bpl.n	8008720 <_printf_i+0x1c0>
 8008728:	8019      	strh	r1, [r3, #0]
 800872a:	2300      	movs	r3, #0
 800872c:	6123      	str	r3, [r4, #16]
 800872e:	4615      	mov	r5, r2
 8008730:	e7bc      	b.n	80086ac <_printf_i+0x14c>
 8008732:	682b      	ldr	r3, [r5, #0]
 8008734:	1d1a      	adds	r2, r3, #4
 8008736:	602a      	str	r2, [r5, #0]
 8008738:	681d      	ldr	r5, [r3, #0]
 800873a:	6862      	ldr	r2, [r4, #4]
 800873c:	2100      	movs	r1, #0
 800873e:	4628      	mov	r0, r5
 8008740:	f7f7 fd5e 	bl	8000200 <memchr>
 8008744:	b108      	cbz	r0, 800874a <_printf_i+0x1ea>
 8008746:	1b40      	subs	r0, r0, r5
 8008748:	6060      	str	r0, [r4, #4]
 800874a:	6863      	ldr	r3, [r4, #4]
 800874c:	6123      	str	r3, [r4, #16]
 800874e:	2300      	movs	r3, #0
 8008750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008754:	e7aa      	b.n	80086ac <_printf_i+0x14c>
 8008756:	6923      	ldr	r3, [r4, #16]
 8008758:	462a      	mov	r2, r5
 800875a:	4649      	mov	r1, r9
 800875c:	4640      	mov	r0, r8
 800875e:	47d0      	blx	sl
 8008760:	3001      	adds	r0, #1
 8008762:	d0ad      	beq.n	80086c0 <_printf_i+0x160>
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	079b      	lsls	r3, r3, #30
 8008768:	d413      	bmi.n	8008792 <_printf_i+0x232>
 800876a:	68e0      	ldr	r0, [r4, #12]
 800876c:	9b03      	ldr	r3, [sp, #12]
 800876e:	4298      	cmp	r0, r3
 8008770:	bfb8      	it	lt
 8008772:	4618      	movlt	r0, r3
 8008774:	e7a6      	b.n	80086c4 <_printf_i+0x164>
 8008776:	2301      	movs	r3, #1
 8008778:	4632      	mov	r2, r6
 800877a:	4649      	mov	r1, r9
 800877c:	4640      	mov	r0, r8
 800877e:	47d0      	blx	sl
 8008780:	3001      	adds	r0, #1
 8008782:	d09d      	beq.n	80086c0 <_printf_i+0x160>
 8008784:	3501      	adds	r5, #1
 8008786:	68e3      	ldr	r3, [r4, #12]
 8008788:	9903      	ldr	r1, [sp, #12]
 800878a:	1a5b      	subs	r3, r3, r1
 800878c:	42ab      	cmp	r3, r5
 800878e:	dcf2      	bgt.n	8008776 <_printf_i+0x216>
 8008790:	e7eb      	b.n	800876a <_printf_i+0x20a>
 8008792:	2500      	movs	r5, #0
 8008794:	f104 0619 	add.w	r6, r4, #25
 8008798:	e7f5      	b.n	8008786 <_printf_i+0x226>
 800879a:	bf00      	nop
 800879c:	08008c69 	.word	0x08008c69
 80087a0:	08008c7a 	.word	0x08008c7a

080087a4 <__sflush_r>:
 80087a4:	898a      	ldrh	r2, [r1, #12]
 80087a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087aa:	4605      	mov	r5, r0
 80087ac:	0710      	lsls	r0, r2, #28
 80087ae:	460c      	mov	r4, r1
 80087b0:	d458      	bmi.n	8008864 <__sflush_r+0xc0>
 80087b2:	684b      	ldr	r3, [r1, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	dc05      	bgt.n	80087c4 <__sflush_r+0x20>
 80087b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	dc02      	bgt.n	80087c4 <__sflush_r+0x20>
 80087be:	2000      	movs	r0, #0
 80087c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087c6:	2e00      	cmp	r6, #0
 80087c8:	d0f9      	beq.n	80087be <__sflush_r+0x1a>
 80087ca:	2300      	movs	r3, #0
 80087cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80087d0:	682f      	ldr	r7, [r5, #0]
 80087d2:	6a21      	ldr	r1, [r4, #32]
 80087d4:	602b      	str	r3, [r5, #0]
 80087d6:	d032      	beq.n	800883e <__sflush_r+0x9a>
 80087d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	075a      	lsls	r2, r3, #29
 80087de:	d505      	bpl.n	80087ec <__sflush_r+0x48>
 80087e0:	6863      	ldr	r3, [r4, #4]
 80087e2:	1ac0      	subs	r0, r0, r3
 80087e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087e6:	b10b      	cbz	r3, 80087ec <__sflush_r+0x48>
 80087e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087ea:	1ac0      	subs	r0, r0, r3
 80087ec:	2300      	movs	r3, #0
 80087ee:	4602      	mov	r2, r0
 80087f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087f2:	6a21      	ldr	r1, [r4, #32]
 80087f4:	4628      	mov	r0, r5
 80087f6:	47b0      	blx	r6
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	89a3      	ldrh	r3, [r4, #12]
 80087fc:	d106      	bne.n	800880c <__sflush_r+0x68>
 80087fe:	6829      	ldr	r1, [r5, #0]
 8008800:	291d      	cmp	r1, #29
 8008802:	d82b      	bhi.n	800885c <__sflush_r+0xb8>
 8008804:	4a29      	ldr	r2, [pc, #164]	; (80088ac <__sflush_r+0x108>)
 8008806:	410a      	asrs	r2, r1
 8008808:	07d6      	lsls	r6, r2, #31
 800880a:	d427      	bmi.n	800885c <__sflush_r+0xb8>
 800880c:	2200      	movs	r2, #0
 800880e:	6062      	str	r2, [r4, #4]
 8008810:	04d9      	lsls	r1, r3, #19
 8008812:	6922      	ldr	r2, [r4, #16]
 8008814:	6022      	str	r2, [r4, #0]
 8008816:	d504      	bpl.n	8008822 <__sflush_r+0x7e>
 8008818:	1c42      	adds	r2, r0, #1
 800881a:	d101      	bne.n	8008820 <__sflush_r+0x7c>
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	b903      	cbnz	r3, 8008822 <__sflush_r+0x7e>
 8008820:	6560      	str	r0, [r4, #84]	; 0x54
 8008822:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008824:	602f      	str	r7, [r5, #0]
 8008826:	2900      	cmp	r1, #0
 8008828:	d0c9      	beq.n	80087be <__sflush_r+0x1a>
 800882a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800882e:	4299      	cmp	r1, r3
 8008830:	d002      	beq.n	8008838 <__sflush_r+0x94>
 8008832:	4628      	mov	r0, r5
 8008834:	f7ff fa92 	bl	8007d5c <_free_r>
 8008838:	2000      	movs	r0, #0
 800883a:	6360      	str	r0, [r4, #52]	; 0x34
 800883c:	e7c0      	b.n	80087c0 <__sflush_r+0x1c>
 800883e:	2301      	movs	r3, #1
 8008840:	4628      	mov	r0, r5
 8008842:	47b0      	blx	r6
 8008844:	1c41      	adds	r1, r0, #1
 8008846:	d1c8      	bne.n	80087da <__sflush_r+0x36>
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d0c5      	beq.n	80087da <__sflush_r+0x36>
 800884e:	2b1d      	cmp	r3, #29
 8008850:	d001      	beq.n	8008856 <__sflush_r+0xb2>
 8008852:	2b16      	cmp	r3, #22
 8008854:	d101      	bne.n	800885a <__sflush_r+0xb6>
 8008856:	602f      	str	r7, [r5, #0]
 8008858:	e7b1      	b.n	80087be <__sflush_r+0x1a>
 800885a:	89a3      	ldrh	r3, [r4, #12]
 800885c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008860:	81a3      	strh	r3, [r4, #12]
 8008862:	e7ad      	b.n	80087c0 <__sflush_r+0x1c>
 8008864:	690f      	ldr	r7, [r1, #16]
 8008866:	2f00      	cmp	r7, #0
 8008868:	d0a9      	beq.n	80087be <__sflush_r+0x1a>
 800886a:	0793      	lsls	r3, r2, #30
 800886c:	680e      	ldr	r6, [r1, #0]
 800886e:	bf08      	it	eq
 8008870:	694b      	ldreq	r3, [r1, #20]
 8008872:	600f      	str	r7, [r1, #0]
 8008874:	bf18      	it	ne
 8008876:	2300      	movne	r3, #0
 8008878:	eba6 0807 	sub.w	r8, r6, r7
 800887c:	608b      	str	r3, [r1, #8]
 800887e:	f1b8 0f00 	cmp.w	r8, #0
 8008882:	dd9c      	ble.n	80087be <__sflush_r+0x1a>
 8008884:	6a21      	ldr	r1, [r4, #32]
 8008886:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008888:	4643      	mov	r3, r8
 800888a:	463a      	mov	r2, r7
 800888c:	4628      	mov	r0, r5
 800888e:	47b0      	blx	r6
 8008890:	2800      	cmp	r0, #0
 8008892:	dc06      	bgt.n	80088a2 <__sflush_r+0xfe>
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800889a:	81a3      	strh	r3, [r4, #12]
 800889c:	f04f 30ff 	mov.w	r0, #4294967295
 80088a0:	e78e      	b.n	80087c0 <__sflush_r+0x1c>
 80088a2:	4407      	add	r7, r0
 80088a4:	eba8 0800 	sub.w	r8, r8, r0
 80088a8:	e7e9      	b.n	800887e <__sflush_r+0xda>
 80088aa:	bf00      	nop
 80088ac:	dfbffffe 	.word	0xdfbffffe

080088b0 <_fflush_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	690b      	ldr	r3, [r1, #16]
 80088b4:	4605      	mov	r5, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	b913      	cbnz	r3, 80088c0 <_fflush_r+0x10>
 80088ba:	2500      	movs	r5, #0
 80088bc:	4628      	mov	r0, r5
 80088be:	bd38      	pop	{r3, r4, r5, pc}
 80088c0:	b118      	cbz	r0, 80088ca <_fflush_r+0x1a>
 80088c2:	6a03      	ldr	r3, [r0, #32]
 80088c4:	b90b      	cbnz	r3, 80088ca <_fflush_r+0x1a>
 80088c6:	f7fe fffd 	bl	80078c4 <__sinit>
 80088ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d0f3      	beq.n	80088ba <_fflush_r+0xa>
 80088d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088d4:	07d0      	lsls	r0, r2, #31
 80088d6:	d404      	bmi.n	80088e2 <_fflush_r+0x32>
 80088d8:	0599      	lsls	r1, r3, #22
 80088da:	d402      	bmi.n	80088e2 <_fflush_r+0x32>
 80088dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088de:	f7ff fa3a 	bl	8007d56 <__retarget_lock_acquire_recursive>
 80088e2:	4628      	mov	r0, r5
 80088e4:	4621      	mov	r1, r4
 80088e6:	f7ff ff5d 	bl	80087a4 <__sflush_r>
 80088ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088ec:	07da      	lsls	r2, r3, #31
 80088ee:	4605      	mov	r5, r0
 80088f0:	d4e4      	bmi.n	80088bc <_fflush_r+0xc>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	059b      	lsls	r3, r3, #22
 80088f6:	d4e1      	bmi.n	80088bc <_fflush_r+0xc>
 80088f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088fa:	f7ff fa2d 	bl	8007d58 <__retarget_lock_release_recursive>
 80088fe:	e7dd      	b.n	80088bc <_fflush_r+0xc>

08008900 <__swhatbuf_r>:
 8008900:	b570      	push	{r4, r5, r6, lr}
 8008902:	460c      	mov	r4, r1
 8008904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008908:	2900      	cmp	r1, #0
 800890a:	b096      	sub	sp, #88	; 0x58
 800890c:	4615      	mov	r5, r2
 800890e:	461e      	mov	r6, r3
 8008910:	da0d      	bge.n	800892e <__swhatbuf_r+0x2e>
 8008912:	89a3      	ldrh	r3, [r4, #12]
 8008914:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008918:	f04f 0100 	mov.w	r1, #0
 800891c:	bf0c      	ite	eq
 800891e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008922:	2340      	movne	r3, #64	; 0x40
 8008924:	2000      	movs	r0, #0
 8008926:	6031      	str	r1, [r6, #0]
 8008928:	602b      	str	r3, [r5, #0]
 800892a:	b016      	add	sp, #88	; 0x58
 800892c:	bd70      	pop	{r4, r5, r6, pc}
 800892e:	466a      	mov	r2, sp
 8008930:	f000 f862 	bl	80089f8 <_fstat_r>
 8008934:	2800      	cmp	r0, #0
 8008936:	dbec      	blt.n	8008912 <__swhatbuf_r+0x12>
 8008938:	9901      	ldr	r1, [sp, #4]
 800893a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800893e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008942:	4259      	negs	r1, r3
 8008944:	4159      	adcs	r1, r3
 8008946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800894a:	e7eb      	b.n	8008924 <__swhatbuf_r+0x24>

0800894c <__smakebuf_r>:
 800894c:	898b      	ldrh	r3, [r1, #12]
 800894e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008950:	079d      	lsls	r5, r3, #30
 8008952:	4606      	mov	r6, r0
 8008954:	460c      	mov	r4, r1
 8008956:	d507      	bpl.n	8008968 <__smakebuf_r+0x1c>
 8008958:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	6123      	str	r3, [r4, #16]
 8008960:	2301      	movs	r3, #1
 8008962:	6163      	str	r3, [r4, #20]
 8008964:	b002      	add	sp, #8
 8008966:	bd70      	pop	{r4, r5, r6, pc}
 8008968:	ab01      	add	r3, sp, #4
 800896a:	466a      	mov	r2, sp
 800896c:	f7ff ffc8 	bl	8008900 <__swhatbuf_r>
 8008970:	9900      	ldr	r1, [sp, #0]
 8008972:	4605      	mov	r5, r0
 8008974:	4630      	mov	r0, r6
 8008976:	f7ff fa5d 	bl	8007e34 <_malloc_r>
 800897a:	b948      	cbnz	r0, 8008990 <__smakebuf_r+0x44>
 800897c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008980:	059a      	lsls	r2, r3, #22
 8008982:	d4ef      	bmi.n	8008964 <__smakebuf_r+0x18>
 8008984:	f023 0303 	bic.w	r3, r3, #3
 8008988:	f043 0302 	orr.w	r3, r3, #2
 800898c:	81a3      	strh	r3, [r4, #12]
 800898e:	e7e3      	b.n	8008958 <__smakebuf_r+0xc>
 8008990:	89a3      	ldrh	r3, [r4, #12]
 8008992:	6020      	str	r0, [r4, #0]
 8008994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008998:	81a3      	strh	r3, [r4, #12]
 800899a:	9b00      	ldr	r3, [sp, #0]
 800899c:	6163      	str	r3, [r4, #20]
 800899e:	9b01      	ldr	r3, [sp, #4]
 80089a0:	6120      	str	r0, [r4, #16]
 80089a2:	b15b      	cbz	r3, 80089bc <__smakebuf_r+0x70>
 80089a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089a8:	4630      	mov	r0, r6
 80089aa:	f000 f837 	bl	8008a1c <_isatty_r>
 80089ae:	b128      	cbz	r0, 80089bc <__smakebuf_r+0x70>
 80089b0:	89a3      	ldrh	r3, [r4, #12]
 80089b2:	f023 0303 	bic.w	r3, r3, #3
 80089b6:	f043 0301 	orr.w	r3, r3, #1
 80089ba:	81a3      	strh	r3, [r4, #12]
 80089bc:	89a3      	ldrh	r3, [r4, #12]
 80089be:	431d      	orrs	r5, r3
 80089c0:	81a5      	strh	r5, [r4, #12]
 80089c2:	e7cf      	b.n	8008964 <__smakebuf_r+0x18>

080089c4 <memmove>:
 80089c4:	4288      	cmp	r0, r1
 80089c6:	b510      	push	{r4, lr}
 80089c8:	eb01 0402 	add.w	r4, r1, r2
 80089cc:	d902      	bls.n	80089d4 <memmove+0x10>
 80089ce:	4284      	cmp	r4, r0
 80089d0:	4623      	mov	r3, r4
 80089d2:	d807      	bhi.n	80089e4 <memmove+0x20>
 80089d4:	1e43      	subs	r3, r0, #1
 80089d6:	42a1      	cmp	r1, r4
 80089d8:	d008      	beq.n	80089ec <memmove+0x28>
 80089da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089e2:	e7f8      	b.n	80089d6 <memmove+0x12>
 80089e4:	4402      	add	r2, r0
 80089e6:	4601      	mov	r1, r0
 80089e8:	428a      	cmp	r2, r1
 80089ea:	d100      	bne.n	80089ee <memmove+0x2a>
 80089ec:	bd10      	pop	{r4, pc}
 80089ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089f6:	e7f7      	b.n	80089e8 <memmove+0x24>

080089f8 <_fstat_r>:
 80089f8:	b538      	push	{r3, r4, r5, lr}
 80089fa:	4d07      	ldr	r5, [pc, #28]	; (8008a18 <_fstat_r+0x20>)
 80089fc:	2300      	movs	r3, #0
 80089fe:	4604      	mov	r4, r0
 8008a00:	4608      	mov	r0, r1
 8008a02:	4611      	mov	r1, r2
 8008a04:	602b      	str	r3, [r5, #0]
 8008a06:	f7f9 f9c6 	bl	8001d96 <_fstat>
 8008a0a:	1c43      	adds	r3, r0, #1
 8008a0c:	d102      	bne.n	8008a14 <_fstat_r+0x1c>
 8008a0e:	682b      	ldr	r3, [r5, #0]
 8008a10:	b103      	cbz	r3, 8008a14 <_fstat_r+0x1c>
 8008a12:	6023      	str	r3, [r4, #0]
 8008a14:	bd38      	pop	{r3, r4, r5, pc}
 8008a16:	bf00      	nop
 8008a18:	20000700 	.word	0x20000700

08008a1c <_isatty_r>:
 8008a1c:	b538      	push	{r3, r4, r5, lr}
 8008a1e:	4d06      	ldr	r5, [pc, #24]	; (8008a38 <_isatty_r+0x1c>)
 8008a20:	2300      	movs	r3, #0
 8008a22:	4604      	mov	r4, r0
 8008a24:	4608      	mov	r0, r1
 8008a26:	602b      	str	r3, [r5, #0]
 8008a28:	f7f9 f9c5 	bl	8001db6 <_isatty>
 8008a2c:	1c43      	adds	r3, r0, #1
 8008a2e:	d102      	bne.n	8008a36 <_isatty_r+0x1a>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	b103      	cbz	r3, 8008a36 <_isatty_r+0x1a>
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	bd38      	pop	{r3, r4, r5, pc}
 8008a38:	20000700 	.word	0x20000700

08008a3c <_sbrk_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4d06      	ldr	r5, [pc, #24]	; (8008a58 <_sbrk_r+0x1c>)
 8008a40:	2300      	movs	r3, #0
 8008a42:	4604      	mov	r4, r0
 8008a44:	4608      	mov	r0, r1
 8008a46:	602b      	str	r3, [r5, #0]
 8008a48:	f7f9 f9ce 	bl	8001de8 <_sbrk>
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	d102      	bne.n	8008a56 <_sbrk_r+0x1a>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <_sbrk_r+0x1a>
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	20000700 	.word	0x20000700

08008a5c <memcpy>:
 8008a5c:	440a      	add	r2, r1
 8008a5e:	4291      	cmp	r1, r2
 8008a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a64:	d100      	bne.n	8008a68 <memcpy+0xc>
 8008a66:	4770      	bx	lr
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a72:	4291      	cmp	r1, r2
 8008a74:	d1f9      	bne.n	8008a6a <memcpy+0xe>
 8008a76:	bd10      	pop	{r4, pc}

08008a78 <_realloc_r>:
 8008a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	4614      	mov	r4, r2
 8008a80:	460e      	mov	r6, r1
 8008a82:	b921      	cbnz	r1, 8008a8e <_realloc_r+0x16>
 8008a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a88:	4611      	mov	r1, r2
 8008a8a:	f7ff b9d3 	b.w	8007e34 <_malloc_r>
 8008a8e:	b92a      	cbnz	r2, 8008a9c <_realloc_r+0x24>
 8008a90:	f7ff f964 	bl	8007d5c <_free_r>
 8008a94:	4625      	mov	r5, r4
 8008a96:	4628      	mov	r0, r5
 8008a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a9c:	f000 f81b 	bl	8008ad6 <_malloc_usable_size_r>
 8008aa0:	4284      	cmp	r4, r0
 8008aa2:	4607      	mov	r7, r0
 8008aa4:	d802      	bhi.n	8008aac <_realloc_r+0x34>
 8008aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008aaa:	d812      	bhi.n	8008ad2 <_realloc_r+0x5a>
 8008aac:	4621      	mov	r1, r4
 8008aae:	4640      	mov	r0, r8
 8008ab0:	f7ff f9c0 	bl	8007e34 <_malloc_r>
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d0ed      	beq.n	8008a96 <_realloc_r+0x1e>
 8008aba:	42bc      	cmp	r4, r7
 8008abc:	4622      	mov	r2, r4
 8008abe:	4631      	mov	r1, r6
 8008ac0:	bf28      	it	cs
 8008ac2:	463a      	movcs	r2, r7
 8008ac4:	f7ff ffca 	bl	8008a5c <memcpy>
 8008ac8:	4631      	mov	r1, r6
 8008aca:	4640      	mov	r0, r8
 8008acc:	f7ff f946 	bl	8007d5c <_free_r>
 8008ad0:	e7e1      	b.n	8008a96 <_realloc_r+0x1e>
 8008ad2:	4635      	mov	r5, r6
 8008ad4:	e7df      	b.n	8008a96 <_realloc_r+0x1e>

08008ad6 <_malloc_usable_size_r>:
 8008ad6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ada:	1f18      	subs	r0, r3, #4
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	bfbc      	itt	lt
 8008ae0:	580b      	ldrlt	r3, [r1, r0]
 8008ae2:	18c0      	addlt	r0, r0, r3
 8008ae4:	4770      	bx	lr
	...

08008ae8 <_init>:
 8008ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aea:	bf00      	nop
 8008aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aee:	bc08      	pop	{r3}
 8008af0:	469e      	mov	lr, r3
 8008af2:	4770      	bx	lr

08008af4 <_fini>:
 8008af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af6:	bf00      	nop
 8008af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008afa:	bc08      	pop	{r3}
 8008afc:	469e      	mov	lr, r3
 8008afe:	4770      	bx	lr
