// Seed: 2279784284
module module_0 #(
    parameter id_3 = 32'd95,
    parameter id_4 = 32'd70,
    parameter id_7 = 32'd34
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7
);
  output wire _id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  logic [id_3 : id_4] id_9;
  ;
  parameter id_10 = 1;
  logic [-1  &  id_7 : 1] id_11 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd21,
    parameter id_9 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  output uwire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  wire id_11;
  assign id_6 = -1'b0;
  always begin : LABEL_0
    id_7[id_4] = -1'b0;
  end
  assign id_4 = id_7;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_4,
      id_4,
      id_8,
      id_12,
      id_4
  );
  wire id_13;
  assign id_6 = id_3;
  wire id_14;
  wire id_15;
endmodule
