21:37:44 INFO  : Registering command handlers for SDK TCF services
21:37:44 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
21:37:46 INFO  : XSCT server has started successfully.
21:37:46 INFO  : Successfully done setting XSCT server connection channel  
21:37:47 INFO  : Successfully done setting SDK workspace  
21:37:47 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
21:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:39:34 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
21:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:39:43 INFO  : 'fpga -state' command is executed.
21:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:39:43 INFO  : 'jtag frequency' command is executed.
21:39:43 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:43 INFO  : Context for 'APU' is selected.
21:39:43 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:39:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:43 INFO  : Context for 'APU' is selected.
21:39:43 INFO  : 'stop' command is executed.
21:39:43 INFO  : 'ps7_init' command is executed.
21:39:43 INFO  : 'ps7_post_config' command is executed.
21:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:44 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:44 INFO  : Memory regions updated for context APU
21:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:44 INFO  : 'con' command is executed.
21:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:39:44 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:54:23 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
21:54:39 INFO  : Disconnected from the channel tcfchan#1.
21:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:54:40 INFO  : 'fpga -state' command is executed.
21:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:54:40 INFO  : 'jtag frequency' command is executed.
21:54:40 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:40 INFO  : Context for 'APU' is selected.
21:54:41 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:41 INFO  : Context for 'APU' is selected.
21:54:41 INFO  : 'stop' command is executed.
21:54:42 INFO  : 'ps7_init' command is executed.
21:54:42 INFO  : 'ps7_post_config' command is executed.
21:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:42 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:42 INFO  : Memory regions updated for context APU
21:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:42 INFO  : 'con' command is executed.
21:54:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:54:42 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:55:57 INFO  : Disconnected from the channel tcfchan#2.
21:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:55:58 INFO  : 'fpga -state' command is executed.
21:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:59 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:55:59 INFO  : 'jtag frequency' command is executed.
21:55:59 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:59 INFO  : Context for 'APU' is selected.
21:56:00 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:00 INFO  : Context for 'APU' is selected.
21:56:00 INFO  : 'stop' command is executed.
21:56:00 INFO  : 'ps7_init' command is executed.
21:56:00 INFO  : 'ps7_post_config' command is executed.
21:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:01 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:01 INFO  : Memory regions updated for context APU
21:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:01 INFO  : 'con' command is executed.
21:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:56:01 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:58:53 INFO  : Disconnected from the channel tcfchan#3.
21:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:58:54 INFO  : 'fpga -state' command is executed.
21:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:58:55 INFO  : 'jtag frequency' command is executed.
21:58:55 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:55 INFO  : Context for 'APU' is selected.
21:58:56 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:56 INFO  : Context for 'APU' is selected.
21:58:56 INFO  : 'stop' command is executed.
21:58:56 INFO  : 'ps7_init' command is executed.
21:58:56 INFO  : 'ps7_post_config' command is executed.
21:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:56 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:57 INFO  : Memory regions updated for context APU
21:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:57 INFO  : 'con' command is executed.
21:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:58:57 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:10:31 INFO  : Disconnected from the channel tcfchan#4.
16:34:59 INFO  : Registering command handlers for SDK TCF services
16:34:59 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
16:35:02 INFO  : XSCT server has started successfully.
16:35:03 INFO  : Successfully done setting XSCT server connection channel  
16:35:03 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
16:35:03 INFO  : Successfully done setting SDK workspace  
16:35:03 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
21:29:36 INFO  : Registering command handlers for SDK TCF services
21:29:36 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
21:29:38 INFO  : XSCT server has started successfully.
21:29:39 INFO  : Successfully done setting XSCT server connection channel  
21:29:39 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
21:29:39 INFO  : Successfully done setting SDK workspace  
21:29:39 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
22:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:09:35 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
22:09:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:09:45 INFO  : 'fpga -state' command is executed.
22:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:09:45 INFO  : 'jtag frequency' command is executed.
22:09:45 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:45 INFO  : Context for 'APU' is selected.
22:09:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:46 INFO  : Context for 'APU' is selected.
22:09:46 INFO  : 'stop' command is executed.
22:09:46 INFO  : 'ps7_init' command is executed.
22:09:46 INFO  : 'ps7_post_config' command is executed.
22:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:46 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:46 INFO  : Memory regions updated for context APU
22:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:46 INFO  : 'con' command is executed.
22:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:09:46 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:15:17 INFO  : Disconnected from the channel tcfchan#1.
10:06:27 INFO  : Registering command handlers for SDK TCF services
10:06:28 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
10:06:30 INFO  : XSCT server has started successfully.
10:06:30 INFO  : Successfully done setting XSCT server connection channel  
10:06:30 INFO  : Successfully done setting SDK workspace  
10:06:30 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
10:06:30 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
16:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:23 INFO  : 'fpga -state' command is executed.
16:18:26 INFO  : Memory regions updated for context APU
16:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:33 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
16:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:37 INFO  : 'fpga -state' command is executed.
16:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:18:37 INFO  : 'jtag frequency' command is executed.
16:18:37 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:37 INFO  : Context for 'APU' is selected.
16:18:37 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:37 INFO  : Context for 'APU' is selected.
16:18:37 INFO  : 'stop' command is executed.
16:18:38 INFO  : 'ps7_init' command is executed.
16:18:38 INFO  : 'ps7_post_config' command is executed.
16:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:38 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:38 INFO  : Memory regions updated for context APU
16:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:38 INFO  : 'con' command is executed.
16:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:18:38 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:18:52 INFO  : Disconnected from the channel tcfchan#1.
16:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:18:53 INFO  : 'fpga -state' command is executed.
16:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:53 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:18:53 INFO  : 'jtag frequency' command is executed.
16:18:53 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:53 INFO  : Context for 'APU' is selected.
16:18:55 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:55 INFO  : Context for 'APU' is selected.
16:18:55 INFO  : 'stop' command is executed.
16:18:55 INFO  : 'ps7_init' command is executed.
16:18:55 INFO  : 'ps7_post_config' command is executed.
16:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:55 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:55 INFO  : Memory regions updated for context APU
16:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:55 INFO  : 'con' command is executed.
16:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:18:55 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:19:59 INFO  : Disconnected from the channel tcfchan#2.
16:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:20:00 INFO  : 'fpga -state' command is executed.
16:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:20:00 INFO  : 'jtag frequency' command is executed.
16:20:00 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:00 INFO  : Context for 'APU' is selected.
16:20:01 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:01 INFO  : Context for 'APU' is selected.
16:20:01 INFO  : 'stop' command is executed.
16:20:01 INFO  : 'ps7_init' command is executed.
16:20:01 INFO  : 'ps7_post_config' command is executed.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:02 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:02 INFO  : Memory regions updated for context APU
16:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:02 INFO  : 'con' command is executed.
16:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:20:02 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:20:38 INFO  : Disconnected from the channel tcfchan#3.
16:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:20:39 INFO  : 'fpga -state' command is executed.
16:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:20:39 INFO  : 'jtag frequency' command is executed.
16:20:39 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:39 INFO  : Context for 'APU' is selected.
16:20:40 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:40 INFO  : Context for 'APU' is selected.
16:20:40 INFO  : 'stop' command is executed.
16:20:40 INFO  : 'ps7_init' command is executed.
16:20:40 INFO  : 'ps7_post_config' command is executed.
16:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:41 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:41 INFO  : Memory regions updated for context APU
16:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:41 INFO  : 'con' command is executed.
16:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:20:41 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:24:10 INFO  : Disconnected from the channel tcfchan#4.
16:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:24:11 INFO  : 'fpga -state' command is executed.
16:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:24:11 INFO  : 'jtag frequency' command is executed.
16:24:11 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:11 INFO  : Context for 'APU' is selected.
16:24:12 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:12 INFO  : Context for 'APU' is selected.
16:24:12 INFO  : 'stop' command is executed.
16:24:13 INFO  : 'ps7_init' command is executed.
16:24:13 INFO  : 'ps7_post_config' command is executed.
16:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:13 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:13 INFO  : Memory regions updated for context APU
16:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:13 INFO  : 'con' command is executed.
16:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:24:13 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:25:07 INFO  : Disconnected from the channel tcfchan#5.
16:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:25:08 INFO  : 'fpga -state' command is executed.
16:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:25:08 INFO  : 'jtag frequency' command is executed.
16:25:08 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:08 INFO  : Context for 'APU' is selected.
16:25:09 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:09 INFO  : Context for 'APU' is selected.
16:25:09 INFO  : 'stop' command is executed.
16:25:09 INFO  : 'ps7_init' command is executed.
16:25:09 INFO  : 'ps7_post_config' command is executed.
16:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:10 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:10 INFO  : Memory regions updated for context APU
16:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:10 INFO  : 'con' command is executed.
16:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:25:10 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:26:15 INFO  : Disconnected from the channel tcfchan#6.
16:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:26:16 INFO  : 'fpga -state' command is executed.
16:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:26:16 INFO  : 'jtag frequency' command is executed.
16:26:16 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:16 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:17 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : 'stop' command is executed.
16:26:17 INFO  : 'ps7_init' command is executed.
16:26:17 INFO  : 'ps7_post_config' command is executed.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:17 INFO  : Memory regions updated for context APU
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : 'con' command is executed.
16:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:26:17 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:27:02 INFO  : Disconnected from the channel tcfchan#7.
16:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:27:03 INFO  : 'fpga -state' command is executed.
16:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:27:03 INFO  : 'jtag frequency' command is executed.
16:27:03 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:03 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:04 INFO  : Context for 'APU' is selected.
16:27:04 INFO  : 'stop' command is executed.
16:27:04 INFO  : 'ps7_init' command is executed.
16:27:04 INFO  : 'ps7_post_config' command is executed.
16:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:05 INFO  : Memory regions updated for context APU
16:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:05 INFO  : 'con' command is executed.
16:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:27:05 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:27:36 INFO  : Disconnected from the channel tcfchan#8.
16:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:27:37 INFO  : 'fpga -state' command is executed.
16:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:37 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:27:37 INFO  : 'jtag frequency' command is executed.
16:27:37 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:37 INFO  : Context for 'APU' is selected.
16:27:38 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:27:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:38 INFO  : Context for 'APU' is selected.
16:27:38 INFO  : 'stop' command is executed.
16:27:38 INFO  : 'ps7_init' command is executed.
16:27:38 INFO  : 'ps7_post_config' command is executed.
16:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:39 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:39 INFO  : Memory regions updated for context APU
16:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:39 INFO  : 'con' command is executed.
16:27:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:27:39 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:28:49 INFO  : Disconnected from the channel tcfchan#9.
16:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:28:50 INFO  : 'fpga -state' command is executed.
16:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:50 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:28:50 INFO  : 'jtag frequency' command is executed.
16:28:50 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:50 INFO  : Context for 'APU' is selected.
16:28:51 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:51 INFO  : Context for 'APU' is selected.
16:28:51 INFO  : 'stop' command is executed.
16:28:52 INFO  : 'ps7_init' command is executed.
16:28:52 INFO  : 'ps7_post_config' command is executed.
16:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:52 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:52 INFO  : Memory regions updated for context APU
16:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:52 INFO  : 'con' command is executed.
16:28:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:28:52 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:30:49 INFO  : Disconnected from the channel tcfchan#10.
16:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:30:50 INFO  : 'fpga -state' command is executed.
16:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:50 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:30:50 INFO  : 'jtag frequency' command is executed.
16:30:50 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:50 INFO  : Context for 'APU' is selected.
16:30:51 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:51 INFO  : Context for 'APU' is selected.
16:30:51 INFO  : 'stop' command is executed.
16:30:52 INFO  : 'ps7_init' command is executed.
16:30:52 INFO  : 'ps7_post_config' command is executed.
16:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:52 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:52 INFO  : Memory regions updated for context APU
16:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:52 INFO  : 'con' command is executed.
16:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:30:52 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:01:27 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
18:01:30 INFO  : Disconnected from the channel tcfchan#11.
18:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:01:31 INFO  : 'fpga -state' command is executed.
18:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:01:32 INFO  : 'jtag frequency' command is executed.
18:01:32 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:32 INFO  : Context for 'APU' is selected.
18:01:33 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:33 INFO  : Context for 'APU' is selected.
18:01:33 INFO  : 'stop' command is executed.
18:01:33 INFO  : 'ps7_init' command is executed.
18:01:33 INFO  : 'ps7_post_config' command is executed.
18:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:33 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:33 INFO  : Memory regions updated for context APU
18:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:33 INFO  : 'con' command is executed.
18:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:01:33 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:02:23 INFO  : Disconnected from the channel tcfchan#12.
18:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:02:25 INFO  : 'fpga -state' command is executed.
18:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:02:25 INFO  : 'jtag frequency' command is executed.
18:02:25 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:25 INFO  : Context for 'APU' is selected.
18:02:26 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:26 INFO  : Context for 'APU' is selected.
18:02:26 INFO  : 'stop' command is executed.
18:02:26 INFO  : 'ps7_init' command is executed.
18:02:26 INFO  : 'ps7_post_config' command is executed.
18:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:26 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:26 INFO  : Memory regions updated for context APU
18:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:26 INFO  : 'con' command is executed.
18:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:02:26 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:03:25 INFO  : Disconnected from the channel tcfchan#13.
18:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:03:26 INFO  : 'fpga -state' command is executed.
18:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:03:26 INFO  : 'jtag frequency' command is executed.
18:03:26 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:26 INFO  : Context for 'APU' is selected.
18:03:28 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:28 INFO  : Context for 'APU' is selected.
18:03:28 INFO  : 'stop' command is executed.
18:03:28 INFO  : 'ps7_init' command is executed.
18:03:28 INFO  : 'ps7_post_config' command is executed.
18:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:28 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:28 INFO  : Memory regions updated for context APU
18:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:28 INFO  : 'con' command is executed.
18:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:03:28 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:06:11 INFO  : Disconnected from the channel tcfchan#14.
18:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:06:12 INFO  : 'fpga -state' command is executed.
18:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:06:12 INFO  : 'jtag frequency' command is executed.
18:06:12 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:12 INFO  : Context for 'APU' is selected.
18:06:13 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:13 INFO  : Context for 'APU' is selected.
18:06:13 INFO  : 'stop' command is executed.
18:06:13 INFO  : 'ps7_init' command is executed.
18:06:13 INFO  : 'ps7_post_config' command is executed.
18:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:14 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:14 INFO  : Memory regions updated for context APU
18:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:14 INFO  : 'con' command is executed.
18:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:06:14 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:10:31 INFO  : Disconnected from the channel tcfchan#15.
18:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:10:32 INFO  : 'fpga -state' command is executed.
18:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:10:33 INFO  : 'jtag frequency' command is executed.
18:10:33 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:33 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:34 INFO  : Context for 'APU' is selected.
18:10:34 INFO  : 'stop' command is executed.
18:10:34 INFO  : 'ps7_init' command is executed.
18:10:34 INFO  : 'ps7_post_config' command is executed.
18:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:34 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:34 INFO  : Memory regions updated for context APU
18:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:34 INFO  : 'con' command is executed.
18:10:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:10:34 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:10:50 INFO  : Disconnected from the channel tcfchan#16.
18:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:10:52 INFO  : 'fpga -state' command is executed.
18:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:10:52 INFO  : 'jtag frequency' command is executed.
18:10:52 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:52 INFO  : Context for 'APU' is selected.
18:10:53 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:10:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:53 INFO  : Context for 'APU' is selected.
18:10:53 INFO  : 'stop' command is executed.
18:10:53 INFO  : 'ps7_init' command is executed.
18:10:53 INFO  : 'ps7_post_config' command is executed.
18:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:53 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:53 INFO  : Memory regions updated for context APU
18:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:53 INFO  : 'con' command is executed.
18:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:10:53 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:13:22 INFO  : Disconnected from the channel tcfchan#17.
18:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:13:23 INFO  : 'fpga -state' command is executed.
18:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:13:23 INFO  : 'jtag frequency' command is executed.
18:13:23 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:23 INFO  : Context for 'APU' is selected.
18:13:24 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:24 INFO  : Context for 'APU' is selected.
18:13:24 INFO  : 'stop' command is executed.
18:13:24 INFO  : 'ps7_init' command is executed.
18:13:24 INFO  : 'ps7_post_config' command is executed.
18:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:24 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:24 INFO  : Memory regions updated for context APU
18:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:25 INFO  : 'con' command is executed.
18:13:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:13:25 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:16:42 INFO  : Disconnected from the channel tcfchan#18.
18:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:16:43 INFO  : 'fpga -state' command is executed.
18:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:16:43 INFO  : 'jtag frequency' command is executed.
18:16:43 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:43 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:45 INFO  : Context for 'APU' is selected.
18:16:45 INFO  : 'stop' command is executed.
18:16:45 INFO  : 'ps7_init' command is executed.
18:16:45 INFO  : 'ps7_post_config' command is executed.
18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:45 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:45 INFO  : Memory regions updated for context APU
18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:45 INFO  : 'con' command is executed.
18:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:16:45 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:18:06 INFO  : Disconnected from the channel tcfchan#19.
18:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:18:07 INFO  : 'fpga -state' command is executed.
18:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:18:07 INFO  : 'jtag frequency' command is executed.
18:18:07 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:07 INFO  : Context for 'APU' is selected.
18:18:09 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:09 INFO  : Context for 'APU' is selected.
18:18:09 INFO  : 'stop' command is executed.
18:18:09 INFO  : 'ps7_init' command is executed.
18:18:09 INFO  : 'ps7_post_config' command is executed.
18:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:09 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:09 INFO  : Memory regions updated for context APU
18:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:09 INFO  : 'con' command is executed.
18:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:18:09 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:22:25 INFO  : Disconnected from the channel tcfchan#20.
18:22:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:22:26 INFO  : 'fpga -state' command is executed.
18:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:22:26 INFO  : 'jtag frequency' command is executed.
18:22:26 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:26 INFO  : Context for 'APU' is selected.
18:22:27 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:22:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:27 INFO  : Context for 'APU' is selected.
18:22:27 INFO  : 'stop' command is executed.
18:22:27 INFO  : 'ps7_init' command is executed.
18:22:27 INFO  : 'ps7_post_config' command is executed.
18:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:27 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:27 INFO  : Memory regions updated for context APU
18:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:28 INFO  : 'con' command is executed.
18:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:22:28 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:22:49 INFO  : Disconnected from the channel tcfchan#21.
18:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:22:51 INFO  : 'fpga -state' command is executed.
18:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:22:51 INFO  : 'jtag frequency' command is executed.
18:22:51 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:51 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:52 INFO  : Context for 'APU' is selected.
18:22:52 INFO  : 'stop' command is executed.
18:22:52 INFO  : 'ps7_init' command is executed.
18:22:52 INFO  : 'ps7_post_config' command is executed.
18:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:52 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:52 INFO  : Memory regions updated for context APU
18:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:53 INFO  : 'con' command is executed.
18:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:22:53 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:23:42 INFO  : Disconnected from the channel tcfchan#22.
18:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:23:43 INFO  : 'fpga -state' command is executed.
18:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:23:43 INFO  : 'jtag frequency' command is executed.
18:23:43 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:43 INFO  : Context for 'APU' is selected.
18:23:44 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:23:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:44 INFO  : Context for 'APU' is selected.
18:23:44 INFO  : 'stop' command is executed.
18:23:44 INFO  : 'ps7_init' command is executed.
18:23:44 INFO  : 'ps7_post_config' command is executed.
18:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:45 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:45 INFO  : Memory regions updated for context APU
18:23:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:45 INFO  : 'con' command is executed.
18:23:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:23:45 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:24:08 INFO  : Disconnected from the channel tcfchan#23.
18:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:24:09 INFO  : 'fpga -state' command is executed.
18:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:09 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:24:09 INFO  : 'jtag frequency' command is executed.
18:24:09 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:09 INFO  : Context for 'APU' is selected.
18:24:11 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:11 INFO  : Context for 'APU' is selected.
18:24:11 INFO  : 'stop' command is executed.
18:24:11 INFO  : 'ps7_init' command is executed.
18:24:11 INFO  : 'ps7_post_config' command is executed.
18:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:11 INFO  : Memory regions updated for context APU
18:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : 'con' command is executed.
18:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:24:11 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:49:49 INFO  : Disconnected from the channel tcfchan#24.
18:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
18:49:50 INFO  : 'fpga -state' command is executed.
18:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
18:49:51 INFO  : 'jtag frequency' command is executed.
18:49:51 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:51 INFO  : Context for 'APU' is selected.
18:49:52 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
18:49:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:52 INFO  : Context for 'APU' is selected.
18:49:52 INFO  : 'stop' command is executed.
18:49:52 INFO  : 'ps7_init' command is executed.
18:49:52 INFO  : 'ps7_post_config' command is executed.
18:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:52 INFO  : Memory regions updated for context APU
18:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : 'con' command is executed.
18:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

18:49:52 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
18:57:24 INFO  : Disconnected from the channel tcfchan#25.
21:35:35 INFO  : Registering command handlers for SDK TCF services
21:35:35 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
21:35:37 INFO  : XSCT server has started successfully.
21:35:37 INFO  : Successfully done setting XSCT server connection channel  
21:35:38 INFO  : Successfully done setting SDK workspace  
21:35:38 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
21:35:38 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
13:35:56 INFO  : Registering command handlers for SDK TCF services
13:35:57 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
13:35:59 INFO  : XSCT server has started successfully.
13:35:59 INFO  : Successfully done setting XSCT server connection channel  
13:35:59 INFO  : Successfully done setting SDK workspace  
13:35:59 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
13:35:59 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
15:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:56:57 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
15:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:57:03 INFO  : 'fpga -state' command is executed.
15:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:57:03 INFO  : 'jtag frequency' command is executed.
15:57:03 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:03 INFO  : Context for 'APU' is selected.
15:57:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:03 INFO  : Context for 'APU' is selected.
15:57:03 INFO  : 'stop' command is executed.
15:57:04 INFO  : 'ps7_init' command is executed.
15:57:04 INFO  : 'ps7_post_config' command is executed.
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:04 INFO  : Memory regions updated for context APU
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : 'con' command is executed.
15:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:57:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:58:43 INFO  : Disconnected from the channel tcfchan#1.
15:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:58:44 INFO  : 'fpga -state' command is executed.
15:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:58:44 INFO  : 'jtag frequency' command is executed.
15:58:44 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:44 INFO  : Context for 'APU' is selected.
15:58:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:58:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:46 INFO  : Context for 'APU' is selected.
15:58:46 INFO  : 'stop' command is executed.
15:58:46 INFO  : 'ps7_init' command is executed.
15:58:46 INFO  : 'ps7_post_config' command is executed.
15:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:46 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:46 INFO  : Memory regions updated for context APU
15:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:46 INFO  : 'con' command is executed.
15:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:58:46 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:02:01 INFO  : Disconnected from the channel tcfchan#2.
16:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:02:02 INFO  : 'fpga -state' command is executed.
16:02:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:02:02 INFO  : 'jtag frequency' command is executed.
16:02:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:02 INFO  : Context for 'APU' is selected.
16:02:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:02:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:03 INFO  : Context for 'APU' is selected.
16:02:03 INFO  : 'stop' command is executed.
16:02:03 INFO  : 'ps7_init' command is executed.
16:02:03 INFO  : 'ps7_post_config' command is executed.
16:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:04 INFO  : Memory regions updated for context APU
16:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:04 INFO  : 'con' command is executed.
16:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:02:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:09:42 INFO  : Disconnected from the channel tcfchan#3.
16:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:09:43 INFO  : 'fpga -state' command is executed.
16:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:43 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:09:43 INFO  : 'jtag frequency' command is executed.
16:09:43 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:43 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:09:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:44 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : 'stop' command is executed.
16:09:44 INFO  : 'ps7_init' command is executed.
16:09:45 INFO  : 'ps7_post_config' command is executed.
16:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:45 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:45 INFO  : Memory regions updated for context APU
16:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:45 INFO  : 'con' command is executed.
16:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:09:45 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:10:07 INFO  : Disconnected from the channel tcfchan#4.
16:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:10:08 INFO  : 'fpga -state' command is executed.
16:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:10:08 INFO  : 'jtag frequency' command is executed.
16:10:08 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:08 INFO  : Context for 'APU' is selected.
16:10:09 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:09 INFO  : Context for 'APU' is selected.
16:10:09 INFO  : 'stop' command is executed.
16:10:09 INFO  : 'ps7_init' command is executed.
16:10:09 INFO  : 'ps7_post_config' command is executed.
16:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:09 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:09 INFO  : Memory regions updated for context APU
16:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:09 INFO  : 'con' command is executed.
16:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:10:09 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:11:01 INFO  : Disconnected from the channel tcfchan#5.
16:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:11:02 INFO  : 'fpga -state' command is executed.
16:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:11:02 INFO  : 'jtag frequency' command is executed.
16:11:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:02 INFO  : Context for 'APU' is selected.
16:11:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:03 INFO  : Context for 'APU' is selected.
16:11:03 INFO  : 'stop' command is executed.
16:11:03 INFO  : 'ps7_init' command is executed.
16:11:03 INFO  : 'ps7_post_config' command is executed.
16:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:04 INFO  : Memory regions updated for context APU
16:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:04 INFO  : 'con' command is executed.
16:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:11:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:34:02 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
21:34:14 INFO  : Disconnected from the channel tcfchan#6.
21:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:34:15 INFO  : 'fpga -state' command is executed.
21:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:34:16 INFO  : 'jtag frequency' command is executed.
21:34:16 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:16 INFO  : Context for 'APU' is selected.
21:34:17 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:17 INFO  : Context for 'APU' is selected.
21:34:17 INFO  : 'stop' command is executed.
21:34:17 INFO  : 'ps7_init' command is executed.
21:34:17 INFO  : 'ps7_post_config' command is executed.
21:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:17 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:17 INFO  : Memory regions updated for context APU
21:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:17 INFO  : 'con' command is executed.
21:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:34:17 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:36:44 INFO  : Disconnected from the channel tcfchan#7.
21:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:36:45 INFO  : 'fpga -state' command is executed.
21:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:36:45 INFO  : 'jtag frequency' command is executed.
21:36:45 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:45 INFO  : Context for 'APU' is selected.
21:36:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:36:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:46 INFO  : Context for 'APU' is selected.
21:36:46 INFO  : 'stop' command is executed.
21:36:46 INFO  : 'ps7_init' command is executed.
21:36:46 INFO  : 'ps7_post_config' command is executed.
21:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:47 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:47 INFO  : Memory regions updated for context APU
21:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:47 INFO  : 'con' command is executed.
21:36:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:36:47 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:40:05 INFO  : Disconnected from the channel tcfchan#8.
21:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:40:06 INFO  : 'fpga -state' command is executed.
21:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:06 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:40:06 INFO  : 'jtag frequency' command is executed.
21:40:06 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:06 INFO  : Context for 'APU' is selected.
21:40:08 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:08 INFO  : Context for 'APU' is selected.
21:40:08 INFO  : 'stop' command is executed.
21:40:08 INFO  : 'ps7_init' command is executed.
21:40:08 INFO  : 'ps7_post_config' command is executed.
21:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:08 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:08 INFO  : Memory regions updated for context APU
21:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:08 INFO  : 'con' command is executed.
21:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:40:08 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:41:48 INFO  : Disconnected from the channel tcfchan#9.
21:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:41:49 INFO  : 'fpga -state' command is executed.
21:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:49 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:41:49 INFO  : 'jtag frequency' command is executed.
21:41:49 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:49 INFO  : Context for 'APU' is selected.
21:41:50 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:50 INFO  : Context for 'APU' is selected.
21:41:50 INFO  : 'stop' command is executed.
21:41:50 INFO  : 'ps7_init' command is executed.
21:41:50 INFO  : 'ps7_post_config' command is executed.
21:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:51 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:51 INFO  : Memory regions updated for context APU
21:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:51 INFO  : 'con' command is executed.
21:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:41:51 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:41:59 INFO  : Disconnected from the channel tcfchan#10.
21:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:42:00 INFO  : 'fpga -state' command is executed.
21:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:42:00 INFO  : 'jtag frequency' command is executed.
21:42:00 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:00 INFO  : Context for 'APU' is selected.
21:42:01 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:01 INFO  : Context for 'APU' is selected.
21:42:01 INFO  : 'stop' command is executed.
21:42:01 INFO  : 'ps7_init' command is executed.
21:42:01 INFO  : 'ps7_post_config' command is executed.
21:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:02 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:02 INFO  : Memory regions updated for context APU
21:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:02 INFO  : 'con' command is executed.
21:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:42:02 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:42:37 INFO  : Disconnected from the channel tcfchan#11.
21:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:42:38 INFO  : 'fpga -state' command is executed.
21:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:42:38 INFO  : 'jtag frequency' command is executed.
21:42:38 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:38 INFO  : Context for 'APU' is selected.
21:42:39 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:39 INFO  : Context for 'APU' is selected.
21:42:39 INFO  : 'stop' command is executed.
21:42:39 INFO  : 'ps7_init' command is executed.
21:42:39 INFO  : 'ps7_post_config' command is executed.
21:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:40 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:40 INFO  : Memory regions updated for context APU
21:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:40 INFO  : 'con' command is executed.
21:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:42:40 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:43:24 INFO  : Disconnected from the channel tcfchan#12.
21:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:43:25 INFO  : 'fpga -state' command is executed.
21:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:43:25 INFO  : 'jtag frequency' command is executed.
21:43:25 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:25 INFO  : Context for 'APU' is selected.
21:43:26 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:26 INFO  : Context for 'APU' is selected.
21:43:26 INFO  : 'stop' command is executed.
21:43:26 INFO  : 'ps7_init' command is executed.
21:43:26 INFO  : 'ps7_post_config' command is executed.
21:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:27 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:27 INFO  : Memory regions updated for context APU
21:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:27 INFO  : 'con' command is executed.
21:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:43:27 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:44:14 INFO  : Disconnected from the channel tcfchan#13.
21:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:44:15 INFO  : 'fpga -state' command is executed.
21:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:15 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:44:15 INFO  : 'jtag frequency' command is executed.
21:44:15 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:15 INFO  : Context for 'APU' is selected.
21:44:16 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:16 INFO  : Context for 'APU' is selected.
21:44:16 INFO  : 'stop' command is executed.
21:44:16 INFO  : 'ps7_init' command is executed.
21:44:16 INFO  : 'ps7_post_config' command is executed.
21:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:16 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:16 INFO  : Memory regions updated for context APU
21:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:16 INFO  : 'con' command is executed.
21:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:44:16 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:44:50 INFO  : Disconnected from the channel tcfchan#14.
21:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:44:51 INFO  : 'fpga -state' command is executed.
21:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:44:51 INFO  : 'jtag frequency' command is executed.
21:44:51 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:51 INFO  : Context for 'APU' is selected.
21:44:52 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:52 INFO  : Context for 'APU' is selected.
21:44:52 INFO  : 'stop' command is executed.
21:44:52 INFO  : 'ps7_init' command is executed.
21:44:52 INFO  : 'ps7_post_config' command is executed.
21:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:53 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:53 INFO  : Memory regions updated for context APU
21:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:53 INFO  : 'con' command is executed.
21:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:44:53 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:53:59 INFO  : Disconnected from the channel tcfchan#15.
21:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:54:00 INFO  : 'fpga -state' command is executed.
21:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:54:00 INFO  : 'jtag frequency' command is executed.
21:54:00 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:00 INFO  : Context for 'APU' is selected.
21:54:01 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:01 INFO  : Context for 'APU' is selected.
21:54:01 INFO  : 'stop' command is executed.
21:54:02 INFO  : 'ps7_init' command is executed.
21:54:02 INFO  : 'ps7_post_config' command is executed.
21:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:02 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:02 INFO  : Memory regions updated for context APU
21:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:02 INFO  : 'con' command is executed.
21:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:54:02 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:54:28 INFO  : Disconnected from the channel tcfchan#16.
21:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:54:29 INFO  : 'fpga -state' command is executed.
21:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:54:30 INFO  : 'jtag frequency' command is executed.
21:54:30 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:30 INFO  : Context for 'APU' is selected.
21:54:30 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:31 INFO  : Context for 'APU' is selected.
21:54:31 INFO  : 'stop' command is executed.
21:54:31 INFO  : 'ps7_init' command is executed.
21:54:31 INFO  : 'ps7_post_config' command is executed.
21:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:31 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:31 INFO  : Memory regions updated for context APU
21:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:31 INFO  : 'con' command is executed.
21:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:54:31 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
21:54:44 INFO  : Disconnected from the channel tcfchan#17.
21:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
21:54:45 INFO  : 'fpga -state' command is executed.
21:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
21:54:45 INFO  : 'jtag frequency' command is executed.
21:54:45 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:45 INFO  : Context for 'APU' is selected.
21:54:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
21:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:46 INFO  : Context for 'APU' is selected.
21:54:46 INFO  : 'stop' command is executed.
21:54:46 INFO  : 'ps7_init' command is executed.
21:54:46 INFO  : 'ps7_post_config' command is executed.
21:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:47 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:47 INFO  : Memory regions updated for context APU
21:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:47 INFO  : 'con' command is executed.
21:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

21:54:47 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:06:15 INFO  : Disconnected from the channel tcfchan#18.
22:06:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:06:16 INFO  : 'fpga -state' command is executed.
22:06:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:06:16 INFO  : 'jtag frequency' command is executed.
22:06:16 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:16 INFO  : Context for 'APU' is selected.
22:06:17 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:17 INFO  : Context for 'APU' is selected.
22:06:17 INFO  : 'stop' command is executed.
22:06:17 INFO  : 'ps7_init' command is executed.
22:06:17 INFO  : 'ps7_post_config' command is executed.
22:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:17 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:18 INFO  : Memory regions updated for context APU
22:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:18 INFO  : 'con' command is executed.
22:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:06:18 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:07:09 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
22:07:13 INFO  : Disconnected from the channel tcfchan#19.
22:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:07:14 INFO  : 'fpga -state' command is executed.
22:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:14 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:07:14 INFO  : 'jtag frequency' command is executed.
22:07:14 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:14 INFO  : Context for 'APU' is selected.
22:07:15 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:15 INFO  : Context for 'APU' is selected.
22:07:15 INFO  : 'stop' command is executed.
22:07:15 INFO  : 'ps7_init' command is executed.
22:07:15 INFO  : 'ps7_post_config' command is executed.
22:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:16 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:16 INFO  : Memory regions updated for context APU
22:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:16 INFO  : 'con' command is executed.
22:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:07:16 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:08:08 INFO  : Disconnected from the channel tcfchan#20.
22:08:30 INFO  : Registering command handlers for SDK TCF services
22:08:30 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
22:08:32 INFO  : XSCT server has started successfully.
22:08:32 INFO  : Successfully done setting XSCT server connection channel  
22:08:32 INFO  : Successfully done setting SDK workspace  
22:08:32 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
22:08:32 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
22:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:08:44 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
22:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:08:51 INFO  : 'fpga -state' command is executed.
22:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:52 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:08:52 INFO  : 'jtag frequency' command is executed.
22:08:52 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:52 INFO  : Context for 'APU' is selected.
22:08:52 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:52 INFO  : Context for 'APU' is selected.
22:08:52 INFO  : 'stop' command is executed.
22:08:52 INFO  : 'ps7_init' command is executed.
22:08:52 INFO  : 'ps7_post_config' command is executed.
22:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:52 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:52 INFO  : Memory regions updated for context APU
22:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:52 INFO  : 'con' command is executed.
22:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:08:52 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:11:38 INFO  : Disconnected from the channel tcfchan#1.
22:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:11:39 INFO  : 'fpga -state' command is executed.
22:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:11:39 INFO  : 'jtag frequency' command is executed.
22:11:39 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:39 INFO  : Context for 'APU' is selected.
22:11:40 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:40 INFO  : Context for 'APU' is selected.
22:11:40 INFO  : 'stop' command is executed.
22:11:41 INFO  : 'ps7_init' command is executed.
22:11:41 INFO  : 'ps7_post_config' command is executed.
22:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:41 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:41 INFO  : Memory regions updated for context APU
22:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:41 INFO  : 'con' command is executed.
22:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:11:41 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:12:02 INFO  : Disconnected from the channel tcfchan#2.
22:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:12:03 INFO  : 'fpga -state' command is executed.
22:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:12:03 INFO  : 'jtag frequency' command is executed.
22:12:03 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:03 INFO  : Context for 'APU' is selected.
22:12:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:04 INFO  : Context for 'APU' is selected.
22:12:04 INFO  : 'stop' command is executed.
22:12:05 INFO  : 'ps7_init' command is executed.
22:12:05 INFO  : 'ps7_post_config' command is executed.
22:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:05 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:05 INFO  : Memory regions updated for context APU
22:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:05 INFO  : 'con' command is executed.
22:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:12:05 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:18:10 INFO  : Disconnected from the channel tcfchan#3.
22:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:18:11 INFO  : 'fpga -state' command is executed.
22:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:18:11 INFO  : 'jtag frequency' command is executed.
22:18:11 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:11 INFO  : Context for 'APU' is selected.
22:18:12 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:12 INFO  : Context for 'APU' is selected.
22:18:12 INFO  : 'stop' command is executed.
22:18:13 INFO  : 'ps7_init' command is executed.
22:18:13 INFO  : 'ps7_post_config' command is executed.
22:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:13 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:13 INFO  : Memory regions updated for context APU
22:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:13 INFO  : 'con' command is executed.
22:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:18:13 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:18:57 INFO  : Disconnected from the channel tcfchan#4.
22:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:18:58 INFO  : 'fpga -state' command is executed.
22:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:18:58 INFO  : 'jtag frequency' command is executed.
22:18:58 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:58 INFO  : Context for 'APU' is selected.
22:19:00 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:00 INFO  : Context for 'APU' is selected.
22:19:00 INFO  : 'stop' command is executed.
22:19:00 INFO  : 'ps7_init' command is executed.
22:19:00 INFO  : 'ps7_post_config' command is executed.
22:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:00 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:00 INFO  : Memory regions updated for context APU
22:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:00 INFO  : 'con' command is executed.
22:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:19:00 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:20:53 INFO  : Disconnected from the channel tcfchan#5.
22:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:20:54 INFO  : 'fpga -state' command is executed.
22:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:20:55 INFO  : 'jtag frequency' command is executed.
22:20:55 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:55 INFO  : Context for 'APU' is selected.
22:20:56 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:56 INFO  : Context for 'APU' is selected.
22:20:56 INFO  : 'stop' command is executed.
22:20:56 INFO  : 'ps7_init' command is executed.
22:20:56 INFO  : 'ps7_post_config' command is executed.
22:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:56 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:56 INFO  : Memory regions updated for context APU
22:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:56 INFO  : 'con' command is executed.
22:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:20:56 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:22:44 INFO  : Disconnected from the channel tcfchan#6.
22:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:22:45 INFO  : 'fpga -state' command is executed.
22:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:45 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:22:45 INFO  : 'jtag frequency' command is executed.
22:22:45 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:45 INFO  : Context for 'APU' is selected.
22:22:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:46 INFO  : Context for 'APU' is selected.
22:22:46 INFO  : 'stop' command is executed.
22:22:46 INFO  : 'ps7_init' command is executed.
22:22:46 INFO  : 'ps7_post_config' command is executed.
22:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:47 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:47 INFO  : Memory regions updated for context APU
22:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:47 INFO  : 'con' command is executed.
22:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:22:47 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:23:43 INFO  : Disconnected from the channel tcfchan#7.
22:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:23:44 INFO  : 'fpga -state' command is executed.
22:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:23:44 INFO  : 'jtag frequency' command is executed.
22:23:44 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:44 INFO  : Context for 'APU' is selected.
22:23:46 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:46 INFO  : Context for 'APU' is selected.
22:23:46 INFO  : 'stop' command is executed.
22:23:46 INFO  : 'ps7_init' command is executed.
22:23:46 INFO  : 'ps7_post_config' command is executed.
22:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:46 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:46 INFO  : Memory regions updated for context APU
22:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:46 INFO  : 'con' command is executed.
22:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:23:46 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:26:04 INFO  : Disconnected from the channel tcfchan#8.
22:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:26:05 INFO  : 'fpga -state' command is executed.
22:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:05 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:26:05 INFO  : 'jtag frequency' command is executed.
22:26:05 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:05 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:06 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : 'stop' command is executed.
22:26:06 INFO  : 'ps7_init' command is executed.
22:26:06 INFO  : 'ps7_post_config' command is executed.
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:07 INFO  : Memory regions updated for context APU
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : 'con' command is executed.
22:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:26:07 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:26:24 INFO  : Disconnected from the channel tcfchan#9.
22:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:26:25 INFO  : 'fpga -state' command is executed.
22:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:26:26 INFO  : 'jtag frequency' command is executed.
22:26:26 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:26 INFO  : Context for 'APU' is selected.
22:26:27 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:27 INFO  : Context for 'APU' is selected.
22:26:27 INFO  : 'stop' command is executed.
22:26:27 INFO  : 'ps7_init' command is executed.
22:26:27 INFO  : 'ps7_post_config' command is executed.
22:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:27 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:27 INFO  : Memory regions updated for context APU
22:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:27 INFO  : 'con' command is executed.
22:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:26:27 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:28:24 INFO  : Disconnected from the channel tcfchan#10.
22:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:28:25 INFO  : 'fpga -state' command is executed.
22:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:28:25 INFO  : 'jtag frequency' command is executed.
22:28:25 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:25 INFO  : Context for 'APU' is selected.
22:28:26 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:26 INFO  : Context for 'APU' is selected.
22:28:26 INFO  : 'stop' command is executed.
22:28:26 INFO  : 'ps7_init' command is executed.
22:28:26 INFO  : 'ps7_post_config' command is executed.
22:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:27 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:27 INFO  : Memory regions updated for context APU
22:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:27 INFO  : 'con' command is executed.
22:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:28:27 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:29:06 INFO  : Disconnected from the channel tcfchan#11.
22:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:29:07 INFO  : 'fpga -state' command is executed.
22:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:07 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:29:07 INFO  : 'jtag frequency' command is executed.
22:29:07 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:07 INFO  : Context for 'APU' is selected.
22:29:08 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:08 INFO  : Context for 'APU' is selected.
22:29:08 INFO  : 'stop' command is executed.
22:29:08 INFO  : 'ps7_init' command is executed.
22:29:08 INFO  : 'ps7_post_config' command is executed.
22:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:09 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:09 INFO  : Memory regions updated for context APU
22:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:09 INFO  : 'con' command is executed.
22:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:29:09 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
22:29:36 INFO  : Disconnected from the channel tcfchan#12.
22:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
22:29:38 INFO  : 'fpga -state' command is executed.
22:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
22:29:38 INFO  : 'jtag frequency' command is executed.
22:29:38 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:38 INFO  : Context for 'APU' is selected.
22:29:39 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
22:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:39 INFO  : Context for 'APU' is selected.
22:29:39 INFO  : 'stop' command is executed.
22:29:39 INFO  : 'ps7_init' command is executed.
22:29:39 INFO  : 'ps7_post_config' command is executed.
22:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:39 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:39 INFO  : Memory regions updated for context APU
22:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:39 INFO  : 'con' command is executed.
22:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

22:29:39 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:01:34 INFO  : Disconnected from the channel tcfchan#13.
23:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:01:35 INFO  : 'fpga -state' command is executed.
23:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:01:35 INFO  : 'jtag frequency' command is executed.
23:01:35 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:35 INFO  : Context for 'APU' is selected.
23:01:36 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:36 INFO  : Context for 'APU' is selected.
23:01:36 INFO  : 'stop' command is executed.
23:01:36 INFO  : 'ps7_init' command is executed.
23:01:36 INFO  : 'ps7_post_config' command is executed.
23:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:36 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:36 INFO  : Memory regions updated for context APU
23:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:36 INFO  : 'con' command is executed.
23:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:01:36 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:07:55 INFO  : Disconnected from the channel tcfchan#14.
23:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:07:56 INFO  : 'fpga -state' command is executed.
23:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:56 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:07:56 INFO  : 'jtag frequency' command is executed.
23:07:56 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:56 INFO  : Context for 'APU' is selected.
23:07:57 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:57 INFO  : Context for 'APU' is selected.
23:07:57 INFO  : 'stop' command is executed.
23:07:57 INFO  : 'ps7_init' command is executed.
23:07:57 INFO  : 'ps7_post_config' command is executed.
23:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:57 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:57 INFO  : Memory regions updated for context APU
23:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:58 INFO  : 'con' command is executed.
23:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:07:58 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:08:54 INFO  : Disconnected from the channel tcfchan#15.
23:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:08:55 INFO  : 'fpga -state' command is executed.
23:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:55 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:08:55 INFO  : 'jtag frequency' command is executed.
23:08:55 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:55 INFO  : Context for 'APU' is selected.
23:08:56 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:56 INFO  : Context for 'APU' is selected.
23:08:56 INFO  : 'stop' command is executed.
23:08:56 INFO  : 'ps7_init' command is executed.
23:08:56 INFO  : 'ps7_post_config' command is executed.
23:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:57 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:57 INFO  : Memory regions updated for context APU
23:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:57 INFO  : 'con' command is executed.
23:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:08:57 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:09:32 INFO  : Disconnected from the channel tcfchan#16.
23:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:09:33 INFO  : 'fpga -state' command is executed.
23:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:09:33 INFO  : 'jtag frequency' command is executed.
23:09:33 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:33 INFO  : Context for 'APU' is selected.
23:09:34 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:34 INFO  : Context for 'APU' is selected.
23:09:34 INFO  : 'stop' command is executed.
23:09:34 INFO  : 'ps7_init' command is executed.
23:09:34 INFO  : 'ps7_post_config' command is executed.
23:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:35 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:35 INFO  : Memory regions updated for context APU
23:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:35 INFO  : 'con' command is executed.
23:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:09:35 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:11:28 INFO  : Disconnected from the channel tcfchan#17.
23:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:11:29 INFO  : 'fpga -state' command is executed.
23:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:30 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:11:30 INFO  : 'jtag frequency' command is executed.
23:11:30 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:30 INFO  : Context for 'APU' is selected.
23:11:31 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:11:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:31 INFO  : Context for 'APU' is selected.
23:11:31 INFO  : 'stop' command is executed.
23:11:31 INFO  : 'ps7_init' command is executed.
23:11:31 INFO  : 'ps7_post_config' command is executed.
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:31 INFO  : Memory regions updated for context APU
23:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:31 INFO  : 'con' command is executed.
23:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:11:31 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:13:23 INFO  : Disconnected from the channel tcfchan#18.
23:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:13:24 INFO  : 'fpga -state' command is executed.
23:13:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:13:24 INFO  : 'jtag frequency' command is executed.
23:13:24 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:24 INFO  : Context for 'APU' is selected.
23:13:26 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:26 INFO  : Context for 'APU' is selected.
23:13:26 INFO  : 'stop' command is executed.
23:13:26 INFO  : 'ps7_init' command is executed.
23:13:26 INFO  : 'ps7_post_config' command is executed.
23:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:26 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:26 INFO  : Memory regions updated for context APU
23:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:26 INFO  : 'con' command is executed.
23:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:13:26 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:14:25 INFO  : Disconnected from the channel tcfchan#19.
23:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:14:26 INFO  : 'fpga -state' command is executed.
23:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:14:27 INFO  : 'jtag frequency' command is executed.
23:14:27 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:27 INFO  : Context for 'APU' is selected.
23:14:28 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:28 INFO  : Context for 'APU' is selected.
23:14:28 INFO  : 'stop' command is executed.
23:14:28 INFO  : 'ps7_init' command is executed.
23:14:28 INFO  : 'ps7_post_config' command is executed.
23:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:28 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:28 INFO  : Memory regions updated for context APU
23:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:28 INFO  : 'con' command is executed.
23:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:14:28 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:16:34 INFO  : Disconnected from the channel tcfchan#20.
23:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:16:35 INFO  : 'fpga -state' command is executed.
23:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:36 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:16:36 INFO  : 'jtag frequency' command is executed.
23:16:36 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:36 INFO  : Context for 'APU' is selected.
23:16:37 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:37 INFO  : Context for 'APU' is selected.
23:16:37 INFO  : 'stop' command is executed.
23:16:37 INFO  : 'ps7_init' command is executed.
23:16:37 INFO  : 'ps7_post_config' command is executed.
23:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:37 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:37 INFO  : Memory regions updated for context APU
23:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:38 INFO  : 'con' command is executed.
23:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:16:38 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:17:41 INFO  : Disconnected from the channel tcfchan#21.
23:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:17:42 INFO  : 'fpga -state' command is executed.
23:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:42 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:17:42 INFO  : 'jtag frequency' command is executed.
23:17:42 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:42 INFO  : Context for 'APU' is selected.
23:17:43 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:43 INFO  : Context for 'APU' is selected.
23:17:43 INFO  : 'stop' command is executed.
23:17:44 INFO  : 'ps7_init' command is executed.
23:17:44 INFO  : 'ps7_post_config' command is executed.
23:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:44 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:44 INFO  : Memory regions updated for context APU
23:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:44 INFO  : 'con' command is executed.
23:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:17:44 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:19:27 INFO  : Disconnected from the channel tcfchan#22.
23:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
23:19:28 INFO  : 'fpga -state' command is executed.
23:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
23:19:28 INFO  : 'jtag frequency' command is executed.
23:19:28 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:28 INFO  : Context for 'APU' is selected.
23:19:29 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
23:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:29 INFO  : Context for 'APU' is selected.
23:19:29 INFO  : 'stop' command is executed.
23:19:29 INFO  : 'ps7_init' command is executed.
23:19:29 INFO  : 'ps7_post_config' command is executed.
23:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:29 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:29 INFO  : Memory regions updated for context APU
23:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:30 INFO  : 'con' command is executed.
23:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

23:19:30 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
23:20:04 INFO  : Disconnected from the channel tcfchan#23.
09:20:21 INFO  : Registering command handlers for SDK TCF services
09:20:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
09:20:23 INFO  : XSCT server has started successfully.
09:20:23 INFO  : Successfully done setting XSCT server connection channel  
09:20:23 INFO  : Successfully done setting SDK workspace  
09:20:23 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
09:20:24 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
13:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:46:51 INFO  : FPGA configured successfully with bitstream "E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/cateen_wrapper.bit"
13:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:47:04 INFO  : 'fpga -state' command is executed.
13:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:04 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:47:04 INFO  : 'jtag frequency' command is executed.
13:47:04 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:04 INFO  : Context for 'APU' is selected.
13:47:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:04 INFO  : Context for 'APU' is selected.
13:47:04 INFO  : 'stop' command is executed.
13:47:04 INFO  : 'ps7_init' command is executed.
13:47:04 INFO  : 'ps7_post_config' command is executed.
13:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:05 INFO  : Memory regions updated for context APU
13:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:05 INFO  : 'con' command is executed.
13:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:47:05 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
13:50:07 INFO  : Disconnected from the channel tcfchan#1.
13:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:50:08 INFO  : 'fpga -state' command is executed.
13:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:50:08 INFO  : 'jtag frequency' command is executed.
13:50:08 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:08 INFO  : Context for 'APU' is selected.
13:50:09 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:09 INFO  : Context for 'APU' is selected.
13:50:09 INFO  : 'stop' command is executed.
13:50:09 INFO  : 'ps7_init' command is executed.
13:50:09 INFO  : 'ps7_post_config' command is executed.
13:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:09 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:09 INFO  : Memory regions updated for context APU
13:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:09 INFO  : 'con' command is executed.
13:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:50:09 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
13:51:04 INFO  : Disconnected from the channel tcfchan#2.
13:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:51:05 INFO  : 'fpga -state' command is executed.
13:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:05 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:51:05 INFO  : 'jtag frequency' command is executed.
13:51:05 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:05 INFO  : Context for 'APU' is selected.
13:51:06 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:06 INFO  : Context for 'APU' is selected.
13:51:06 INFO  : 'stop' command is executed.
13:51:06 INFO  : 'ps7_init' command is executed.
13:51:06 INFO  : 'ps7_post_config' command is executed.
13:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:07 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:07 INFO  : Memory regions updated for context APU
13:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:07 INFO  : 'con' command is executed.
13:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:51:07 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
13:52:24 INFO  : Disconnected from the channel tcfchan#3.
13:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:52:25 INFO  : 'fpga -state' command is executed.
13:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:52:25 INFO  : 'jtag frequency' command is executed.
13:52:25 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:25 INFO  : Context for 'APU' is selected.
13:52:27 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:27 INFO  : Context for 'APU' is selected.
13:52:27 INFO  : 'stop' command is executed.
13:52:27 INFO  : 'ps7_init' command is executed.
13:52:27 INFO  : 'ps7_post_config' command is executed.
13:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:27 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:27 INFO  : Memory regions updated for context APU
13:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:27 INFO  : 'con' command is executed.
13:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:52:27 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
13:55:15 INFO  : Disconnected from the channel tcfchan#4.
13:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:55:16 INFO  : 'fpga -state' command is executed.
13:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:16 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:55:16 INFO  : 'jtag frequency' command is executed.
13:55:16 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:16 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:17 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : 'stop' command is executed.
13:55:17 INFO  : 'ps7_init' command is executed.
13:55:17 INFO  : 'ps7_post_config' command is executed.
13:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:17 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:17 INFO  : Memory regions updated for context APU
13:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:18 INFO  : 'con' command is executed.
13:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:55:18 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
13:58:28 INFO  : Disconnected from the channel tcfchan#5.
13:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
13:58:29 INFO  : 'fpga -state' command is executed.
13:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
13:58:29 INFO  : 'jtag frequency' command is executed.
13:58:29 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:29 INFO  : Context for 'APU' is selected.
13:58:30 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
13:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:30 INFO  : Context for 'APU' is selected.
13:58:30 INFO  : 'stop' command is executed.
13:58:30 INFO  : 'ps7_init' command is executed.
13:58:30 INFO  : 'ps7_post_config' command is executed.
13:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:31 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:31 INFO  : Memory regions updated for context APU
13:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:31 INFO  : 'con' command is executed.
13:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

13:58:31 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:00:01 INFO  : Disconnected from the channel tcfchan#6.
14:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:00:02 INFO  : 'fpga -state' command is executed.
14:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:00:02 INFO  : 'jtag frequency' command is executed.
14:00:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:02 INFO  : Context for 'APU' is selected.
14:00:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:00:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:03 INFO  : Context for 'APU' is selected.
14:00:03 INFO  : 'stop' command is executed.
14:00:04 INFO  : 'ps7_init' command is executed.
14:00:04 INFO  : 'ps7_post_config' command is executed.
14:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:04 INFO  : Memory regions updated for context APU
14:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:04 INFO  : 'con' command is executed.
14:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:00:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:00:14 INFO  : Disconnected from the channel tcfchan#7.
14:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:00:15 INFO  : 'fpga -state' command is executed.
14:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:15 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:00:15 INFO  : 'jtag frequency' command is executed.
14:00:15 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:15 INFO  : Context for 'APU' is selected.
14:00:16 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:16 INFO  : Context for 'APU' is selected.
14:00:16 INFO  : 'stop' command is executed.
14:00:16 INFO  : 'ps7_init' command is executed.
14:00:16 INFO  : 'ps7_post_config' command is executed.
14:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:17 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:17 INFO  : Memory regions updated for context APU
14:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:17 INFO  : 'con' command is executed.
14:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:00:17 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:05:20 INFO  : Disconnected from the channel tcfchan#8.
14:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:05:21 INFO  : 'fpga -state' command is executed.
14:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:21 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:05:21 INFO  : 'jtag frequency' command is executed.
14:05:21 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:21 INFO  : Context for 'APU' is selected.
14:05:22 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:22 INFO  : Context for 'APU' is selected.
14:05:22 INFO  : 'stop' command is executed.
14:05:22 INFO  : 'ps7_init' command is executed.
14:05:22 INFO  : 'ps7_post_config' command is executed.
14:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:23 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:23 INFO  : Memory regions updated for context APU
14:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:23 INFO  : 'con' command is executed.
14:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:05:23 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:09:47 INFO  : Disconnected from the channel tcfchan#9.
14:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:09:48 INFO  : 'fpga -state' command is executed.
14:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:09:48 INFO  : 'jtag frequency' command is executed.
14:09:48 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:48 INFO  : Context for 'APU' is selected.
14:09:49 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:49 INFO  : Context for 'APU' is selected.
14:09:50 INFO  : 'stop' command is executed.
14:09:50 INFO  : 'ps7_init' command is executed.
14:09:50 INFO  : 'ps7_post_config' command is executed.
14:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:50 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:50 INFO  : Memory regions updated for context APU
14:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:50 INFO  : 'con' command is executed.
14:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:09:50 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:12:27 INFO  : Disconnected from the channel tcfchan#10.
14:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:12:28 INFO  : 'fpga -state' command is executed.
14:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:12:28 INFO  : 'jtag frequency' command is executed.
14:12:28 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:28 INFO  : Context for 'APU' is selected.
14:12:29 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:29 INFO  : Context for 'APU' is selected.
14:12:29 INFO  : 'stop' command is executed.
14:12:29 INFO  : 'ps7_init' command is executed.
14:12:29 INFO  : 'ps7_post_config' command is executed.
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:29 INFO  : Memory regions updated for context APU
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : 'con' command is executed.
14:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:12:29 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:14:33 INFO  : Disconnected from the channel tcfchan#11.
14:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:14:34 INFO  : 'fpga -state' command is executed.
14:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:14:35 INFO  : 'jtag frequency' command is executed.
14:14:35 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:35 INFO  : Context for 'APU' is selected.
14:14:36 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:36 INFO  : Context for 'APU' is selected.
14:14:36 INFO  : 'stop' command is executed.
14:14:36 INFO  : 'ps7_init' command is executed.
14:14:36 INFO  : 'ps7_post_config' command is executed.
14:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:36 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:36 INFO  : Memory regions updated for context APU
14:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:37 INFO  : 'con' command is executed.
14:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:14:37 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:17:11 INFO  : Disconnected from the channel tcfchan#12.
14:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:17:12 INFO  : 'fpga -state' command is executed.
14:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:17:12 INFO  : 'jtag frequency' command is executed.
14:17:12 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:12 INFO  : Context for 'APU' is selected.
14:17:13 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:17:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:13 INFO  : Context for 'APU' is selected.
14:17:13 INFO  : 'stop' command is executed.
14:17:13 INFO  : 'ps7_init' command is executed.
14:17:13 INFO  : 'ps7_post_config' command is executed.
14:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:13 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:13 INFO  : Memory regions updated for context APU
14:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:13 INFO  : 'con' command is executed.
14:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:17:13 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:19:57 INFO  : Disconnected from the channel tcfchan#13.
14:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:19:58 INFO  : 'fpga -state' command is executed.
14:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:59 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:19:59 INFO  : 'jtag frequency' command is executed.
14:19:59 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:59 INFO  : Context for 'APU' is selected.
14:20:00 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:00 INFO  : Context for 'APU' is selected.
14:20:00 INFO  : 'stop' command is executed.
14:20:00 INFO  : 'ps7_init' command is executed.
14:20:00 INFO  : 'ps7_post_config' command is executed.
14:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:00 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:00 INFO  : Memory regions updated for context APU
14:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:00 INFO  : 'con' command is executed.
14:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:20:00 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:20:37 INFO  : Disconnected from the channel tcfchan#14.
14:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:20:38 INFO  : 'fpga -state' command is executed.
14:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:20:38 INFO  : 'jtag frequency' command is executed.
14:20:38 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:38 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:39 INFO  : Context for 'APU' is selected.
14:20:39 INFO  : 'stop' command is executed.
14:20:39 INFO  : 'ps7_init' command is executed.
14:20:39 INFO  : 'ps7_post_config' command is executed.
14:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:39 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:39 INFO  : Memory regions updated for context APU
14:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:40 INFO  : 'con' command is executed.
14:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:20:40 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:22:21 INFO  : Disconnected from the channel tcfchan#15.
14:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:22:22 INFO  : 'fpga -state' command is executed.
14:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:22 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:22:22 INFO  : 'jtag frequency' command is executed.
14:22:22 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:22 INFO  : Context for 'APU' is selected.
14:22:23 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:23 INFO  : Context for 'APU' is selected.
14:22:23 INFO  : 'stop' command is executed.
14:22:23 INFO  : 'ps7_init' command is executed.
14:22:23 INFO  : 'ps7_post_config' command is executed.
14:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:24 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:24 INFO  : Memory regions updated for context APU
14:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:24 INFO  : 'con' command is executed.
14:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:22:24 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:23:23 INFO  : Disconnected from the channel tcfchan#16.
14:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:23:25 INFO  : 'fpga -state' command is executed.
14:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:25 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:23:25 INFO  : 'jtag frequency' command is executed.
14:23:25 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:25 INFO  : Context for 'APU' is selected.
14:23:26 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:26 INFO  : Context for 'APU' is selected.
14:23:26 INFO  : 'stop' command is executed.
14:23:26 INFO  : 'ps7_init' command is executed.
14:23:26 INFO  : 'ps7_post_config' command is executed.
14:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:26 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:26 INFO  : Memory regions updated for context APU
14:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:26 INFO  : 'con' command is executed.
14:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:23:26 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:27:56 INFO  : Disconnected from the channel tcfchan#17.
14:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:27:57 INFO  : 'fpga -state' command is executed.
14:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:27:57 INFO  : 'jtag frequency' command is executed.
14:27:57 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:58 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:58 INFO  : Context for 'APU' is selected.
14:27:58 INFO  : 'stop' command is executed.
14:27:58 INFO  : 'ps7_init' command is executed.
14:27:58 INFO  : 'ps7_post_config' command is executed.
14:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:59 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:59 INFO  : Memory regions updated for context APU
14:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:59 INFO  : 'con' command is executed.
14:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:27:59 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:35:38 INFO  : Disconnected from the channel tcfchan#18.
14:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:35:41 INFO  : 'fpga -state' command is executed.
14:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:41 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:35:41 INFO  : 'jtag frequency' command is executed.
14:35:41 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:41 INFO  : Context for 'APU' is selected.
14:35:42 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:42 INFO  : Context for 'APU' is selected.
14:35:42 INFO  : 'stop' command is executed.
14:35:42 INFO  : 'ps7_init' command is executed.
14:35:42 INFO  : 'ps7_post_config' command is executed.
14:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:42 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:42 INFO  : Memory regions updated for context APU
14:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:42 INFO  : 'con' command is executed.
14:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:35:42 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:38:00 INFO  : Disconnected from the channel tcfchan#19.
14:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:38:01 INFO  : 'fpga -state' command is executed.
14:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:38:02 INFO  : 'jtag frequency' command is executed.
14:38:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:02 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:03 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : 'stop' command is executed.
14:38:03 INFO  : 'ps7_init' command is executed.
14:38:03 INFO  : 'ps7_post_config' command is executed.
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:03 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:03 INFO  : Memory regions updated for context APU
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:03 INFO  : 'con' command is executed.
14:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:38:03 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:39:23 INFO  : Disconnected from the channel tcfchan#20.
14:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:39:24 INFO  : 'fpga -state' command is executed.
14:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:39:24 INFO  : 'jtag frequency' command is executed.
14:39:24 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:24 INFO  : Context for 'APU' is selected.
14:39:25 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:25 INFO  : Context for 'APU' is selected.
14:39:25 INFO  : 'stop' command is executed.
14:39:25 INFO  : 'ps7_init' command is executed.
14:39:25 INFO  : 'ps7_post_config' command is executed.
14:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:25 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:25 INFO  : Memory regions updated for context APU
14:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:26 INFO  : 'con' command is executed.
14:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:39:26 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:44:01 INFO  : Disconnected from the channel tcfchan#21.
14:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:44:02 INFO  : 'fpga -state' command is executed.
14:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:44:02 INFO  : 'jtag frequency' command is executed.
14:44:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:02 INFO  : Context for 'APU' is selected.
14:44:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:04 INFO  : Context for 'APU' is selected.
14:44:04 INFO  : 'stop' command is executed.
14:44:04 INFO  : 'ps7_init' command is executed.
14:44:04 INFO  : 'ps7_post_config' command is executed.
14:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:04 INFO  : Memory regions updated for context APU
14:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:04 INFO  : 'con' command is executed.
14:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:44:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:52:06 INFO  : Disconnected from the channel tcfchan#22.
14:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:52:07 INFO  : 'fpga -state' command is executed.
14:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:08 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:52:08 INFO  : 'jtag frequency' command is executed.
14:52:08 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:08 INFO  : Context for 'APU' is selected.
14:52:09 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:09 INFO  : Context for 'APU' is selected.
14:52:09 INFO  : 'stop' command is executed.
14:52:09 INFO  : 'ps7_init' command is executed.
14:52:09 INFO  : 'ps7_post_config' command is executed.
14:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:09 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:09 INFO  : Memory regions updated for context APU
14:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:09 INFO  : 'con' command is executed.
14:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:52:09 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
14:52:58 INFO  : Disconnected from the channel tcfchan#23.
14:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
14:52:59 INFO  : 'fpga -state' command is executed.
14:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:00 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
14:53:00 INFO  : 'jtag frequency' command is executed.
14:53:00 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:00 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
14:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:01 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : 'stop' command is executed.
14:53:01 INFO  : 'ps7_init' command is executed.
14:53:01 INFO  : 'ps7_post_config' command is executed.
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:01 INFO  : Memory regions updated for context APU
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : 'con' command is executed.
14:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

14:53:01 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:12:22 INFO  : Disconnected from the channel tcfchan#24.
15:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:12:23 INFO  : 'fpga -state' command is executed.
15:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:12:23 INFO  : 'jtag frequency' command is executed.
15:12:23 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:23 INFO  : Context for 'APU' is selected.
15:12:25 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:12:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:25 INFO  : Context for 'APU' is selected.
15:12:25 INFO  : 'stop' command is executed.
15:12:25 INFO  : 'ps7_init' command is executed.
15:12:25 INFO  : 'ps7_post_config' command is executed.
15:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:25 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:25 INFO  : Memory regions updated for context APU
15:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:25 INFO  : 'con' command is executed.
15:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:12:25 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:28:41 INFO  : Disconnected from the channel tcfchan#25.
15:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:28:42 INFO  : 'fpga -state' command is executed.
15:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:42 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:28:42 INFO  : 'jtag frequency' command is executed.
15:28:42 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:42 INFO  : Context for 'APU' is selected.
15:28:43 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:43 INFO  : Context for 'APU' is selected.
15:28:43 INFO  : 'stop' command is executed.
15:28:44 INFO  : 'ps7_init' command is executed.
15:28:44 INFO  : 'ps7_post_config' command is executed.
15:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:44 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:44 INFO  : Memory regions updated for context APU
15:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:44 INFO  : 'con' command is executed.
15:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:28:44 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:42:02 INFO  : Disconnected from the channel tcfchan#26.
15:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:42:03 INFO  : 'fpga -state' command is executed.
15:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:42:03 INFO  : 'jtag frequency' command is executed.
15:42:03 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:03 INFO  : Context for 'APU' is selected.
15:42:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:04 INFO  : Context for 'APU' is selected.
15:42:04 INFO  : 'stop' command is executed.
15:42:04 INFO  : 'ps7_init' command is executed.
15:42:04 INFO  : 'ps7_post_config' command is executed.
15:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:05 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:05 INFO  : Memory regions updated for context APU
15:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:05 INFO  : 'con' command is executed.
15:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:42:05 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:43:34 INFO  : Disconnected from the channel tcfchan#27.
15:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:43:35 INFO  : 'fpga -state' command is executed.
15:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:43:35 INFO  : 'jtag frequency' command is executed.
15:43:35 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:35 INFO  : Context for 'APU' is selected.
15:43:36 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:36 INFO  : Context for 'APU' is selected.
15:43:36 INFO  : 'stop' command is executed.
15:43:36 INFO  : 'ps7_init' command is executed.
15:43:36 INFO  : 'ps7_post_config' command is executed.
15:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:37 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:37 INFO  : Memory regions updated for context APU
15:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:37 INFO  : 'con' command is executed.
15:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:43:37 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:44:25 INFO  : Disconnected from the channel tcfchan#28.
15:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:44:26 INFO  : 'fpga -state' command is executed.
15:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:26 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:44:26 INFO  : 'jtag frequency' command is executed.
15:44:26 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:26 INFO  : Context for 'APU' is selected.
15:44:27 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:27 INFO  : Context for 'APU' is selected.
15:44:27 INFO  : 'stop' command is executed.
15:44:27 INFO  : 'ps7_init' command is executed.
15:44:27 INFO  : 'ps7_post_config' command is executed.
15:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:28 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:28 INFO  : Memory regions updated for context APU
15:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:28 INFO  : 'con' command is executed.
15:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:44:28 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:54:18 INFO  : Disconnected from the channel tcfchan#29.
15:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:54:20 INFO  : 'fpga -state' command is executed.
15:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:20 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:54:20 INFO  : 'jtag frequency' command is executed.
15:54:20 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:20 INFO  : Context for 'APU' is selected.
15:54:21 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:21 INFO  : Context for 'APU' is selected.
15:54:21 INFO  : 'stop' command is executed.
15:54:21 INFO  : 'ps7_init' command is executed.
15:54:21 INFO  : 'ps7_post_config' command is executed.
15:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:21 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:21 INFO  : Memory regions updated for context APU
15:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:21 INFO  : 'con' command is executed.
15:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:54:21 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
15:56:42 INFO  : Disconnected from the channel tcfchan#30.
15:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
15:56:43 INFO  : 'fpga -state' command is executed.
15:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
15:56:44 INFO  : 'jtag frequency' command is executed.
15:56:44 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:44 INFO  : Context for 'APU' is selected.
15:56:45 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
15:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:45 INFO  : Context for 'APU' is selected.
15:56:45 INFO  : 'stop' command is executed.
15:56:45 INFO  : 'ps7_init' command is executed.
15:56:45 INFO  : 'ps7_post_config' command is executed.
15:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:45 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:45 INFO  : Memory regions updated for context APU
15:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:45 INFO  : 'con' command is executed.
15:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

15:56:45 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:01:48 INFO  : Disconnected from the channel tcfchan#31.
16:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:01:49 INFO  : 'fpga -state' command is executed.
16:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:49 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:01:49 INFO  : 'jtag frequency' command is executed.
16:01:49 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:49 INFO  : Context for 'APU' is selected.
16:01:50 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:50 INFO  : Context for 'APU' is selected.
16:01:50 INFO  : 'stop' command is executed.
16:01:50 INFO  : 'ps7_init' command is executed.
16:01:50 INFO  : 'ps7_post_config' command is executed.
16:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:51 INFO  : Memory regions updated for context APU
16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : 'con' command is executed.
16:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:01:51 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:03:47 INFO  : Disconnected from the channel tcfchan#32.
16:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:03:48 INFO  : 'fpga -state' command is executed.
16:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:03:48 INFO  : 'jtag frequency' command is executed.
16:03:48 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:48 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:49 INFO  : Context for 'APU' is selected.
16:03:49 INFO  : 'stop' command is executed.
16:03:50 INFO  : 'ps7_init' command is executed.
16:03:50 INFO  : 'ps7_post_config' command is executed.
16:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:50 INFO  : Memory regions updated for context APU
16:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:50 INFO  : 'con' command is executed.
16:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:03:50 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:05:03 INFO  : Disconnected from the channel tcfchan#33.
16:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:05:04 INFO  : 'fpga -state' command is executed.
16:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:05 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:05:05 INFO  : 'jtag frequency' command is executed.
16:05:05 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:05 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:06 INFO  : Context for 'APU' is selected.
16:05:06 INFO  : 'stop' command is executed.
16:05:06 INFO  : 'ps7_init' command is executed.
16:05:06 INFO  : 'ps7_post_config' command is executed.
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:06 INFO  : Memory regions updated for context APU
16:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:06 INFO  : 'con' command is executed.
16:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:05:06 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:05:18 INFO  : Disconnected from the channel tcfchan#34.
16:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:05:19 INFO  : 'fpga -state' command is executed.
16:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:19 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:05:19 INFO  : 'jtag frequency' command is executed.
16:05:19 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:19 INFO  : Context for 'APU' is selected.
16:05:20 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:20 INFO  : Context for 'APU' is selected.
16:05:20 INFO  : 'stop' command is executed.
16:05:20 INFO  : 'ps7_init' command is executed.
16:05:20 INFO  : 'ps7_post_config' command is executed.
16:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:21 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:21 INFO  : Memory regions updated for context APU
16:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:21 INFO  : 'con' command is executed.
16:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:05:21 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:06:10 INFO  : Disconnected from the channel tcfchan#35.
16:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:06:11 INFO  : 'fpga -state' command is executed.
16:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:12 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:06:12 INFO  : 'jtag frequency' command is executed.
16:06:12 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:12 INFO  : Context for 'APU' is selected.
16:06:13 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:13 INFO  : Context for 'APU' is selected.
16:06:13 INFO  : 'stop' command is executed.
16:06:13 INFO  : 'ps7_init' command is executed.
16:06:13 INFO  : 'ps7_post_config' command is executed.
16:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:13 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:13 INFO  : Memory regions updated for context APU
16:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:13 INFO  : 'con' command is executed.
16:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:06:13 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:06:41 INFO  : Disconnected from the channel tcfchan#36.
16:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:06:42 INFO  : 'fpga -state' command is executed.
16:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:42 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:06:42 INFO  : 'jtag frequency' command is executed.
16:06:42 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:42 INFO  : Context for 'APU' is selected.
16:06:43 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:43 INFO  : Context for 'APU' is selected.
16:06:43 INFO  : 'stop' command is executed.
16:06:44 INFO  : 'ps7_init' command is executed.
16:06:44 INFO  : 'ps7_post_config' command is executed.
16:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:44 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:44 INFO  : Memory regions updated for context APU
16:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:44 INFO  : 'con' command is executed.
16:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:06:44 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:07:00 INFO  : Disconnected from the channel tcfchan#37.
16:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:07:02 INFO  : 'fpga -state' command is executed.
16:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:02 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:07:02 INFO  : 'jtag frequency' command is executed.
16:07:02 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:02 INFO  : Context for 'APU' is selected.
16:07:03 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:03 INFO  : Context for 'APU' is selected.
16:07:03 INFO  : 'stop' command is executed.
16:07:03 INFO  : 'ps7_init' command is executed.
16:07:03 INFO  : 'ps7_post_config' command is executed.
16:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:03 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:03 INFO  : Memory regions updated for context APU
16:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:03 INFO  : 'con' command is executed.
16:07:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:07:03 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:08:12 INFO  : Disconnected from the channel tcfchan#38.
16:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:08:13 INFO  : 'fpga -state' command is executed.
16:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:13 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:08:13 INFO  : 'jtag frequency' command is executed.
16:08:13 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:13 INFO  : Context for 'APU' is selected.
16:08:14 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:14 INFO  : Context for 'APU' is selected.
16:08:14 INFO  : 'stop' command is executed.
16:08:14 INFO  : 'ps7_init' command is executed.
16:08:14 INFO  : 'ps7_post_config' command is executed.
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:14 INFO  : Memory regions updated for context APU
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:15 INFO  : 'con' command is executed.
16:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:08:15 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:08:36 INFO  : Disconnected from the channel tcfchan#39.
16:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:08:37 INFO  : 'fpga -state' command is executed.
16:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:08:38 INFO  : 'jtag frequency' command is executed.
16:08:38 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:38 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:39 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : 'stop' command is executed.
16:08:39 INFO  : 'ps7_init' command is executed.
16:08:39 INFO  : 'ps7_post_config' command is executed.
16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:39 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:39 INFO  : Memory regions updated for context APU
16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:39 INFO  : 'con' command is executed.
16:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:08:39 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:39:37 INFO  : Disconnected from the channel tcfchan#40.
16:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:39:38 INFO  : 'fpga -state' command is executed.
16:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:38 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:39:38 INFO  : 'jtag frequency' command is executed.
16:39:38 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:38 INFO  : Context for 'APU' is selected.
16:39:39 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:39 INFO  : Context for 'APU' is selected.
16:39:39 INFO  : 'stop' command is executed.
16:39:39 INFO  : 'ps7_init' command is executed.
16:39:39 INFO  : 'ps7_post_config' command is executed.
16:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:39 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:40 INFO  : Memory regions updated for context APU
16:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:40 INFO  : 'con' command is executed.
16:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:39:40 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:40:33 INFO  : Disconnected from the channel tcfchan#41.
16:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:40:34 INFO  : 'fpga -state' command is executed.
16:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:34 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:40:34 INFO  : 'jtag frequency' command is executed.
16:40:34 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:34 INFO  : Context for 'APU' is selected.
16:40:35 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:35 INFO  : Context for 'APU' is selected.
16:40:35 INFO  : 'stop' command is executed.
16:40:35 INFO  : 'ps7_init' command is executed.
16:40:35 INFO  : 'ps7_post_config' command is executed.
16:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:36 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:36 INFO  : Memory regions updated for context APU
16:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:36 INFO  : 'con' command is executed.
16:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:40:36 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:41:32 INFO  : Disconnected from the channel tcfchan#42.
16:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:41:33 INFO  : 'fpga -state' command is executed.
16:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:41:33 INFO  : 'jtag frequency' command is executed.
16:41:33 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:33 INFO  : Context for 'APU' is selected.
16:41:34 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:34 INFO  : Context for 'APU' is selected.
16:41:34 INFO  : 'stop' command is executed.
16:41:35 INFO  : 'ps7_init' command is executed.
16:41:35 INFO  : 'ps7_post_config' command is executed.
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:35 INFO  : Memory regions updated for context APU
16:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:35 INFO  : 'con' command is executed.
16:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:41:35 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:44:26 INFO  : Disconnected from the channel tcfchan#43.
16:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:44:27 INFO  : 'fpga -state' command is executed.
16:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:28 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:44:28 INFO  : 'jtag frequency' command is executed.
16:44:28 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:28 INFO  : Context for 'APU' is selected.
16:44:29 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:29 INFO  : Context for 'APU' is selected.
16:44:29 INFO  : 'stop' command is executed.
16:44:29 INFO  : 'ps7_init' command is executed.
16:44:29 INFO  : 'ps7_post_config' command is executed.
16:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:29 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:29 INFO  : Memory regions updated for context APU
16:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:29 INFO  : 'con' command is executed.
16:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:44:29 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:46:26 INFO  : Disconnected from the channel tcfchan#44.
16:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:46:27 INFO  : 'fpga -state' command is executed.
16:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:27 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:46:27 INFO  : 'jtag frequency' command is executed.
16:46:27 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:27 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:29 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : 'stop' command is executed.
16:46:29 INFO  : 'ps7_init' command is executed.
16:46:29 INFO  : 'ps7_post_config' command is executed.
16:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:29 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:29 INFO  : Memory regions updated for context APU
16:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:29 INFO  : 'con' command is executed.
16:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:46:29 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:47:09 INFO  : Disconnected from the channel tcfchan#45.
16:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:47:10 INFO  : 'fpga -state' command is executed.
16:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:10 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:47:10 INFO  : 'jtag frequency' command is executed.
16:47:10 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:10 INFO  : Context for 'APU' is selected.
16:47:11 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:11 INFO  : Context for 'APU' is selected.
16:47:11 INFO  : 'stop' command is executed.
16:47:11 INFO  : 'ps7_init' command is executed.
16:47:11 INFO  : 'ps7_post_config' command is executed.
16:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:12 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:12 INFO  : Memory regions updated for context APU
16:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:12 INFO  : 'con' command is executed.
16:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:47:12 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:51:39 INFO  : Disconnected from the channel tcfchan#46.
16:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:51:40 INFO  : 'fpga -state' command is executed.
16:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:51:40 INFO  : 'jtag frequency' command is executed.
16:51:40 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:40 INFO  : Context for 'APU' is selected.
16:51:41 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:41 INFO  : Context for 'APU' is selected.
16:51:41 INFO  : 'stop' command is executed.
16:51:41 INFO  : 'ps7_init' command is executed.
16:51:41 INFO  : 'ps7_post_config' command is executed.
16:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:41 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:41 INFO  : Memory regions updated for context APU
16:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:42 INFO  : 'con' command is executed.
16:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:51:42 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:56:01 INFO  : Disconnected from the channel tcfchan#47.
16:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:56:02 INFO  : 'fpga -state' command is executed.
16:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:03 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:56:03 INFO  : 'jtag frequency' command is executed.
16:56:03 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:03 INFO  : Context for 'APU' is selected.
16:56:04 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:04 INFO  : Context for 'APU' is selected.
16:56:04 INFO  : 'stop' command is executed.
16:56:04 INFO  : 'ps7_init' command is executed.
16:56:04 INFO  : 'ps7_post_config' command is executed.
16:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:04 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:04 INFO  : Memory regions updated for context APU
16:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:04 INFO  : 'con' command is executed.
16:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:56:04 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:57:56 INFO  : Disconnected from the channel tcfchan#48.
16:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:57:57 INFO  : 'fpga -state' command is executed.
16:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:57 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:57:57 INFO  : 'jtag frequency' command is executed.
16:57:57 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:57 INFO  : Context for 'APU' is selected.
16:57:58 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:58 INFO  : Context for 'APU' is selected.
16:57:58 INFO  : 'stop' command is executed.
16:57:58 INFO  : 'ps7_init' command is executed.
16:57:58 INFO  : 'ps7_post_config' command is executed.
16:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:58 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:58 INFO  : Memory regions updated for context APU
16:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:58 INFO  : 'con' command is executed.
16:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:57:58 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
16:59:38 INFO  : Disconnected from the channel tcfchan#49.
16:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
16:59:39 INFO  : 'fpga -state' command is executed.
16:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:39 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
16:59:39 INFO  : 'jtag frequency' command is executed.
16:59:39 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:39 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
16:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:40 INFO  : Context for 'APU' is selected.
16:59:40 INFO  : 'stop' command is executed.
16:59:40 INFO  : 'ps7_init' command is executed.
16:59:40 INFO  : 'ps7_post_config' command is executed.
16:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:41 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:41 INFO  : Memory regions updated for context APU
16:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:41 INFO  : 'con' command is executed.
16:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

16:59:41 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
17:02:22 INFO  : Disconnected from the channel tcfchan#50.
17:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:02:23 INFO  : 'fpga -state' command is executed.
17:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:23 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:02:23 INFO  : 'jtag frequency' command is executed.
17:02:23 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:23 INFO  : Context for 'APU' is selected.
17:02:24 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
17:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:24 INFO  : Context for 'APU' is selected.
17:02:24 INFO  : 'stop' command is executed.
17:02:24 INFO  : 'ps7_init' command is executed.
17:02:24 INFO  : 'ps7_post_config' command is executed.
17:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:25 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:25 INFO  : Memory regions updated for context APU
17:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:25 INFO  : 'con' command is executed.
17:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

17:02:25 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
17:03:43 INFO  : Disconnected from the channel tcfchan#51.
17:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:03:44 INFO  : 'fpga -state' command is executed.
17:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:44 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:03:44 INFO  : 'jtag frequency' command is executed.
17:03:44 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:44 INFO  : Context for 'APU' is selected.
17:03:45 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
17:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:45 INFO  : Context for 'APU' is selected.
17:03:45 INFO  : 'stop' command is executed.
17:03:45 INFO  : 'ps7_init' command is executed.
17:03:45 INFO  : 'ps7_post_config' command is executed.
17:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:45 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:45 INFO  : Memory regions updated for context APU
17:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:46 INFO  : 'con' command is executed.
17:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

17:03:46 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
17:04:31 INFO  : Disconnected from the channel tcfchan#52.
17:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:04:32 INFO  : 'fpga -state' command is executed.
17:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:32 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:04:32 INFO  : 'jtag frequency' command is executed.
17:04:32 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:32 INFO  : Context for 'APU' is selected.
17:04:33 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
17:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:33 INFO  : Context for 'APU' is selected.
17:04:33 INFO  : 'stop' command is executed.
17:04:34 INFO  : 'ps7_init' command is executed.
17:04:34 INFO  : 'ps7_post_config' command is executed.
17:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:34 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:34 INFO  : Memory regions updated for context APU
17:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:34 INFO  : 'con' command is executed.
17:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

17:04:34 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
17:04:46 INFO  : Disconnected from the channel tcfchan#53.
17:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
17:04:47 INFO  : 'fpga -state' command is executed.
17:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:48 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
17:04:48 INFO  : 'jtag frequency' command is executed.
17:04:48 INFO  : Sourcing of 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:48 INFO  : Context for 'APU' is selected.
17:04:49 INFO  : Hardware design information is loaded from 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf'.
17:04:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:49 INFO  : Context for 'APU' is selected.
17:04:49 INFO  : 'stop' command is executed.
17:04:49 INFO  : 'ps7_init' command is executed.
17:04:49 INFO  : 'ps7_post_config' command is executed.
17:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:49 INFO  : The application 'E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow E:/project/SmartCanteen/cateen/cateen.sdk/cateen/Debug/cateen.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:49 INFO  : Memory regions updated for context APU
17:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:49 INFO  : 'con' command is executed.
17:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

17:04:49 INFO  : Launch script is exported to file 'E:\project\SmartCanteen\cateen\cateen.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_cateen.elf_on_local.tcl'
17:06:01 INFO  : Disconnected from the channel tcfchan#54.
19:29:40 INFO  : Registering command handlers for SDK TCF services
19:29:41 INFO  : Launching XSCT server: xsct.bat -interactive E:\project\SmartCanteen\cateen\cateen.sdk\temp_xsdb_launch_script.tcl
19:29:44 INFO  : XSCT server has started successfully.
19:29:44 INFO  : Successfully done setting XSCT server connection channel  
19:29:44 INFO  : Successfully done setting SDK workspace  
19:29:44 INFO  : Processing command line option -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf.
19:29:44 INFO  : Checking for hwspec changes in the project cateen_wrapper_hw_platform_0.
