INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SURE Trust Assignments/register_file_st_asgn1/register_file_st_asgn1.srcs/sources_1/new/register_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_top
