Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jul 16 11:57:23 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_HDMI_Display_control_sets_placed.rpt
| Design       : OV7670_HDMI_Display
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              40 |           17 |
| No           | Yes                   | No                     |              32 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              34 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |               Enable Signal               |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                    |                                           |                                                    |                1 |              1 |         1.00 |
|  hdmi_clk_BUFG                    |                                           |                                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                    |                                           | U_HDMI_TMDS_Controller/bit_counter[4]_i_1_n_0      |                2 |              5 |         2.50 |
|  U_HDMI_TMDS_Controller/clk_25mhz |                                           | U_HDMI_Controller/U_Pix_counter/reset              |                3 |              5 |         1.67 |
|  U_HDMI_TMDS_Controller/clk_25mhz |                                           |                                                    |                3 |              6 |         2.00 |
|  U_HDMI_TMDS_Controller/clk_25mhz |                                           | U_HDMI_Controller/U_Pix_counter/v_counter_reg[9]_0 |                6 |              6 |         1.00 |
|  ov7670_pclk_IBUF_BUFG            | U_OV7670_MemController/v_counter0         | reset_IBUF                                         |                2 |              8 |         4.00 |
|  ov7670_pclk_IBUF_BUFG            | U_OV7670_MemController/pix_data[2]        | reset_IBUF                                         |                6 |              8 |         1.33 |
|  ov7670_pclk_IBUF_BUFG            | U_OV7670_MemController/pix_data[9]        | reset_IBUF                                         |                6 |              8 |         1.33 |
|  U_HDMI_TMDS_Controller/clk_25mhz |                                           | reset_IBUF                                         |                6 |              8 |         1.33 |
|  hdmi_clk_BUFG                    |                                           | reset_IBUF                                         |                3 |             10 |         3.33 |
|  hdmi_clk_BUFG                    | U_HDMI_Controller/U_Pix_counter/v_counter | reset_IBUF                                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                    |                                           | reset_IBUF                                         |                5 |             14 |         2.80 |
|  ov7670_pclk_IBUF_BUFG            |                                           | reset_IBUF                                         |               12 |             24 |         2.00 |
+-----------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


