<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../.mx.jvmci/mx_jvmci.py.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;asm/assembler.hpp&quot;
  29 #include &quot;c1/c1_CodeStubs.hpp&quot;
  30 #include &quot;c1/c1_Compilation.hpp&quot;
  31 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  32 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  33 #include &quot;c1/c1_Runtime1.hpp&quot;
  34 #include &quot;c1/c1_ValueStack.hpp&quot;
  35 #include &quot;ci/ciArrayKlass.hpp&quot;
  36 #include &quot;ci/ciInstance.hpp&quot;
  37 #include &quot;code/compiledIC.hpp&quot;
  38 #include &quot;gc/shared/collectedHeap.hpp&quot;
  39 #include &quot;nativeInst_aarch64.hpp&quot;
  40 #include &quot;oops/objArrayKlass.hpp&quot;
  41 #include &quot;runtime/frame.inline.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;

  43 #include &quot;vmreg_aarch64.inline.hpp&quot;
  44 
  45 
<span class="line-removed">  46 </span>
  47 #ifndef PRODUCT
  48 #define COMMENT(x)   do { __ block_comment(x); } while (0)
  49 #else
  50 #define COMMENT(x)
  51 #endif
  52 
  53 NEEDS_CLEANUP // remove this definitions ?
  54 const Register IC_Klass    = rscratch2;   // where the IC klass is cached
  55 const Register SYNC_header = r0;   // synchronization header
  56 const Register SHIFT_count = r0;   // where count for shift operations must be
  57 
  58 #define __ _masm-&gt;
  59 
  60 
  61 static void select_different_registers(Register preserve,
  62                                        Register extra,
  63                                        Register &amp;tmp1,
  64                                        Register &amp;tmp2) {
  65   if (tmp1 == preserve) {
  66     assert_different_registers(tmp1, tmp2, extra);
</pre>
<hr />
<pre>
1730       case lir_mul: __ mul (dest-&gt;as_register_lo(), lreg_lo, rreg_lo); break;
1731       case lir_div: __ corrected_idivq(dest-&gt;as_register_lo(), lreg_lo, rreg_lo, false, rscratch1); break;
1732       case lir_rem: __ corrected_idivq(dest-&gt;as_register_lo(), lreg_lo, rreg_lo, true, rscratch1); break;
1733       default:
1734         ShouldNotReachHere();
1735       }
1736 
1737     } else if (right-&gt;is_constant()) {
1738       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong();
1739       Register dreg = as_reg(dest);
1740       switch (code) {
1741         case lir_add:
1742         case lir_sub:
1743           if (c == 0 &amp;&amp; dreg == lreg_lo) {
1744             COMMENT(&quot;effective nop elided&quot;);
1745             return;
1746           }
1747           code == lir_add ? __ add(dreg, lreg_lo, c) : __ sub(dreg, lreg_lo, c);
1748           break;
1749         case lir_div:
<span class="line-modified">1750           assert(c &gt; 0 &amp;&amp; is_power_of_2_long(c), &quot;divisor must be power-of-2 constant&quot;);</span>
1751           if (c == 1) {
1752             // move lreg_lo to dreg if divisor is 1
1753             __ mov(dreg, lreg_lo);
1754           } else {
1755             unsigned int shift = exact_log2_long(c);
1756             // use rscratch1 as intermediate result register
1757             __ asr(rscratch1, lreg_lo, 63);
1758             __ add(rscratch1, lreg_lo, rscratch1, Assembler::LSR, 64 - shift);
1759             __ asr(dreg, rscratch1, shift);
1760           }
1761           break;
1762         case lir_rem:
<span class="line-modified">1763           assert(c &gt; 0 &amp;&amp; is_power_of_2_long(c), &quot;divisor must be power-of-2 constant&quot;);</span>
1764           if (c == 1) {
1765             // move 0 to dreg if divisor is 1
1766             __ mov(dreg, zr);
1767           } else {
1768             // use rscratch1 as intermediate result register
1769             __ negs(rscratch1, lreg_lo);
1770             __ andr(dreg, lreg_lo, c - 1);
1771             __ andr(rscratch1, rscratch1, c - 1);
1772             __ csneg(dreg, dreg, rscratch1, Assembler::MI);
1773           }
1774           break;
1775         default:
1776           ShouldNotReachHere();
1777       }
1778     } else {
1779       ShouldNotReachHere();
1780     }
1781   } else if (left-&gt;is_single_fpu()) {
1782     assert(right-&gt;is_single_fpu(), &quot;right hand side of float arithmetics needs to be float register&quot;);
1783     switch (code) {
</pre>
</td>
<td>
<hr />
<pre>
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;asm/assembler.hpp&quot;
  29 #include &quot;c1/c1_CodeStubs.hpp&quot;
  30 #include &quot;c1/c1_Compilation.hpp&quot;
  31 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  32 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  33 #include &quot;c1/c1_Runtime1.hpp&quot;
  34 #include &quot;c1/c1_ValueStack.hpp&quot;
  35 #include &quot;ci/ciArrayKlass.hpp&quot;
  36 #include &quot;ci/ciInstance.hpp&quot;
  37 #include &quot;code/compiledIC.hpp&quot;
  38 #include &quot;gc/shared/collectedHeap.hpp&quot;
  39 #include &quot;nativeInst_aarch64.hpp&quot;
  40 #include &quot;oops/objArrayKlass.hpp&quot;
  41 #include &quot;runtime/frame.inline.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
<span class="line-added">  43 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  44 #include &quot;vmreg_aarch64.inline.hpp&quot;
  45 
  46 

  47 #ifndef PRODUCT
  48 #define COMMENT(x)   do { __ block_comment(x); } while (0)
  49 #else
  50 #define COMMENT(x)
  51 #endif
  52 
  53 NEEDS_CLEANUP // remove this definitions ?
  54 const Register IC_Klass    = rscratch2;   // where the IC klass is cached
  55 const Register SYNC_header = r0;   // synchronization header
  56 const Register SHIFT_count = r0;   // where count for shift operations must be
  57 
  58 #define __ _masm-&gt;
  59 
  60 
  61 static void select_different_registers(Register preserve,
  62                                        Register extra,
  63                                        Register &amp;tmp1,
  64                                        Register &amp;tmp2) {
  65   if (tmp1 == preserve) {
  66     assert_different_registers(tmp1, tmp2, extra);
</pre>
<hr />
<pre>
1730       case lir_mul: __ mul (dest-&gt;as_register_lo(), lreg_lo, rreg_lo); break;
1731       case lir_div: __ corrected_idivq(dest-&gt;as_register_lo(), lreg_lo, rreg_lo, false, rscratch1); break;
1732       case lir_rem: __ corrected_idivq(dest-&gt;as_register_lo(), lreg_lo, rreg_lo, true, rscratch1); break;
1733       default:
1734         ShouldNotReachHere();
1735       }
1736 
1737     } else if (right-&gt;is_constant()) {
1738       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong();
1739       Register dreg = as_reg(dest);
1740       switch (code) {
1741         case lir_add:
1742         case lir_sub:
1743           if (c == 0 &amp;&amp; dreg == lreg_lo) {
1744             COMMENT(&quot;effective nop elided&quot;);
1745             return;
1746           }
1747           code == lir_add ? __ add(dreg, lreg_lo, c) : __ sub(dreg, lreg_lo, c);
1748           break;
1749         case lir_div:
<span class="line-modified">1750           assert(c &gt; 0 &amp;&amp; is_power_of_2(c), &quot;divisor must be power-of-2 constant&quot;);</span>
1751           if (c == 1) {
1752             // move lreg_lo to dreg if divisor is 1
1753             __ mov(dreg, lreg_lo);
1754           } else {
1755             unsigned int shift = exact_log2_long(c);
1756             // use rscratch1 as intermediate result register
1757             __ asr(rscratch1, lreg_lo, 63);
1758             __ add(rscratch1, lreg_lo, rscratch1, Assembler::LSR, 64 - shift);
1759             __ asr(dreg, rscratch1, shift);
1760           }
1761           break;
1762         case lir_rem:
<span class="line-modified">1763           assert(c &gt; 0 &amp;&amp; is_power_of_2(c), &quot;divisor must be power-of-2 constant&quot;);</span>
1764           if (c == 1) {
1765             // move 0 to dreg if divisor is 1
1766             __ mov(dreg, zr);
1767           } else {
1768             // use rscratch1 as intermediate result register
1769             __ negs(rscratch1, lreg_lo);
1770             __ andr(dreg, lreg_lo, c - 1);
1771             __ andr(rscratch1, rscratch1, c - 1);
1772             __ csneg(dreg, dreg, rscratch1, Assembler::MI);
1773           }
1774           break;
1775         default:
1776           ShouldNotReachHere();
1777       }
1778     } else {
1779       ShouldNotReachHere();
1780     }
1781   } else if (left-&gt;is_single_fpu()) {
1782     assert(right-&gt;is_single_fpu(), &quot;right hand side of float arithmetics needs to be float register&quot;);
1783     switch (code) {
</pre>
</td>
</tr>
</table>
<center><a href="../../.mx.jvmci/mx_jvmci.py.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>