Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Feb 24 19:28:26 2025
| Host         : LAPTOP-Q0M7ALED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FlowingWaterLight_timing_summary_routed.rpt -pb FlowingWaterLight_timing_summary_routed.pb -rpx FlowingWaterLight_timing_summary_routed.rpx -warn_on_violation
| Design       : FlowingWaterLight
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.772        0.000                      0                   54        0.255        0.000                      0                   54        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.772        0.000                      0                   54        0.255        0.000                      0                   54        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.811%)  route 3.039ns (81.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          1.124     9.451    div_inst/q_reg[15]_0
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.888    15.400    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[10]/C
                         clock pessimism              0.288    15.688    
                         clock uncertainty           -0.035    15.652    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    15.223    div_inst/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.811%)  route 3.039ns (81.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          1.124     9.451    div_inst/q_reg[15]_0
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.888    15.400    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[11]/C
                         clock pessimism              0.288    15.688    
                         clock uncertainty           -0.035    15.652    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    15.223    div_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.811%)  route 3.039ns (81.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          1.124     9.451    div_inst/q_reg[15]_0
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.888    15.400    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[12]/C
                         clock pessimism              0.288    15.688    
                         clock uncertainty           -0.035    15.652    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    15.223    div_inst/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.811%)  route 3.039ns (81.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          1.124     9.451    div_inst/q_reg[15]_0
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.888    15.400    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[9]/C
                         clock pessimism              0.288    15.688    
                         clock uncertainty           -0.035    15.652    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    15.223    div_inst/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.704ns (19.564%)  route 2.894ns (80.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.980     9.307    div_inst/q_reg[15]_0
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.887    15.399    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[17]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    15.222    div_inst/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.704ns (19.564%)  route 2.894ns (80.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.980     9.307    div_inst/q_reg[15]_0
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.887    15.399    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[18]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    15.222    div_inst/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.704ns (19.564%)  route 2.894ns (80.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.980     9.307    div_inst/q_reg[15]_0
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.887    15.399    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    15.222    div_inst/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.704ns (19.564%)  route 2.894ns (80.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.980     9.307    div_inst/q_reg[15]_0
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.887    15.399    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[20]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    15.222    div_inst/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 div_inst/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.704ns (20.151%)  route 2.790ns (79.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.709ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     6.165 r  div_inst/q_reg[21]/Q
                         net (fo=2, routed)           0.828     6.992    div_inst/q_reg_n_0_[21]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.116 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.204    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.875     9.202    div_inst/q_reg[15]_0
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.884    15.396    div_inst/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  div_inst/q_reg[25]/C
                         clock pessimism              0.288    15.684    
                         clock uncertainty           -0.035    15.648    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    15.219    div_inst/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 div_inst/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.704ns (21.096%)  route 2.633ns (78.904%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.012     5.710    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     6.166 r  div_inst/q_reg[19]/Q
                         net (fo=2, routed)           0.811     6.977    div_inst/q_reg_n_0_[19]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.101 f  div_inst/q[25]_i_3/O
                         net (fo=1, routed)           1.087     8.188    div_inst/q[25]_i_3_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  div_inst/q[25]_i_1/O
                         net (fo=28, routed)          0.735     9.047    div_inst/q_reg[15]_0
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886    15.398    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[21]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    15.221    div_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  6.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_up_dn_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.179     1.991    counter_up_dn_inst/q[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I3_O)        0.042     2.033 r  counter_up_dn_inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    counter_up_dn_inst/q[1]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.107     1.778    counter_up_dn_inst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_up_dn_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.179     1.991    counter_up_dn_inst/q[0]
    SLICE_X1Y71          LUT3 (Prop_lut3_I0_O)        0.045     2.036 r  counter_up_dn_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    counter_up_dn_inst/q[0]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.762    counter_up_dn_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_up_dn_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.181     1.993    counter_up_dn_inst/q[0]
    SLICE_X1Y71          LUT6 (Prop_lut6_I4_O)        0.045     2.038 r  counter_up_dn_inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.038    counter_up_dn_inst/q[2]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092     1.763    counter_up_dn_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 div_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 f  div_inst/q_reg[0]/Q
                         net (fo=3, routed)           0.181     1.995    div_inst/q_reg_n_0_[0]
    SLICE_X1Y68          LUT1 (Prop_lut1_I0_O)        0.045     2.040 r  div_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.040    div_inst/q[0]
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.991     2.197    div_inst/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  div_inst/q_reg[0]/C
                         clock pessimism             -0.523     1.674    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091     1.765    div_inst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.674    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.815 r  div_inst/q_reg[11]/Q
                         net (fo=2, routed)           0.133     1.947    div_inst/q_reg_n_0_[11]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.058 r  div_inst/q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.058    div_inst/data0[11]
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.991     2.197    div_inst/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  div_inst/q_reg[11]/C
                         clock pessimism             -0.523     1.674    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.779    div_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.715     1.673    div_inst/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  div_inst/q_reg[15]/Q
                         net (fo=2, routed)           0.133     1.946    div_inst/q_reg_n_0_[15]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.057 r  div_inst/q0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.057    div_inst/data0[15]
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.196    div_inst/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  div_inst/q_reg[15]/C
                         clock pessimism             -0.523     1.673    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.778    div_inst/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  div_inst/q_reg[23]/Q
                         net (fo=2, routed)           0.133     1.944    div_inst/q_reg_n_0_[23]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.055 r  div_inst/q0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.055    div_inst/data0[23]
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    div_inst/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  div_inst/q_reg[23]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.776    div_inst/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.718     1.676    div_inst/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  div_inst/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.817 r  div_inst/q_reg[3]/Q
                         net (fo=2, routed)           0.133     1.949    div_inst/q_reg_n_0_[3]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.060 r  div_inst/q0_carry/O[2]
                         net (fo=1, routed)           0.000     2.060    div_inst/data0[3]
    SLICE_X0Y66          FDRE                                         r  div_inst/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.199    div_inst/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  div_inst/q_reg[3]/C
                         clock pessimism             -0.523     1.676    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.781    div_inst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 div_inst/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.675    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.816 r  div_inst/q_reg[7]/Q
                         net (fo=2, routed)           0.133     1.948    div_inst/q_reg_n_0_[7]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.059 r  div_inst/q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.059    div_inst/data0[7]
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.198    div_inst/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  div_inst/q_reg[7]/C
                         clock pessimism             -0.523     1.675    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.780    div_inst/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 div_inst/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_inst/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.714     1.672    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  div_inst/q_reg[19]/Q
                         net (fo=2, routed)           0.134     1.947    div_inst/q_reg_n_0_[19]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.058 r  div_inst/q0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.058    div_inst/data0[19]
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.989     2.195    div_inst/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  div_inst/q_reg[19]/C
                         clock pessimism             -0.523     1.672    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.777    div_inst/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68    div_inst/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    div_inst/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    div_inst/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    div_inst/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    div_inst/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    div_inst/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    div_inst/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    div_inst/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    div_inst/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    div_inst/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    counter_up_dn_inst/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    div_inst/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68    div_inst/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    div_inst/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    div_inst/q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.531ns (59.147%)  route 3.129ns (40.853%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 r  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          0.838     6.966    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.325     7.291 r  decode_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.291     9.582    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         3.787    13.369 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.369    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.475ns (60.587%)  route 2.911ns (39.413%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 r  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          1.048     7.176    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.327     7.503 r  decode_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.366    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.729    13.095 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.095    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.497ns (62.336%)  route 2.717ns (37.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 f  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          1.046     7.174    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.327     7.501 r  decode_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.172    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.751    12.923 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.923    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.238ns (59.286%)  route 2.910ns (40.714%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 r  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          1.048     7.176    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.299     7.475 r  decode_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.337    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         3.520    12.857 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.857    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.265ns (59.943%)  route 2.850ns (40.057%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 f  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          1.046     7.174    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.299     7.473 r  decode_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804     9.277    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.547    12.824 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.824    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 4.490ns (63.635%)  route 2.566ns (36.365%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 f  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          0.836     6.964    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.329     7.293 r  decode_inst/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.730     9.023    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.742    12.764 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.764    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.254ns (61.616%)  route 2.650ns (38.384%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 r  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          0.838     6.966    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.299     7.265 r  decode_inst/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.812     9.077    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         3.536    12.613 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.613    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.259ns (62.706%)  route 2.533ns (37.294%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.011     5.709    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.419     6.128 f  counter_up_dn_inst/q_reg[1]/Q
                         net (fo=10, routed)          0.836     6.964    decode_inst/q[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.299     7.263 r  decode_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.697     8.960    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.541    12.500 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.500    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.427ns (71.464%)  route 0.570ns (28.536%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[2]/Q
                         net (fo=9, routed)           0.225     2.037    decode_inst/q[2]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.045     2.082 r  decode_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.427    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.241     3.668 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.668    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.423ns (69.508%)  route 0.624ns (30.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[2]/Q
                         net (fo=9, routed)           0.226     2.038    decode_inst/q[2]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.045     2.083 r  decode_inst/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.481    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.237     3.718 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.718    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.491ns (71.920%)  route 0.582ns (28.080%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[2]/Q
                         net (fo=9, routed)           0.225     2.037    decode_inst/q[2]
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.045     2.082 r  decode_inst/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.439    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.305     3.744 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.744    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.434ns (69.061%)  route 0.642ns (30.939%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.259     2.071    decode_inst/q[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.045     2.116 r  decode_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.383     2.499    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.248     3.747 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.747    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.407ns (67.753%)  route 0.670ns (32.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 f  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.261     2.073    decode_inst/q[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I0_O)        0.045     2.118 r  decode_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.527    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.221     3.748 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.748    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.495ns (71.512%)  route 0.595ns (28.488%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 f  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.259     2.071    decode_inst/q[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.042     2.113 r  decode_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.449    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.312     3.761 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.761    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.473ns (68.405%)  route 0.680ns (31.595%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[0]/Q
                         net (fo=11, routed)          0.261     2.073    decode_inst/q[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.043     2.116 r  decode_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.535    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.289     3.825 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.825    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_up_dn_inst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.531ns (64.315%)  route 0.850ns (35.685%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.713     1.671    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  counter_up_dn_inst/q_reg[2]/Q
                         net (fo=9, routed)           0.226     2.038    decode_inst/q[2]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.044     2.082 r  decode_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.623     2.705    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.346     4.052 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.052    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.132ns  (logic 1.657ns (27.019%)  route 4.475ns (72.981%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=3, routed)           4.475     5.982    counter_up_dn_inst/reset_IBUF
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.150     6.132 r  counter_up_dn_inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.132    counter_up_dn_inst/q[1]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886     5.398    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 1.631ns (26.708%)  route 4.475ns (73.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=3, routed)           4.475     5.982    counter_up_dn_inst/reset_IBUF
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.106 r  counter_up_dn_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.106    counter_up_dn_inst/q[0]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886     5.398    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C

Slack:                    inf
  Source:                 direction
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.099ns  (logic 1.615ns (26.480%)  route 4.484ns (73.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    E22                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  direction_IBUF_inst/O
                         net (fo=2, routed)           4.484     5.975    counter_up_dn_inst/direction_IBUF
    SLICE_X1Y71          LUT6 (Prop_lut6_I2_O)        0.124     6.099 r  counter_up_dn_inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.099    counter_up_dn_inst/q[2]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.886     5.398    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.319ns (15.949%)  route 1.683ns (84.051%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.683     1.958    counter_up_dn_inst/reset_IBUF
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.003 r  counter_up_dn_inst/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    counter_up_dn_inst/q[2]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[2]/C

Slack:                    inf
  Source:                 direction
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.004ns  (logic 0.303ns (15.099%)  route 1.702ns (84.901%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    E22                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  direction_IBUF_inst/O
                         net (fo=2, routed)           1.702     1.960    counter_up_dn_inst/direction_IBUF
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.044     2.004 r  counter_up_dn_inst/q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.004    counter_up_dn_inst/q[1]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_up_dn_inst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.319ns (15.545%)  route 1.735ns (84.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.735     2.010    counter_up_dn_inst/reset_IBUF
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.045     2.055 r  counter_up_dn_inst/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.055    counter_up_dn_inst/q[0]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.988     2.194    counter_up_dn_inst/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  counter_up_dn_inst/q_reg[0]/C





