// Seed: 3748280564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input uwire id_11,
    input wand id_12,
    input wand id_13,
    output wire id_14
);
  id_16(
      .id_0({id_9 - id_0{1}}),
      .id_1(id_3 == id_5),
      .id_2(),
      .id_3(id_14),
      .id_4(id_11),
      .id_5(~id_3),
      .id_6(1),
      .id_7(id_0)
  );
  assign id_0 = id_13;
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17
  );
  wire id_18;
  assign id_14 = 1;
endmodule
