<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jordi/Documents/Coding/Github/gowin_stuff/Apple2efpga/tangnano20k/impl/gwsynthesis/tangnano20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/tangnano20k/src/tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/gowin_stuff/Apple2efpga/apple2efpga.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 15 00:55:13 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15028</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10073</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>103</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1070</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>SYS_CLK_ibuf/I </td>
</tr>
<tr>
<td>vga_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>guest/CLK_14M_s0/Q </td>
</tr>
<tr>
<td>I2S_BCLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>audio_i2s/tcount_4_s0/Q </td>
</tr>
<tr>
<td>SD_SCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/spi/sck_s1/Q </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.123</td>
<td>140.400
<td>0.000</td>
<td>3.561</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.123</td>
<td>140.400
<td>0.000</td>
<td>3.561</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.245</td>
<td>70.200
<td>0.000</td>
<td>7.123</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>21.368</td>
<td>46.800
<td>0.000</td>
<td>10.684</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>guest/pll_p5/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>35.613</td>
<td>28.080
<td>0.000</td>
<td>17.806</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>guest/pll_p/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>SYS_CLK</td>
<td>27.000(MHz)</td>
<td>106.966(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vga_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">50.462(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>I2S_BCLK_d</td>
<td>100.000(MHz)</td>
<td>347.568(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>SD_SCK_d</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">68.551(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>140.400(MHz)</td>
<td>1551.455(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>28.080(MHz)</td>
<td>68.413(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of guest/pll_p5/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of guest/pll_p5/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of guest/pll_p5/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vga_clk</td>
<td>Setup</td>
<td>-977.031</td>
<td>516</td>
</tr>
<tr>
<td>vga_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SD_SCK_d</td>
<td>Setup</td>
<td>-16.629</td>
<td>12</td>
</tr>
<tr>
<td>SD_SCK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p5/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>guest/pll_p/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.817</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/Y_5_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.782</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.637</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/Z_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.602</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.574</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/X_5_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.568</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/A_5_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.473</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/X_7_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.223</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/Y_7_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.214</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/S_7_s1/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.186</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/A_7_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.144</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/N_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.045</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/S_5_s1/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.875</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/S_6_s1/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.772</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/X_6_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.501</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/Y_6_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.489</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
<td>guest/core/cpu65c02/V_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.427</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
<td>guest/core/cpu65c02/Y_4_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.388</td>
<td>controller/spi/mosi_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_5_s0/D</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>8.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.305</td>
<td>controller/spi/mosi_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_2_s0/D</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>7.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.268</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/A_6_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.233</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.015</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
<td>guest/core/cpu65c02/X_4_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.015</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
<td>guest/core/cpu65c02/A_4_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.980</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.976</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
<td>guest/core/cpu65c02/S_4_s1/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.854</td>
<td>controller/spi/mosi_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_3_s0/D</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>7.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.743</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
<td>guest/core/cpu65c02/C_s0/D</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.708</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.661</td>
<td>controller/spi/mosi_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_0_s0/D</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>7.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.653</td>
<td>controller/spi/mosi_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_7_s0/D</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>7.345</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.367</td>
<td>controller/spi/n79_s2/I1</td>
<td>controller/spi/sck_s1/D</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.239</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_4_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.115</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_7_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.048</td>
<td>controller/spi/n149_s1/I1</td>
<td>controller/spi/mosi_s0/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.008</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_5_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.594</td>
</tr>
<tr>
<td>6</td>
<td>0.007</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_0_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.608</td>
</tr>
<tr>
<td>7</td>
<td>0.012</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_5_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.613</td>
</tr>
<tr>
<td>8</td>
<td>0.012</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_1_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.613</td>
</tr>
<tr>
<td>9</td>
<td>0.012</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_2_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.613</td>
</tr>
<tr>
<td>10</td>
<td>0.012</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_4_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.613</td>
</tr>
<tr>
<td>11</td>
<td>0.013</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_6_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.615</td>
</tr>
<tr>
<td>12</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_1_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>13</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_2_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>14</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_3_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>15</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_4_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>16</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_5_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>17</td>
<td>0.017</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/sd_shift_6_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.618</td>
</tr>
<tr>
<td>18</td>
<td>0.018</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_3_s1/CE</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.620</td>
</tr>
<tr>
<td>19</td>
<td>0.034</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_7_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.636</td>
</tr>
<tr>
<td>20</td>
<td>0.055</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_8_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.657</td>
</tr>
<tr>
<td>21</td>
<td>0.076</td>
<td>audio_i2s/n31_s/I1</td>
<td>audio_i2s/tcount_9_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.678</td>
</tr>
<tr>
<td>22</td>
<td>0.096</td>
<td>controller/spi/shiftcnt_4_s5/I2</td>
<td>controller/spi/shiftcnt_0_s3/D</td>
<td>SD_SCK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.698</td>
</tr>
<tr>
<td>23</td>
<td>0.235</td>
<td>audio_i2s/n8_s30/I0</td>
<td>audio_i2s/dac_load_R_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.836</td>
</tr>
<tr>
<td>24</td>
<td>0.255</td>
<td>audio_i2s/n8_s30/I0</td>
<td>audio_i2s/dac_load_L_s0/D</td>
<td>I2S_BCLK_d:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>-1.556</td>
<td>1.856</td>
</tr>
<tr>
<td>25</td>
<td>0.311</td>
<td>U4/svo_tmds_2/q_out_4_s0/Q</td>
<td>U4/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
<td>vga_clk:[R]</td>
<td>vga_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.690</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/n528_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[F]</td>
<td>0.185</td>
<td>0.310</td>
<td>3.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.561</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_2_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>3.252</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.318</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_5_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>3.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.110</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_7_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.069</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_6_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.064</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_0_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.064</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_3_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.064</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_4_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.867</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/bit_cnt_1_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.867</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/bit_cnt_2_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/spi_byte_out_1_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_0_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_1_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_2_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_3_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_4_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_5_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_6_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_7_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_8_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.821</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/byte_cnt_9_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.817</td>
<td>controller/conf_data0_s0/Q</td>
<td>guest/user_io_d/bit_cnt_0_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.607</td>
<td>controller/spi_ss3_s0/Q</td>
<td>guest/osd_inst/bcnt_5_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.607</td>
<td>controller/spi_ss3_s0/Q</td>
<td>guest/osd_inst/bcnt_6_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.607</td>
<td>controller/spi_ss3_s0/Q</td>
<td>guest/osd_inst/bcnt_7_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SD_SCK_d:[R]</td>
<td>0.370</td>
<td>0.608</td>
<td>2.298</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.590</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi_srtc_int_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>2</td>
<td>0.590</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi_cs_int_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>3</td>
<td>0.596</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/conf_data0_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>4</td>
<td>0.596</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi_ss3_s0/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>5</td>
<td>0.718</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ram_wr_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>6</td>
<td>0.718</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ls_state_1_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>7</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_abort_s5/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>8</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_0_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>9</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_11_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>10</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_17_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>11</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi/sck_s1/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>12</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi/sd_shift_0_s1/PRESET</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>13</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi/shiftcnt_3_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>14</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi_write_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>15</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/mouserecvreg_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>16</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/kbdrecvreg_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>17</td>
<td>0.819</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/spi_active_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.830</td>
</tr>
<tr>
<td>18</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_1_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>19</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_ram_req_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>20</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_10_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>21</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_12_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>22</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_23_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>23</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_25_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>24</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/thread.pc_29_s1/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>25</td>
<td>0.824</td>
<td>controller/reset_n_s0/Q</td>
<td>controller/cpu/e_loadstore_s0/CLEAR</td>
<td>SYS_CLK:[R]</td>
<td>SYS_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.484</td>
<td>3.484</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>guest/CLK_14x5_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.512</td>
<td>3.512</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
<td>guest/CLK_14x5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/osd_inst/cnt_2_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sd_lba_r_30_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sd_lba_r_29_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sd_lba_r_28_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sd_lba_r_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sd_lba_r_26_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/sbuf_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.315</td>
<td>4.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SD_SCK_d</td>
<td>guest/user_io_d/spi_byte_out_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>guest/core/cpu65c02/n1388_s6/I2</td>
</tr>
<tr>
<td>18.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s6/F</td>
</tr>
<tr>
<td>18.780</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>guest/core/cpu65c02/n1388_s18/I3</td>
</tr>
<tr>
<td>19.329</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s18/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_5_s9/I1</td>
</tr>
<tr>
<td>20.020</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_5_s9/F</td>
</tr>
<tr>
<td>21.041</td>
<td>1.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/Y_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>guest/core/cpu65c02/Y_5_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>guest/core/cpu65c02/Y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.947, 50.283%; route: 7.575, 38.292%; tC2Q: 2.260, 11.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Z_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s50/I2</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s50/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s51/I0</td>
</tr>
<tr>
<td>14.227</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s51/F</td>
</tr>
<tr>
<td>14.624</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s24/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s24/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s14/I3</td>
</tr>
<tr>
<td>16.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s14/F</td>
</tr>
<tr>
<td>16.478</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s21/I0</td>
</tr>
<tr>
<td>16.849</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s21/F</td>
</tr>
<tr>
<td>17.752</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>guest/core/cpu65c02/processAlu.varZ_s17/I2</td>
</tr>
<tr>
<td>18.307</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varZ_s17/F</td>
</tr>
<tr>
<td>18.720</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.varZ_s13/I2</td>
</tr>
<tr>
<td>19.269</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varZ_s13/F</td>
</tr>
<tr>
<td>19.441</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varZ_s11/I0</td>
</tr>
<tr>
<td>19.894</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varZ_s11/F</td>
</tr>
<tr>
<td>20.291</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>guest/core/cpu65c02/processAlu.varZ_s9/I3</td>
</tr>
<tr>
<td>20.861</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varZ_s9/F</td>
</tr>
<tr>
<td>20.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/Z_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>guest/core/cpu65c02/Z_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>guest/core/cpu65c02/Z_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.938, 50.698%; route: 7.404, 37.773%; tC2Q: 2.260, 11.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/X_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>guest/core/cpu65c02/n1388_s6/I2</td>
</tr>
<tr>
<td>18.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s6/F</td>
</tr>
<tr>
<td>18.780</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>guest/core/cpu65c02/n1388_s18/I3</td>
</tr>
<tr>
<td>19.329</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s18/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_5_s9/I1</td>
</tr>
<tr>
<td>20.020</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_5_s9/F</td>
</tr>
<tr>
<td>20.798</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/X_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>guest/core/cpu65c02/X_5_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[1][B]</td>
<td>guest/core/cpu65c02/X_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.947, 50.908%; route: 7.332, 37.525%; tC2Q: 2.260, 11.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>guest/core/cpu65c02/n1388_s6/I2</td>
</tr>
<tr>
<td>18.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s6/F</td>
</tr>
<tr>
<td>18.780</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>guest/core/cpu65c02/n1388_s18/I3</td>
</tr>
<tr>
<td>19.329</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s18/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_5_s9/I1</td>
</tr>
<tr>
<td>20.020</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_5_s9/F</td>
</tr>
<tr>
<td>20.792</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>guest/core/cpu65c02/A_5_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>guest/core/cpu65c02/A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.947, 50.923%; route: 7.326, 37.507%; tC2Q: 2.260, 11.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/X_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.489</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>18.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>18.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>20.697</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/X_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>guest/core/cpu65c02/X_7_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>guest/core/cpu65c02/X_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.898, 50.920%; route: 7.280, 37.454%; tC2Q: 2.260, 11.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.489</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>18.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>18.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>20.447</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/Y_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>guest/core/cpu65c02/Y_7_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>guest/core/cpu65c02/Y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.898, 51.585%; route: 7.030, 36.637%; tC2Q: 2.260, 11.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/S_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.489</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>18.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>18.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>20.067</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>guest/core/cpu65c02/n1386_s2/I0</td>
</tr>
<tr>
<td>20.438</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1386_s2/F</td>
</tr>
<tr>
<td>20.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/S_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>guest/core/cpu65c02/S_7_s1/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>guest/core/cpu65c02/S_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.269, 53.544%; route: 6.650, 34.673%; tC2Q: 2.260, 11.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.489</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>18.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>18.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>20.410</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>guest/core/cpu65c02/A_7_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>guest/core/cpu65c02/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.898, 51.685%; route: 6.993, 36.514%; tC2Q: 2.260, 11.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/N_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.489</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s19/I1</td>
</tr>
<tr>
<td>18.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s19/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s11/I2</td>
</tr>
<tr>
<td>18.920</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s11/F</td>
</tr>
<tr>
<td>18.921</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s9/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s9/F</td>
</tr>
<tr>
<td>19.906</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>guest/core/cpu65c02/processAlu.varN_s9/I0</td>
</tr>
<tr>
<td>20.368</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varN_s9/F</td>
</tr>
<tr>
<td>20.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/N_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>guest/core/cpu65c02/N_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>guest/core/cpu65c02/N_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.360, 54.216%; route: 6.489, 33.957%; tC2Q: 2.260, 11.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/S_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>guest/core/cpu65c02/n1388_s6/I2</td>
</tr>
<tr>
<td>18.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s6/F</td>
</tr>
<tr>
<td>18.780</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>guest/core/cpu65c02/n1388_s18/I3</td>
</tr>
<tr>
<td>19.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s18/F</td>
</tr>
<tr>
<td>19.699</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>guest/core/cpu65c02/n1388_s0/I2</td>
</tr>
<tr>
<td>20.269</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s0/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/S_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>guest/core/cpu65c02/S_5_s1/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>guest/core/cpu65c02/S_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.968, 52.437%; route: 6.782, 35.675%; tC2Q: 2.260, 11.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/S_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s11/I1</td>
</tr>
<tr>
<td>18.129</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s11/F</td>
</tr>
<tr>
<td>18.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s9/I1</td>
</tr>
<tr>
<td>18.685</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s9/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>guest/core/cpu65c02/n1387_s1/I0</td>
</tr>
<tr>
<td>20.099</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1387_s1/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/S_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>guest/core/cpu65c02/S_6_s1/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>guest/core/cpu65c02/S_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.907, 52.584%; route: 6.673, 35.420%; tC2Q: 2.260, 11.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/X_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s11/I1</td>
</tr>
<tr>
<td>18.129</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s11/F</td>
</tr>
<tr>
<td>18.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s9/I1</td>
</tr>
<tr>
<td>18.685</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s9/F</td>
</tr>
<tr>
<td>19.996</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/X_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>guest/core/cpu65c02/X_6_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>guest/core/cpu65c02/X_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 50.408%; route: 7.032, 37.531%; tC2Q: 2.260, 12.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s11/I1</td>
</tr>
<tr>
<td>18.129</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s11/F</td>
</tr>
<tr>
<td>18.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s9/I1</td>
</tr>
<tr>
<td>18.685</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s9/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/Y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>guest/core/cpu65c02/Y_6_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>guest/core/cpu65c02/Y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 51.147%; route: 6.761, 36.614%; tC2Q: 2.260, 12.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/V_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
</tr>
<tr>
<td>4.226</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s2/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s2/F</td>
</tr>
<tr>
<td>5.650</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s1/I0</td>
</tr>
<tr>
<td>6.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s1/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_0_3_s/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_0_3_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_1_3_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_1_3_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_3_s/CIN</td>
</tr>
<tr>
<td>7.497</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_3_s/SUM</td>
</tr>
<tr>
<td>7.501</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s20/I2</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s20/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s19/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s19/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s17/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s17/F</td>
</tr>
<tr>
<td>10.360</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s15/I1</td>
</tr>
<tr>
<td>10.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s15/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>guest/core/cpu65c02/n297_s1/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n297_s1/COUT</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>guest/core/cpu65c02/n296_s1/CIN</td>
</tr>
<tr>
<td>12.222</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n296_s1/SUM</td>
</tr>
<tr>
<td>12.231</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s43/I3</td>
</tr>
<tr>
<td>12.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s43/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>guest/core/cpu65c02/n1388_s13/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s13/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>guest/core/cpu65c02/n1388_s11/I1</td>
</tr>
<tr>
<td>14.523</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s11/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s52/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s52/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s21/I2</td>
</tr>
<tr>
<td>15.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s21/F</td>
</tr>
<tr>
<td>16.754</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s20/I3</td>
</tr>
<tr>
<td>17.125</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s20/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s49/I0</td>
</tr>
<tr>
<td>17.813</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s49/F</td>
</tr>
<tr>
<td>18.623</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.varV_s9/I3</td>
</tr>
<tr>
<td>18.994</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varV_s9/F</td>
</tr>
<tr>
<td>19.164</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>guest/core/cpu65c02/processAlu.varV_s8/I0</td>
</tr>
<tr>
<td>19.713</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varV_s8/F</td>
</tr>
<tr>
<td>19.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/V_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>guest/core/cpu65c02/V_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[2][B]</td>
<td>guest/core/cpu65c02/V_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.904, 48.250%; route: 7.290, 39.503%; tC2Q: 2.260, 12.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/Y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
</tr>
<tr>
<td>4.226</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s2/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s2/F</td>
</tr>
<tr>
<td>5.650</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s1/I0</td>
</tr>
<tr>
<td>6.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s1/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_0_3_s/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_0_3_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_1_3_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_1_3_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_3_s/CIN</td>
</tr>
<tr>
<td>7.497</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_3_s/SUM</td>
</tr>
<tr>
<td>7.501</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s20/I2</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s20/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s19/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s19/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s17/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s17/F</td>
</tr>
<tr>
<td>10.360</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s15/I1</td>
</tr>
<tr>
<td>10.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s15/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>guest/core/cpu65c02/n297_s1/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n297_s1/COUT</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>guest/core/cpu65c02/n296_s1/CIN</td>
</tr>
<tr>
<td>12.222</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n296_s1/SUM</td>
</tr>
<tr>
<td>12.231</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s43/I3</td>
</tr>
<tr>
<td>12.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s43/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>guest/core/cpu65c02/n1388_s13/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s13/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>guest/core/cpu65c02/n1388_s11/I1</td>
</tr>
<tr>
<td>14.523</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s11/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s52/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s52/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s21/I2</td>
</tr>
<tr>
<td>15.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s21/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s13/I2</td>
</tr>
<tr>
<td>17.364</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s13/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s10/I2</td>
</tr>
<tr>
<td>18.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s10/F</td>
</tr>
<tr>
<td>19.651</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/Y_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>guest/core/cpu65c02/Y_4_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>guest/core/cpu65c02/Y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.168, 44.412%; route: 7.964, 43.300%; tC2Q: 2.260, 12.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>639.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>634.494</td>
<td>2.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>635.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>635.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>635.791</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>636.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>636.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C12[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>637.120</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][B]</td>
<td>guest/user_io_d/n1054_s10/I2</td>
</tr>
<tr>
<td>637.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1054_s10/F</td>
</tr>
<tr>
<td>638.165</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>guest/user_io_d/n1049_s11/I3</td>
</tr>
<tr>
<td>638.720</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1049_s11/F</td>
</tr>
<tr>
<td>639.238</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>guest/user_io_d/n1049_s8/I3</td>
</tr>
<tr>
<td>639.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1049_s8/F</td>
</tr>
<tr>
<td>639.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>guest/user_io_d/spi_byte_out_5_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.793, 34.569%; route: 5.055, 62.560%; tC2Q: 0.232, 2.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>639.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>634.494</td>
<td>2.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>635.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>635.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>635.791</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>636.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>636.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C12[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>637.120</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][B]</td>
<td>guest/user_io_d/n1054_s10/I2</td>
</tr>
<tr>
<td>637.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1054_s10/F</td>
</tr>
<tr>
<td>638.343</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>guest/user_io_d/n1052_s10/I3</td>
</tr>
<tr>
<td>638.892</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1052_s10/F</td>
</tr>
<tr>
<td>639.064</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>guest/user_io_d/n1052_s8/I3</td>
</tr>
<tr>
<td>639.526</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1052_s8/F</td>
</tr>
<tr>
<td>639.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>guest/user_io_d/spi_byte_out_2_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 35.988%; route: 4.887, 61.110%; tC2Q: 0.232, 2.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.667</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s11/I1</td>
</tr>
<tr>
<td>18.129</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s11/F</td>
</tr>
<tr>
<td>18.130</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_6_s9/I1</td>
</tr>
<tr>
<td>18.685</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C38[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_6_s9/F</td>
</tr>
<tr>
<td>19.492</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>guest/core/cpu65c02/A_6_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>guest/core/cpu65c02/A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.445, 51.803%; route: 6.528, 35.802%; tC2Q: 2.260, 12.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/X_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
</tr>
<tr>
<td>4.226</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s2/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s2/F</td>
</tr>
<tr>
<td>5.650</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s1/I0</td>
</tr>
<tr>
<td>6.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s1/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_0_3_s/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_0_3_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_1_3_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_1_3_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_3_s/CIN</td>
</tr>
<tr>
<td>7.497</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_3_s/SUM</td>
</tr>
<tr>
<td>7.501</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s20/I2</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s20/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s19/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s19/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s17/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s17/F</td>
</tr>
<tr>
<td>10.360</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s15/I1</td>
</tr>
<tr>
<td>10.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s15/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>guest/core/cpu65c02/n297_s1/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n297_s1/COUT</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>guest/core/cpu65c02/n296_s1/CIN</td>
</tr>
<tr>
<td>12.222</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n296_s1/SUM</td>
</tr>
<tr>
<td>12.231</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s43/I3</td>
</tr>
<tr>
<td>12.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s43/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>guest/core/cpu65c02/n1388_s13/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s13/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>guest/core/cpu65c02/n1388_s11/I1</td>
</tr>
<tr>
<td>14.523</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s11/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s52/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s52/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s21/I2</td>
</tr>
<tr>
<td>15.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s21/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s13/I2</td>
</tr>
<tr>
<td>17.364</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s13/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s10/I2</td>
</tr>
<tr>
<td>18.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s10/F</td>
</tr>
<tr>
<td>19.239</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/X_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>guest/core/cpu65c02/X_4_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>guest/core/cpu65c02/X_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.168, 45.429%; route: 7.552, 42.001%; tC2Q: 2.260, 12.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
</tr>
<tr>
<td>4.226</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s2/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s2/F</td>
</tr>
<tr>
<td>5.650</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s1/I0</td>
</tr>
<tr>
<td>6.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s1/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_0_3_s/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_0_3_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_1_3_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_1_3_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_3_s/CIN</td>
</tr>
<tr>
<td>7.497</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_3_s/SUM</td>
</tr>
<tr>
<td>7.501</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s20/I2</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s20/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s19/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s19/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s17/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s17/F</td>
</tr>
<tr>
<td>10.360</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s15/I1</td>
</tr>
<tr>
<td>10.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s15/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>guest/core/cpu65c02/n297_s1/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n297_s1/COUT</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>guest/core/cpu65c02/n296_s1/CIN</td>
</tr>
<tr>
<td>12.222</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n296_s1/SUM</td>
</tr>
<tr>
<td>12.231</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s43/I3</td>
</tr>
<tr>
<td>12.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s43/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>guest/core/cpu65c02/n1388_s13/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s13/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>guest/core/cpu65c02/n1388_s11/I1</td>
</tr>
<tr>
<td>14.523</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s11/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s52/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s52/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s21/I2</td>
</tr>
<tr>
<td>15.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s21/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s13/I2</td>
</tr>
<tr>
<td>17.364</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s13/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s10/I2</td>
</tr>
<tr>
<td>18.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s10/F</td>
</tr>
<tr>
<td>19.239</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>guest/core/cpu65c02/A_4_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>guest/core/cpu65c02/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.168, 45.429%; route: 7.552, 42.001%; tC2Q: 2.260, 12.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/S_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[7]</td>
</tr>
<tr>
<td>4.226</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s2/I1</td>
</tr>
<tr>
<td>4.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s2/F</td>
</tr>
<tr>
<td>5.650</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_0_s1/I0</td>
</tr>
<tr>
<td>6.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_0_s1/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_0_3_s/I0</td>
</tr>
<tr>
<td>6.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_0_3_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_1_3_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_1_3_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_3_s/CIN</td>
</tr>
<tr>
<td>7.497</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_3_s/SUM</td>
</tr>
<tr>
<td>7.501</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s20/I2</td>
</tr>
<tr>
<td>7.872</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s20/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s19/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s19/F</td>
</tr>
<tr>
<td>9.548</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s17/I2</td>
</tr>
<tr>
<td>10.103</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s17/F</td>
</tr>
<tr>
<td>10.360</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_2_s15/I1</td>
</tr>
<tr>
<td>10.877</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_2_s15/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>guest/core/cpu65c02/n297_s1/I1</td>
</tr>
<tr>
<td>11.752</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n297_s1/COUT</td>
</tr>
<tr>
<td>11.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td>guest/core/cpu65c02/n296_s1/CIN</td>
</tr>
<tr>
<td>12.222</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n296_s1/SUM</td>
</tr>
<tr>
<td>12.231</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[3][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s43/I3</td>
</tr>
<tr>
<td>12.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s43/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>guest/core/cpu65c02/n1388_s13/I2</td>
</tr>
<tr>
<td>13.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s13/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>guest/core/cpu65c02/n1388_s11/I1</td>
</tr>
<tr>
<td>14.523</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1388_s11/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s52/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s52/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s21/I2</td>
</tr>
<tr>
<td>15.940</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s21/F</td>
</tr>
<tr>
<td>16.847</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s13/I2</td>
</tr>
<tr>
<td>17.364</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s13/F</td>
</tr>
<tr>
<td>17.887</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_4_s10/I2</td>
</tr>
<tr>
<td>18.457</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_4_s10/F</td>
</tr>
<tr>
<td>18.630</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>guest/core/cpu65c02/n1389_s1/I0</td>
</tr>
<tr>
<td>19.200</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n1389_s1/F</td>
</tr>
<tr>
<td>19.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/S_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>guest/core/cpu65c02/S_4_s1/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[2][A]</td>
<td>guest/core/cpu65c02/S_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.753, 48.788%; route: 6.928, 38.616%; tC2Q: 2.260, 12.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>639.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>634.494</td>
<td>2.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>635.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>635.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>635.791</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>636.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>636.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C12[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>637.281</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[3][B]</td>
<td>guest/user_io_d/n1047_s10/I2</td>
</tr>
<tr>
<td>637.798</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1047_s10/F</td>
</tr>
<tr>
<td>638.613</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td>guest/user_io_d/n1051_s8/I1</td>
</tr>
<tr>
<td>639.075</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1051_s8/F</td>
</tr>
<tr>
<td>639.075</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td>guest/user_io_d/spi_byte_out_3_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C11[2][A]</td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.475, 32.800%; route: 4.839, 64.125%; tC2Q: 0.232, 3.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.224</td>
</tr>
<tr>
<td class="label">From</td>
<td>guest/core/cpu65c02/opcInfo_40_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/core/cpu65c02/C_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>guest/core/cpu65c02/opcInfo_40_s2/CLK</td>
</tr>
<tr>
<td>3.519</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/opcInfo_40_s2/DO[9]</td>
</tr>
<tr>
<td>4.222</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s5/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s5/F</td>
</tr>
<tr>
<td>4.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s3/I3</td>
</tr>
<tr>
<td>5.498</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s3/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>guest/core/cpu65c02/processAluInput.temp_3_s1/I1</td>
</tr>
<tr>
<td>6.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAluInput.temp_3_s1/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_3_3_s/I0</td>
</tr>
<tr>
<td>7.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_3_3_s/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_3_s/CIN</td>
</tr>
<tr>
<td>8.342</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_3_s/SUM</td>
</tr>
<tr>
<td>8.513</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s22/I2</td>
</tr>
<tr>
<td>8.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s22/F</td>
</tr>
<tr>
<td>9.281</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s20/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s20/F</td>
</tr>
<tr>
<td>10.492</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s17/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s17/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>guest/core/cpu65c02/processAlu.rmwBits_4_s15/I1</td>
</tr>
<tr>
<td>11.669</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.rmwBits_4_s15/F</td>
</tr>
<tr>
<td>12.114</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C36[2][B]</td>
<td>guest/core/cpu65c02/n295_s1/I1</td>
</tr>
<tr>
<td>12.485</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n295_s1/COUT</td>
</tr>
<tr>
<td>12.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>guest/core/cpu65c02/n294_s1/CIN</td>
</tr>
<tr>
<td>12.955</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/n294_s1/SUM</td>
</tr>
<tr>
<td>13.139</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s42/I1</td>
</tr>
<tr>
<td>13.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s42/F</td>
</tr>
<tr>
<td>13.712</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s36/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s36/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s26/I1</td>
</tr>
<tr>
<td>14.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s26/F</td>
</tr>
<tr>
<td>14.917</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s15/I3</td>
</tr>
<tr>
<td>15.472</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s15/F</td>
</tr>
<tr>
<td>15.890</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s12/I3</td>
</tr>
<tr>
<td>16.261</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s12/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>guest/core/cpu65c02/processAlu.nineBits_7_s18/I3</td>
</tr>
<tr>
<td>17.234</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.nineBits_7_s18/F</td>
</tr>
<tr>
<td>17.656</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td>guest/core/cpu65c02/processAlu.varC_s11/I1</td>
</tr>
<tr>
<td>18.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][B]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s11/F</td>
</tr>
<tr>
<td>18.505</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>guest/core/cpu65c02/processAlu.varC_s10/I1</td>
</tr>
<tr>
<td>18.967</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">guest/core/cpu65c02/processAlu.varC_s10/F</td>
</tr>
<tr>
<td>18.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">guest/core/cpu65c02/C_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>11.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>guest/core/cpu65c02/C_s0/CLK</td>
</tr>
<tr>
<td>11.224</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>guest/core/cpu65c02/C_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.343, 52.760%; route: 6.105, 34.478%; tC2Q: 2.260, 12.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>638.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>634.494</td>
<td>2.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>635.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>635.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>635.791</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>636.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>636.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C12[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>637.160</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td>guest/user_io_d/n1054_s11/I0</td>
</tr>
<tr>
<td>637.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1054_s11/F</td>
</tr>
<tr>
<td>638.333</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td>guest/user_io_d/n1054_s7/I3</td>
</tr>
<tr>
<td>638.882</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1054_s7/F</td>
</tr>
<tr>
<td>638.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td>guest/user_io_d/spi_byte_out_0_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C12[0][A]</td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 34.843%; route: 4.559, 62.002%; tC2Q: 0.232, 3.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>638.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>136</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/Q</td>
</tr>
<tr>
<td>634.494</td>
<td>2.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>guest/user_io_d/n6313_s4/I0</td>
</tr>
<tr>
<td>635.064</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s4/F</td>
</tr>
<tr>
<td>635.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>guest/user_io_d/n6313_s2/I1</td>
</tr>
<tr>
<td>635.791</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s2/F</td>
</tr>
<tr>
<td>636.209</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>guest/user_io_d/n6313_s1/I3</td>
</tr>
<tr>
<td>636.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C12[1][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n6313_s1/F</td>
</tr>
<tr>
<td>637.281</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[3][B]</td>
<td>guest/user_io_d/n1047_s10/I2</td>
</tr>
<tr>
<td>637.798</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C11[3][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1047_s10/F</td>
</tr>
<tr>
<td>638.325</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>guest/user_io_d/n1047_s8/I1</td>
</tr>
<tr>
<td>638.874</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" background: #97FFFF;">guest/user_io_d/n1047_s8/F</td>
</tr>
<tr>
<td>638.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>guest/user_io_d/spi_byte_out_7_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.562, 34.881%; route: 4.551, 61.961%; tC2Q: 0.232, 3.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/n79_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sck_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">controller/spi/n79_s2/I1</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" background: #97FFFF;">controller/spi/n79_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sck_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sck_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/SUM</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_4_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 17.022%; route: 0.000, 0.000%; tC2Q: 1.131, 82.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.486</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>controller/spi/sd_shift_7_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_7_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C51[0][A]</td>
<td>controller/spi/sd_shift_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 20.856%; route: 0.134, 8.987%; tC2Q: 1.043, 70.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/n149_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td style=" font-weight:bold;">controller/spi/n149_s1/I1</td>
</tr>
<tr>
<td>1001.427</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][B]</td>
<td style=" background: #97FFFF;">controller/spi/n149_s1/F</td>
</tr>
<tr>
<td>1001.554</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/mosi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/mosi_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C51[2][A]</td>
<td>controller/spi/mosi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 24.710%; route: 0.127, 8.188%; tC2Q: 1.043, 67.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/COUT</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/n30_s/CIN</td>
</tr>
<tr>
<td>1001.594</td>
<td>0.231</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n30_s/SUM</td>
</tr>
<tr>
<td>1001.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/tcount_5_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_5_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/tcount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 29.047%; route: 0.000, 0.000%; tC2Q: 1.131, 70.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.608</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>controller/spi/sd_shift_0_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_0_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>controller/spi/sd_shift_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.274%; route: 0.256, 15.891%; tC2Q: 1.043, 64.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.613</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][A]</td>
<td>controller/spi/shiftcnt_5_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_5_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[2][A]</td>
<td>controller/spi/shiftcnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.215%; route: 0.261, 16.150%; tC2Q: 1.043, 64.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.613</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][B]</td>
<td>controller/spi/shiftcnt_1_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_1_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[1][B]</td>
<td>controller/spi/shiftcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.215%; route: 0.261, 16.150%; tC2Q: 1.043, 64.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.613</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>controller/spi/shiftcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_2_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>controller/spi/shiftcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.215%; route: 0.261, 16.150%; tC2Q: 1.043, 64.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.613</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[2][B]</td>
<td>controller/spi/shiftcnt_4_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_4_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[2][B]</td>
<td>controller/spi/shiftcnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.215%; route: 0.261, 16.150%; tC2Q: 1.043, 64.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/COUT</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/n30_s/CIN</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n30_s/COUT</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/n29_s/CIN</td>
</tr>
<tr>
<td>1001.615</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n29_s/SUM</td>
</tr>
<tr>
<td>1001.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/tcount_6_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_6_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/tcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.484, 29.970%; route: 0.000, 0.000%; tC2Q: 1.131, 70.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>controller/spi/sd_shift_1_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_1_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>controller/spi/sd_shift_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][B]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][B]</td>
<td>controller/spi/sd_shift_2_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_2_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[0][B]</td>
<td>controller/spi/sd_shift_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][A]</td>
<td>controller/spi/sd_shift_3_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_3_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[1][A]</td>
<td>controller/spi/sd_shift_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][B]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[1][B]</td>
<td>controller/spi/sd_shift_4_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_4_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[1][B]</td>
<td>controller/spi/sd_shift_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][A]</td>
<td>controller/spi/sd_shift_5_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_5_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[2][A]</td>
<td>controller/spi/sd_shift_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.618</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[2][B]</td>
<td>controller/spi/sd_shift_6_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/sd_shift_6_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[2][B]</td>
<td>controller/spi/sd_shift_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.156%; route: 0.266, 16.407%; tC2Q: 1.043, 64.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.353</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.620</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>controller/spi/shiftcnt_3_s1/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_3_s1</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>controller/spi/shiftcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 19.141%; route: 0.267, 16.472%; tC2Q: 1.043, 64.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/COUT</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/n30_s/CIN</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n30_s/COUT</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/n29_s/CIN</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n29_s/COUT</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][B]</td>
<td>audio_i2s/n28_s/CIN</td>
</tr>
<tr>
<td>1001.636</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n28_s/SUM</td>
</tr>
<tr>
<td>1001.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>audio_i2s/tcount_7_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_7_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>audio_i2s/tcount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 30.869%; route: 0.000, 0.000%; tC2Q: 1.131, 69.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/COUT</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/n30_s/CIN</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n30_s/COUT</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/n29_s/CIN</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n29_s/COUT</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][B]</td>
<td>audio_i2s/n28_s/CIN</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n28_s/COUT</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[1][A]</td>
<td>audio_i2s/n27_s/CIN</td>
</tr>
<tr>
<td>1001.657</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n27_s/SUM</td>
</tr>
<tr>
<td>1001.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>audio_i2s/tcount_8_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_8_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[1][A]</td>
<td>audio_i2s/tcount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 31.745%; route: 0.000, 0.000%; tC2Q: 1.131, 68.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n31_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/tcount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/n31_s/I1</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n31_s/COUT</td>
</tr>
<tr>
<td>1001.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C40[2][B]</td>
<td>audio_i2s/n30_s/CIN</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n30_s/COUT</td>
</tr>
<tr>
<td>1001.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][A]</td>
<td>audio_i2s/n29_s/CIN</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n29_s/COUT</td>
</tr>
<tr>
<td>1001.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[0][B]</td>
<td>audio_i2s/n28_s/CIN</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n28_s/COUT</td>
</tr>
<tr>
<td>1001.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[1][A]</td>
<td>audio_i2s/n27_s/CIN</td>
</tr>
<tr>
<td>1001.447</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n27_s/COUT</td>
</tr>
<tr>
<td>1001.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C41[1][B]</td>
<td>audio_i2s/n26_s/CIN</td>
</tr>
<tr>
<td>1001.678</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n26_s/SUM</td>
</tr>
<tr>
<td>1001.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td style=" font-weight:bold;">audio_i2s/tcount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>audio_i2s/tcount_9_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/tcount_9_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C41[1][B]</td>
<td>audio_i2s/tcount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.547, 32.599%; route: 0.000, 0.000%; tC2Q: 1.131, 67.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi/shiftcnt_4_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>1001.043</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[2][B]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_4_s5/I2</td>
</tr>
<tr>
<td>1001.333</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R7C51[2][B]</td>
<td style=" background: #97FFFF;">controller/spi/shiftcnt_4_s5/F</td>
</tr>
<tr>
<td>1001.354</td>
<td>0.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td>controller/spi/n63_s5/I0</td>
</tr>
<tr>
<td>1001.698</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td style=" background: #97FFFF;">controller/spi/n63_s5/F</td>
</tr>
<tr>
<td>1001.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[1][A]</td>
<td>controller/spi/shiftcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/spi/shiftcnt_0_s3</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C51[1][A]</td>
<td>controller/spi/shiftcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 37.342%; route: 0.021, 1.239%; tC2Q: 1.043, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n8_s30</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/dac_load_R_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">audio_i2s/n8_s30/I0</td>
</tr>
<tr>
<td>1001.366</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n8_s30/F</td>
</tr>
<tr>
<td>1001.492</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>audio_i2s/n12_s29/I0</td>
</tr>
<tr>
<td>1001.836</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n12_s29/F</td>
</tr>
<tr>
<td>1001.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">audio_i2s/dac_load_R_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>audio_i2s/dac_load_R_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/dac_load_R_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>audio_i2s/dac_load_R_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 31.532%; route: 0.126, 6.877%; tC2Q: 1.131, 61.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_i2s/n8_s30</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_i2s/dac_load_L_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>20</td>
<td>R25C40[2][A]</td>
<td>audio_i2s/tcount_4_s0/Q</td>
</tr>
<tr>
<td>1001.131</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" font-weight:bold;">audio_i2s/n8_s30/I0</td>
</tr>
<tr>
<td>1001.366</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">audio_i2s/n8_s30/F</td>
</tr>
<tr>
<td>1001.492</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>audio_i2s/n8_s29/I1</td>
</tr>
<tr>
<td>1001.856</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" background: #97FFFF;">audio_i2s/n8_s29/F</td>
</tr>
<tr>
<td>1001.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" font-weight:bold;">audio_i2s/dac_load_L_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1001.555</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>audio_i2s/dac_load_L_s0/CLK</td>
</tr>
<tr>
<td>1001.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_i2s/dac_load_L_s0</td>
</tr>
<tr>
<td>1001.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>audio_i2s/dac_load_L_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 32.270%; route: 0.126, 6.802%; tC2Q: 1.131, 60.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>U4/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U4/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vga_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vga_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>0.877</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][B]</td>
<td>U4/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C45[0][B]</td>
<td style=" font-weight:bold;">U4/svo_tmds_2/q_out_4_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C45</td>
<td style=" font-weight:bold;">U4/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vga_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1685</td>
<td>R52C3[0][A]</td>
<td>guest/CLK_14M_s0/Q</td>
</tr>
<tr>
<td>0.877</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45</td>
<td>U4/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45</td>
<td>U4/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>820.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/n528_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.815</td>
<td>814.815</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>814.815</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>815.497</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>816.714</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>816.946</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>820.210</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/n528_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>816.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>guest/user_io_d/n528_s1/CLK</td>
</tr>
<tr>
<td>816.555</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/n528_s1</td>
</tr>
<tr>
<td>816.520</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>guest/user_io_d/n528_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.310</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.263, 93.362%; tC2Q: 0.232, 6.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.590, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.782</td>
<td>3.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>guest/user_io_d/spi_byte_out_2_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>guest/user_io_d/spi_byte_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.020, 92.867%; tC2Q: 0.232, 7.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.539</td>
<td>2.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>guest/user_io_d/spi_byte_out_5_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>guest/user_io_d/spi_byte_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.778, 92.292%; tC2Q: 0.232, 7.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.331</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>guest/user_io_d/spi_byte_out_7_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>guest/user_io_d/spi_byte_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.570, 91.720%; tC2Q: 0.232, 8.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.291</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>guest/user_io_d/spi_byte_out_6_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_6_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>guest/user_io_d/spi_byte_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 91.598%; tC2Q: 0.232, 8.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.285</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][A]</td>
<td>guest/user_io_d/spi_byte_out_0_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C12[0][A]</td>
<td>guest/user_io_d/spi_byte_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.524, 91.581%; tC2Q: 0.232, 8.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.285</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[2][A]</td>
<td>guest/user_io_d/spi_byte_out_3_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C11[2][A]</td>
<td>guest/user_io_d/spi_byte_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.524, 91.581%; tC2Q: 0.232, 8.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.285</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>guest/user_io_d/spi_byte_out_4_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_4_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>guest/user_io_d/spi_byte_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.524, 91.581%; tC2Q: 0.232, 8.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.088</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/bit_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>guest/user_io_d/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/bit_cnt_1_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C10[0][B]</td>
<td>guest/user_io_d/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.327, 90.935%; tC2Q: 0.232, 9.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.088</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/bit_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>guest/user_io_d/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/bit_cnt_2_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C10[0][A]</td>
<td>guest/user_io_d/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.327, 90.935%; tC2Q: 0.232, 9.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/spi_byte_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/spi_byte_out_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>guest/user_io_d/spi_byte_out_1_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/spi_byte_out_1_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>guest/user_io_d/spi_byte_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][B]</td>
<td>guest/user_io_d/byte_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_0_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C8[0][B]</td>
<td>guest/user_io_d/byte_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[0][B]</td>
<td>guest/user_io_d/byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_1_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C9[0][B]</td>
<td>guest/user_io_d/byte_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td>guest/user_io_d/byte_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_2_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C9[1][A]</td>
<td>guest/user_io_d/byte_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>guest/user_io_d/byte_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_3_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>guest/user_io_d/byte_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[2][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[2][A]</td>
<td>guest/user_io_d/byte_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_4_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C9[2][A]</td>
<td>guest/user_io_d/byte_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[2][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[2][B]</td>
<td>guest/user_io_d/byte_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_5_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C9[2][B]</td>
<td>guest/user_io_d/byte_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>guest/user_io_d/byte_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_6_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>guest/user_io_d/byte_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>guest/user_io_d/byte_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_7_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[0][B]</td>
<td>guest/user_io_d/byte_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>guest/user_io_d/byte_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_8_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>guest/user_io_d/byte_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/byte_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.042</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/byte_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][B]</td>
<td>guest/user_io_d/byte_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/byte_cnt_9_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[1][B]</td>
<td>guest/user_io_d/byte_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.281, 90.767%; tC2Q: 0.232, 9.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>634.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/user_io_d/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/Q</td>
</tr>
<tr>
<td>634.038</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" font-weight:bold;">guest/user_io_d/bit_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>guest/user_io_d/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/user_io_d/bit_cnt_0_s0</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>guest/user_io_d/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.277, 90.753%; tC2Q: 0.232, 9.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>633.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi_ss3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/osd_inst/bcnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>controller/spi_ss3_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">controller/spi_ss3_s0/Q</td>
</tr>
<tr>
<td>633.828</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[0][B]</td>
<td style=" font-weight:bold;">guest/osd_inst/bcnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[0][B]</td>
<td>guest/osd_inst/bcnt_5_s1/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/osd_inst/bcnt_5_s1</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[0][B]</td>
<td>guest/osd_inst/bcnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 89.906%; tC2Q: 0.232, 10.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>633.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi_ss3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/osd_inst/bcnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>controller/spi_ss3_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">controller/spi_ss3_s0/Q</td>
</tr>
<tr>
<td>633.828</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38[0][A]</td>
<td style=" font-weight:bold;">guest/osd_inst/bcnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38[0][A]</td>
<td>guest/osd_inst/bcnt_6_s1/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/osd_inst/bcnt_6_s1</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C38[0][A]</td>
<td>guest/osd_inst/bcnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 89.906%; tC2Q: 0.232, 10.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>633.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>631.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/spi_ss3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>guest/osd_inst/bcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SD_SCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>630.312</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>631.529</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>controller/spi_ss3_s0/CLK</td>
</tr>
<tr>
<td>631.761</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">controller/spi_ss3_s0/Q</td>
</tr>
<tr>
<td>633.828</td>
<td>2.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">guest/osd_inst/bcnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>374</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>631.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>guest/osd_inst/bcnt_7_s1/CLK</td>
</tr>
<tr>
<td>631.256</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>guest/osd_inst/bcnt_7_s1</td>
</tr>
<tr>
<td>631.221</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>guest/osd_inst/bcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.608</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.066, 89.906%; tC2Q: 0.232, 10.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi_srtc_int_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.156</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">controller/spi_srtc_int_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>controller/spi_srtc_int_s0/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>controller/spi_srtc_int_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi_cs_int_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.156</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">controller/spi_cs_int_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>controller/spi_cs_int_s0/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>controller/spi_cs_int_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/conf_data0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">controller/conf_data0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>controller/conf_data0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.705%; tC2Q: 0.202, 33.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi_ss3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">controller/spi_ss3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>controller/spi_ss3_s0/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>controller/spi_ss3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.705%; tC2Q: 0.202, 33.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ram_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.284</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/ram_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ram_wr_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ram_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.527, 72.279%; tC2Q: 0.202, 27.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ls_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.284</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/ls_state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ls_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/ls_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.527, 72.279%; tC2Q: 0.202, 27.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_abort_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/fetch_abort_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_abort_s5/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C51[0][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_abort_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][A]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[2][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_0_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C50[2][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[1][B]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[1][B]</td>
<td>controller/cpu/thread.pc_11_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C51[1][B]</td>
<td>controller/cpu/thread.pc_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>controller/cpu/thread.pc_17_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C51[0][B]</td>
<td>controller/cpu/thread.pc_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sck_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sck_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>controller/spi/sck_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/sd_shift_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td style=" font-weight:bold;">controller/spi/sd_shift_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>controller/spi/sd_shift_0_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[0][A]</td>
<td>controller/spi/sd_shift_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi/shiftcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">controller/spi/shiftcnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>controller/spi/shiftcnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>controller/spi/shiftcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" font-weight:bold;">controller/spi_write_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>controller/spi_write_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C49[1][B]</td>
<td>controller/spi_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/mouserecvreg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][A]</td>
<td style=" font-weight:bold;">controller/mouserecvreg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[0][A]</td>
<td>controller/mouserecvreg_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C50[0][A]</td>
<td>controller/mouserecvreg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/kbdrecvreg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td style=" font-weight:bold;">controller/kbdrecvreg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>controller/kbdrecvreg_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[2][A]</td>
<td>controller/kbdrecvreg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/spi_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.386</td>
<td>0.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td style=" font-weight:bold;">controller/spi_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>controller/spi_active_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C50[1][A]</td>
<td>controller/spi_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.628, 75.663%; tC2Q: 0.202, 24.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_1_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[0][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/opcodebuffer_valid_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_ram_req_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td style=" font-weight:bold;">controller/cpu/genlsfnodual.fetchloadstore/fetch_ram_req_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_ram_req_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>controller/cpu/genlsfnodual.fetchloadstore/fetch_ram_req_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][A]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][A]</td>
<td>controller/cpu/thread.pc_10_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C50[0][A]</td>
<td>controller/cpu/thread.pc_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][B]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][B]</td>
<td>controller/cpu/thread.pc_12_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C50[0][B]</td>
<td>controller/cpu/thread.pc_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>controller/cpu/thread.pc_23_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[1][B]</td>
<td>controller/cpu/thread.pc_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][A]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][A]</td>
<td>controller/cpu/thread.pc_25_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C50[2][A]</td>
<td>controller/cpu/thread.pc_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/thread.pc_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td style=" font-weight:bold;">controller/cpu/thread.pc_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>controller/cpu/thread.pc_29_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>controller/cpu/thread.pc_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/cpu/e_loadstore_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SYS_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>controller/reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>222</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">controller/reset_n_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td style=" font-weight:bold;">controller/cpu/e_loadstore_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SYS_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1170</td>
<td>IOL7[A]</td>
<td>SYS_CLK_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td>controller/cpu/e_loadstore_s0/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C49[1][B]</td>
<td>controller/cpu/e_loadstore_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.808%; tC2Q: 0.202, 24.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/CLK_14x5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.490</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.751</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>guest/CLK_14x5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.051</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.235</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>guest/CLK_14x5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.512</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/CLK_14x5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.928</td>
<td>1.928</td>
<td>tCL</td>
<td>RR</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.172</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>guest/CLK_14x5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td>guest/pll_p5/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.490</td>
<td>1.928</td>
<td>tCL</td>
<td>FF</td>
<td>guest/pll_p5/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.684</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>guest/CLK_14x5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/osd_inst/cnt_2_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/osd_inst/cnt_2_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/osd_inst/cnt_2_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sd_lba_r_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sd_lba_r_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sd_lba_r_30_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sd_lba_r_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sd_lba_r_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sd_lba_r_29_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sd_lba_r_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sd_lba_r_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sd_lba_r_28_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sd_lba_r_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sd_lba_r_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sd_lba_r_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sd_lba_r_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sd_lba_r_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sd_lba_r_26_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/sbuf_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/sbuf_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/sbuf_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>guest/user_io_d/spi_byte_out_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.590</td>
<td>tNET</td>
<td>FF</td>
<td>guest/user_io_d/spi_byte_out_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SD_SCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/spi/sck_s1/Q</td>
</tr>
<tr>
<td>10.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>guest/user_io_d/spi_byte_out_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1685</td>
<td>vga_clk</td>
<td>-9.817</td>
<td>1.728</td>
</tr>
<tr>
<td>1170</td>
<td>SYS_CLK_d</td>
<td>-8.388</td>
<td>1.467</td>
</tr>
<tr>
<td>512</td>
<td>osd_buffer_addr[10]</td>
<td>29.061</td>
<td>2.415</td>
</tr>
<tr>
<td>468</td>
<td>reset</td>
<td>2.967</td>
<td>1.731</td>
</tr>
<tr>
<td>374</td>
<td>SD_SCK_d</td>
<td>-3.602</td>
<td>1.765</td>
</tr>
<tr>
<td>261</td>
<td>bcnt[0]</td>
<td>4.674</td>
<td>5.059</td>
</tr>
<tr>
<td>260</td>
<td>bcnt[1]</td>
<td>5.125</td>
<td>4.608</td>
</tr>
<tr>
<td>260</td>
<td>bcnt[2]</td>
<td>3.962</td>
<td>5.771</td>
</tr>
<tr>
<td>259</td>
<td>bcnt[3]</td>
<td>4.185</td>
<td>5.549</td>
</tr>
<tr>
<td>256</td>
<td>osd_buffer_addr[0]</td>
<td>20.995</td>
<td>8.633</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C46</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R5C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C48</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C40</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R6C8</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C11</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
