Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Tue Dec 22 10:58:52 2020

Timing Constraint:
-------------------------------------------------------
create_clock -name {pll_refclk_in} {p:pll_refclk_in} -period {20} -waveform {0 10}
create_generated_clock -name {phy_clk} -source {p:pll_refclk_in} {t:u_ipsl_hmic_h_top.u_pll_50_400.clkout0} -multiply_by 8
create_generated_clock -name {pclk} -source {p:pll_refclk_in} {t:u_ipsl_hmic_h_top.u_pll_50_400.clkout1} -multiply_by 1
create_generated_clock -name {axi_clk0} -source {p:pll_refclk_in} {t:u_ipsl_hmic_h_top.u_pll_50_400.clkout2} -multiply_by 2
create_generated_clock -name {axi_clk1} -source {p:pll_refclk_in} {t:u_ipsl_hmic_h_top.u_pll_50_400.clkout3} -multiply_by 2
create_generated_clock -name {axi_clk2} -source {p:pll_refclk_in} {t:u_ipsl_hmic_h_top.u_pll_50_400.clkout4} -multiply_by 2

Inferred clocks commands :
-------------------------------------------------------
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[0]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[1]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[3]}]  -add
create_generated_clock  -name {phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred}  -master_clock {phy_clk}  -source [get_pins {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1.CLKOUT0}]  -edges {1 2 3}  -edge_shift {0.000000 1.250000 2.500000}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut.CLKDIVOUT}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.DQS_CLK_REGIONAL[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[3]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[4]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[5]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[6]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[7]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[10]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[11]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[12]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[27]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.DQSI_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[28]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[29]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[32]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[33]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[34]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[35]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[36]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[2]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[9]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[17]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[18]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[19]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[20]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[21]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[22]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[23]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[24]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[25]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK_DELAY}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[31]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[37]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[40]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[41]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[42]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[43]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[44]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[45]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[46]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[47]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[48]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[49]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[51]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[52]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.RCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[55]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut.WCLK}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[56]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[57]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[58]}]  -add
create_clock  -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} -period {1000} -waveform { 0 500}  [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy.IOL_CLK_SYS[59]}]  -add


Logical Constraint:
+------------------------------------------------------------------------------+
| Object                                      | Attribute     | Value         
+------------------------------------------------------------------------------+
| u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | PAP_LOC       | PLL_82_71     
+------------------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pad_dq_ch0[0]          | inout         | T8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[1]          | inout         | T6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[2]          | inout         | R6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[3]          | inout         | R9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[4]          | inout         | T9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[5]          | inout         | N4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[6]          | inout         | N5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[7]          | inout         | P6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[8]          | inout         | T4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[9]          | inout         | V9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[10]         | inout         | U9      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[11]         | inout         | V7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[12]         | inout         | U7      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[13]         | inout         | V6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[14]         | inout         | U6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dq_ch0[15]         | inout         | V5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[0]         | inout         | N6      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqs_ch0[1]         | inout         | U8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[0]        | inout         | N7      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dqsn_ch0[1]        | inout         | V8      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| clk_led                | output        | A3      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| ddr_init_done          | output        | B2      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| ddrphy_rst_done        | output        | A2      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| err_flag               | output        | B1      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[0]        | output        | M4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[1]        | output        | M3      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[2]        | output        | P2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[3]        | output        | P1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[4]        | output        | L5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[5]        | output        | M5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[6]        | output        | N2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[7]        | output        | N1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[8]        | output        | K4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[9]        | output        | M1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[10]       | output        | M6      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[11]       | output        | L1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[12]       | output        | K2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[13]       | output        | K1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[14]       | output        | J2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_addr_ch0[15]       | output        | J1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[0]          | output        | U2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[1]          | output        | U1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ba_ch0[2]          | output        | T2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_casn_ch0           | output        | T1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_cke_ch0            | output        | L4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_csn_ch0            | output        | R1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clk_w          | output        | U3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_ddr_clkn_w         | output        | V3      | 1.5       | SSTL15D_I      | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[0]     | output        | R8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_dm_rdqs_ch0[1]     | output        | U5      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out           | output        | P8      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_out_h         | output        | U4      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_odt_ch0            | output        | V2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rasn_ch0           | output        | R2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_rstn_ch0           | output        | M2      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_wen_ch0            | output        | V1      | 1.5       | SSTL15_I       | UNUSED         | FAST     | 7.5       |                          |                 |                 |                    |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pll_lock               | output        | B4      | 3.3       | LVCMOS33       | PULLUP         | FAST     | 4         |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in            | input         | P7      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pad_loop_in_h          | input         | V4      | 1.5       | SSTL15_I       | UNUSED         |          |           |                          |                 |                 |                    |               | IN                  | 0.5               | ON                    |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| pll_refclk_in          | input         | B5      | 3.3       | LVCMOS33       | UNUSED         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| top_rst_n              | input         | B3      | 3.3       | LVCMOS33       | PULLUP         |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                             | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_0         | ntclkbufg_0     | 180        
| CLKOUT2             | u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1     | clkbufg_1         | ntclkbufg_1     | 365        
+-----------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                           | Rst_Source_Inst                                                                    | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N0_0                                                                               | N0_0                                                                               | 394        
| N0                                                                                 | N0                                                                                 | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0                      | 138        
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_rst_dll                                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_rst_dll                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [0]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [1]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [2]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [3]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [4]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy                      | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rstn                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [3]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[3].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [4]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[4].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [5]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[5].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [6]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[6].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [7]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[7].inv_dut            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [10]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[10].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [11]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[11].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [12]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[12].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [27]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[27].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [28]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[28].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [29]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[29].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [32]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[32].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [33]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[33].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [34]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[34].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [35]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[35].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [36]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[36].inv_dut           | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [2]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[2].inv_dut            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [9]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[9].inv_dut            | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [17]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[17].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [18]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[18].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [19]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[19].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [20]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[20].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [21]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[21].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [22]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[22].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [23]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[23].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [24]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[24].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [25]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[25].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [31]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[31].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [37]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[37].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [40]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[40].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [41]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[41].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [42]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[42].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [43]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[43].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [44]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[44].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [45]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[45].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [46]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[46].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [47]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[47].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [48]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[48].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [49]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[49].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [51]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[51].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [52]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[52].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [55]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[55].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [56]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[56].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [57]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[57].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [58]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[58].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs [59]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/gtp_int_dut[59].inv_dut           | 1          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0     | 10         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                             | CE_Source_Inst                                                                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_test_main_ctrl/N61                                                                 | u_test_main_ctrl/N61_5                                                                         | 5          
| u_test_rd_ctrl/N317                                                                  | u_test_rd_ctrl/N13_3                                                                           | 28         
| u_test_rd_ctrl/N339                                                                  | u_test_rd_ctrl/N339                                                                            | 13         
| axi_rvalid                                                                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc                                            | 16         
| u_test_rd_ctrl/N30                                                                   | u_test_rd_ctrl/N30                                                                             | 16         
| u_test_rd_ctrl/N321                                                                  | u_test_rd_ctrl/N321_4                                                                          | 3          
| u_test_wr_ctrl/N279                                                                  | u_test_wr_ctrl/N279                                                                            | 32         
| u_test_wr_ctrl/N288                                                                  | u_test_wr_ctrl/N288                                                                            | 4          
| u_test_wr_ctrl/N359                                                                  | u_test_wr_ctrl/N359                                                                            | 16         
| u_test_wr_ctrl/N379                                                                  | u_test_wr_ctrl/N379                                                                            | 16         
| u_test_wr_ctrl/N349                                                                  | u_test_wr_ctrl/N349                                                                            | 29         
| u_test_wr_ctrl/N375                                                                  | u_test_wr_ctrl/N375                                                                            | 16         
| u_test_wr_ctrl/N313                                                                  | u_test_wr_ctrl/N313                                                                            | 3          
| u_test_main_ctrl/prbs_clk_en                                                         | u_test_main_ctrl/N41                                                                           | 59         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_done            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done     | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110_5                              | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104_5                              | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3                        | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3_mux3_4                           | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8                         | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N236_1_5                           | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N190                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N190                               | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N244                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N148_1                             | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226                     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N226_15                            | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23                             | 3          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N395 [0]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N385                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N394                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N380_1                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N355_3                            | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N358_1                            | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N374                              | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N403                              | 4          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368                              | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N310                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N310_8                            | 2          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_pos          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N272                              | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383               | 7          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                  | Driver                                                                                    | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_1                                                                               | clkbufg_1                                                                                 | 365        
| ntclkbufg_0                                                                               | clkbufg_0                                                                                 | 180        
| init_start                                                                                | u_test_main_ctrl/init_start                                                               | 122        
| u_test_wr_ctrl/state_1                                                                    | u_test_wr_ctrl/state_1                                                                    | 69         
| u_test_wr_ctrl/state_2                                                                    | u_test_wr_ctrl/state_2                                                                    | 60         
| u_test_wr_ctrl/N84                                                                        | u_test_wr_ctrl/N84_mux3_4                                                                 | 56         
| u_test_wr_ctrl/N116                                                                       | u_test_wr_ctrl/N115.lt_3                                                                  | 55         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [6]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]        | 48         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [2]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]        | 47         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]        | 47         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]        | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]        | 45         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]        | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3]       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]        | 44         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4        | 40         
| _N676                                                                                     | N3_mux18_6                                                                                | 26         
| u_test_wr_ctrl/N273                                                                       | u_test_wr_ctrl/N273                                                                       | 25         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01                                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut                           | 21         
| u_test_rd_ctrl/state_1                                                                    | u_test_rd_ctrl/state_1                                                                    | 18         
| u_test_wr_ctrl/N373                                                                       | u_test_wr_ctrl/N273_2                                                                     | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N437                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N437                         | 16         
| u_test_wr_ctrl/N377                                                                       | u_test_wr_ctrl/N32_1                                                                      | 16         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut                                 | 12         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut                                 | 12         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start                | 11         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 10         
| u_test_wr_ctrl/N119 [2]                                                                   | u_test_wr_ctrl/normal_wr_addr[2]                                                          | 10         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 10         
| u_test_wr_ctrl/N119 [0]                                                                   | u_test_wr_ctrl/normal_wr_addr[0]                                                          | 10         
| u_test_rd_ctrl/addr_5_mux [3]                                                             | u_test_rd_ctrl/normal_rd_addr[3]                                                          | 10         
| u_test_wr_ctrl/N119 [1]                                                                   | u_test_wr_ctrl/normal_wr_addr[1]                                                          | 10         
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut                                 | 9          
| u_test_wr_ctrl/N396                                                                       | u_test_wr_ctrl/N396                                                                       | 9          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0                            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 9          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1                            | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 9          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01                           | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut                                 | 9          
| u_test_rd_ctrl/addr_5_mux [5]                                                             | u_test_rd_ctrl/normal_rd_addr[5]                                                          | 9          
| u_test_rd_ctrl/addr_5_mux [6]                                                             | u_test_rd_ctrl/normal_rd_addr[6]                                                          | 9          
| u_test_rd_ctrl/addr_5_mux [7]                                                             | u_test_rd_ctrl/normal_rd_addr[7]                                                          | 9          
| u_test_rd_ctrl/addr_5_mux [4]                                                             | u_test_rd_ctrl/normal_rd_addr[4]                                                          | 9          
| axi_awvalid                                                                               | u_test_wr_ctrl/axi_awvalid                                                                | 9          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0                                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1                                 | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_test_main_ctrl/prbs_dout [0]                                                            | u_test_main_ctrl/I_prbs31_128bit/latch_y[1]                                               | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N275_inv                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N275inv                       | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [0]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [2]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [0]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [1]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [2]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [0]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [1]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [2]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10                      | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [1]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training     | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training     | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N365                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N365                         | 8          
| u_test_wr_ctrl/N357                                                                       | u_test_wr_ctrl/N357                                                                       | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N371                         | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N371                         | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]                   | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut                                 | 8          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_6        | 7          
| u_test_wr_ctrl/wr_data_0 [3]                                                              | u_test_wr_ctrl/N159[3]                                                                    | 7          
| axi_awready                                                                               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc                                       | 7          
| u_test_wr_ctrl/wr_data_0 [4]                                                              | u_test_wr_ctrl/N159[4]                                                                    | 7          
| u_test_wr_ctrl/wr_data_0 [5]                                                              | u_test_wr_ctrl/N159[5]                                                                    | 7          
| u_test_wr_ctrl/wr_data_0 [6]                                                              | u_test_wr_ctrl/N159[6]                                                                    | 7          
| u_test_wr_ctrl/wr_data_0 [7]                                                              | u_test_wr_ctrl/N159[7]                                                                    | 7          
| u_test_main_ctrl/I_prbs31_128bit/dout [1]                                                 | u_test_main_ctrl/I_prbs31_128bit/latch_y[2]                                               | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [1]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [2]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [0]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]                | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [1]               | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]                | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [3]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [4]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [5]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [0]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[0]                     | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [1]                    | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]                     | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [6]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| axi_awaddr[8]                                                                             | u_test_wr_ctrl/axi_awaddr[8]                                                              | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [7]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| nt_ddr_init_done                                                                          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done                  | 6          
| u_test_wr_ctrl/write_finished                                                             | u_test_wr_ctrl/N183.eq_7                                                                  | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9                       | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [3]                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[3]                        | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [1]                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]                 | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7                       | 6          
| u_test_main_ctrl/I_prbs31_128bit/dout [30]                                                | u_test_main_ctrl/I_prbs31_128bit/latch_y[31]                                              | 6          
| u_test_main_ctrl/I_prbs31_128bit/dout [29]                                                | u_test_main_ctrl/I_prbs31_128bit/latch_y[30]                                              | 6          
| u_test_main_ctrl/I_prbs31_128bit/dout [28]                                                | u_test_main_ctrl/I_prbs31_128bit/latch_y[29]                                              | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0                       | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1                       | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1                       | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287          | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7        | 6          
| axi_wvalid                                                                                | u_test_wr_ctrl/axi_wvalid                                                                 | 6          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [0]                      | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut                            | 6          
| u_test_main_ctrl/I_prbs31_128bit/dout [25]                                                | u_test_main_ctrl/I_prbs31_128bit/latch_y[26]                                              | 5          
| axi_wready                                                                                | u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc                                       | 5          
| u_test_main_ctrl/I_prbs31_128bit/dout [24]                                                | u_test_main_ctrl/I_prbs31_128bit/latch_y[25]                                              | 5          
| u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [1]             | u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]              | 5          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.343750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 542      | 26304         | 3                   
| LUT                   | 1033     | 17536         | 6                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 61       | 240           | 26                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/synthesize/ipsl_hmic_h_top_test_syn.adf     
| Output     | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/device_map/ipsl_hmic_h_top_test_map.adf     
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/device_map/ipsl_hmic_h_top_test_dmr.prt     
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/device_map/ipsl_hmic_h_top_test.dmr         
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 171,683,840 bytes
Total CPU  time to dev_map completion : 2.969 sec
Total real time to dev_map completion : 4.000 sec
