;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* P2_0 */
P2_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P2_0__0__MASK EQU 0x01
P2_0__0__PC EQU CYREG_PRT2_PC0
P2_0__0__PORT EQU 2
P2_0__0__SHIFT EQU 0
P2_0__AG EQU CYREG_PRT2_AG
P2_0__AMUX EQU CYREG_PRT2_AMUX
P2_0__BIE EQU CYREG_PRT2_BIE
P2_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_0__BYP EQU CYREG_PRT2_BYP
P2_0__CTL EQU CYREG_PRT2_CTL
P2_0__DM0 EQU CYREG_PRT2_DM0
P2_0__DM1 EQU CYREG_PRT2_DM1
P2_0__DM2 EQU CYREG_PRT2_DM2
P2_0__DR EQU CYREG_PRT2_DR
P2_0__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_0__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_0__MASK EQU 0x01
P2_0__PORT EQU 2
P2_0__PRT EQU CYREG_PRT2_PRT
P2_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_0__PS EQU CYREG_PRT2_PS
P2_0__SHIFT EQU 0
P2_0__SLW EQU CYREG_PRT2_SLW

/* P2_1 */
P2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2_1__0__MASK EQU 0x02
P2_1__0__PC EQU CYREG_PRT2_PC1
P2_1__0__PORT EQU 2
P2_1__0__SHIFT EQU 1
P2_1__AG EQU CYREG_PRT2_AG
P2_1__AMUX EQU CYREG_PRT2_AMUX
P2_1__BIE EQU CYREG_PRT2_BIE
P2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_1__BYP EQU CYREG_PRT2_BYP
P2_1__CTL EQU CYREG_PRT2_CTL
P2_1__DM0 EQU CYREG_PRT2_DM0
P2_1__DM1 EQU CYREG_PRT2_DM1
P2_1__DM2 EQU CYREG_PRT2_DM2
P2_1__DR EQU CYREG_PRT2_DR
P2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_1__MASK EQU 0x02
P2_1__PORT EQU 2
P2_1__PRT EQU CYREG_PRT2_PRT
P2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_1__PS EQU CYREG_PRT2_PS
P2_1__SHIFT EQU 1
P2_1__SLW EQU CYREG_PRT2_SLW

/* P2_2 */
P2_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2_2__0__MASK EQU 0x04
P2_2__0__PC EQU CYREG_PRT2_PC2
P2_2__0__PORT EQU 2
P2_2__0__SHIFT EQU 2
P2_2__AG EQU CYREG_PRT2_AG
P2_2__AMUX EQU CYREG_PRT2_AMUX
P2_2__BIE EQU CYREG_PRT2_BIE
P2_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_2__BYP EQU CYREG_PRT2_BYP
P2_2__CTL EQU CYREG_PRT2_CTL
P2_2__DM0 EQU CYREG_PRT2_DM0
P2_2__DM1 EQU CYREG_PRT2_DM1
P2_2__DM2 EQU CYREG_PRT2_DM2
P2_2__DR EQU CYREG_PRT2_DR
P2_2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_2__MASK EQU 0x04
P2_2__PORT EQU 2
P2_2__PRT EQU CYREG_PRT2_PRT
P2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_2__PS EQU CYREG_PRT2_PS
P2_2__SHIFT EQU 2
P2_2__SLW EQU CYREG_PRT2_SLW

/* P2_3 */
P2_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2_3__0__MASK EQU 0x08
P2_3__0__PC EQU CYREG_PRT2_PC3
P2_3__0__PORT EQU 2
P2_3__0__SHIFT EQU 3
P2_3__AG EQU CYREG_PRT2_AG
P2_3__AMUX EQU CYREG_PRT2_AMUX
P2_3__BIE EQU CYREG_PRT2_BIE
P2_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_3__BYP EQU CYREG_PRT2_BYP
P2_3__CTL EQU CYREG_PRT2_CTL
P2_3__DM0 EQU CYREG_PRT2_DM0
P2_3__DM1 EQU CYREG_PRT2_DM1
P2_3__DM2 EQU CYREG_PRT2_DM2
P2_3__DR EQU CYREG_PRT2_DR
P2_3__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_3__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_3__MASK EQU 0x08
P2_3__PORT EQU 2
P2_3__PRT EQU CYREG_PRT2_PRT
P2_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_3__PS EQU CYREG_PRT2_PS
P2_3__SHIFT EQU 3
P2_3__SLW EQU CYREG_PRT2_SLW

/* P2_4 */
P2_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2_4__0__MASK EQU 0x10
P2_4__0__PC EQU CYREG_PRT2_PC4
P2_4__0__PORT EQU 2
P2_4__0__SHIFT EQU 4
P2_4__AG EQU CYREG_PRT2_AG
P2_4__AMUX EQU CYREG_PRT2_AMUX
P2_4__BIE EQU CYREG_PRT2_BIE
P2_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_4__BYP EQU CYREG_PRT2_BYP
P2_4__CTL EQU CYREG_PRT2_CTL
P2_4__DM0 EQU CYREG_PRT2_DM0
P2_4__DM1 EQU CYREG_PRT2_DM1
P2_4__DM2 EQU CYREG_PRT2_DM2
P2_4__DR EQU CYREG_PRT2_DR
P2_4__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_4__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_4__MASK EQU 0x10
P2_4__PORT EQU 2
P2_4__PRT EQU CYREG_PRT2_PRT
P2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_4__PS EQU CYREG_PRT2_PS
P2_4__SHIFT EQU 4
P2_4__SLW EQU CYREG_PRT2_SLW

/* P2_5 */
P2_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2_5__0__MASK EQU 0x20
P2_5__0__PC EQU CYREG_PRT2_PC5
P2_5__0__PORT EQU 2
P2_5__0__SHIFT EQU 5
P2_5__AG EQU CYREG_PRT2_AG
P2_5__AMUX EQU CYREG_PRT2_AMUX
P2_5__BIE EQU CYREG_PRT2_BIE
P2_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_5__BYP EQU CYREG_PRT2_BYP
P2_5__CTL EQU CYREG_PRT2_CTL
P2_5__DM0 EQU CYREG_PRT2_DM0
P2_5__DM1 EQU CYREG_PRT2_DM1
P2_5__DM2 EQU CYREG_PRT2_DM2
P2_5__DR EQU CYREG_PRT2_DR
P2_5__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_5__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_5__MASK EQU 0x20
P2_5__PORT EQU 2
P2_5__PRT EQU CYREG_PRT2_PRT
P2_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_5__PS EQU CYREG_PRT2_PS
P2_5__SHIFT EQU 5
P2_5__SLW EQU CYREG_PRT2_SLW

/* P2_6 */
P2_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2_6__0__MASK EQU 0x40
P2_6__0__PC EQU CYREG_PRT2_PC6
P2_6__0__PORT EQU 2
P2_6__0__SHIFT EQU 6
P2_6__AG EQU CYREG_PRT2_AG
P2_6__AMUX EQU CYREG_PRT2_AMUX
P2_6__BIE EQU CYREG_PRT2_BIE
P2_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_6__BYP EQU CYREG_PRT2_BYP
P2_6__CTL EQU CYREG_PRT2_CTL
P2_6__DM0 EQU CYREG_PRT2_DM0
P2_6__DM1 EQU CYREG_PRT2_DM1
P2_6__DM2 EQU CYREG_PRT2_DM2
P2_6__DR EQU CYREG_PRT2_DR
P2_6__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_6__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_6__MASK EQU 0x40
P2_6__PORT EQU 2
P2_6__PRT EQU CYREG_PRT2_PRT
P2_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_6__PS EQU CYREG_PRT2_PS
P2_6__SHIFT EQU 6
P2_6__SLW EQU CYREG_PRT2_SLW

/* P2_7 */
P2_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
P2_7__0__MASK EQU 0x80
P2_7__0__PC EQU CYREG_PRT2_PC7
P2_7__0__PORT EQU 2
P2_7__0__SHIFT EQU 7
P2_7__AG EQU CYREG_PRT2_AG
P2_7__AMUX EQU CYREG_PRT2_AMUX
P2_7__BIE EQU CYREG_PRT2_BIE
P2_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_7__BYP EQU CYREG_PRT2_BYP
P2_7__CTL EQU CYREG_PRT2_CTL
P2_7__DM0 EQU CYREG_PRT2_DM0
P2_7__DM1 EQU CYREG_PRT2_DM1
P2_7__DM2 EQU CYREG_PRT2_DM2
P2_7__DR EQU CYREG_PRT2_DR
P2_7__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_7__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_7__MASK EQU 0x80
P2_7__PORT EQU 2
P2_7__PRT EQU CYREG_PRT2_PRT
P2_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_7__PS EQU CYREG_PRT2_PS
P2_7__SHIFT EQU 7
P2_7__SLW EQU CYREG_PRT2_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
