# CPU

A CPU builded in System Verilog

### Alunos:

- [Gerson Fialho] @jgfn
- [Nathan Prestwood] @nmf2  
- [Victor Aurélio] @vags
- [Elidayvison José] @ejps3

### Estrutura do projeto:
```sh

```


[Gerson Fialho]: <http://cin.ufpe.br/~jgfn>
[Nathan Prestwood]: <http://cin.ufpe.br/~nmf2>
[Victor Aurélio]: <http://cin.ufpe.br/~vags>
[Elidayvison José]: <http://cin.ufpe.br/~ejps3>
