// Seed: 60719386
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13
);
  wire id_15;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    output wire id_4,
    input wor id_5,
    input wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_0,
      id_5,
      id_5,
      id_3
  );
  assign modCall_1.id_13 = 0;
  wire  id_9;
  logic id_10 = -1;
endmodule
