[03/12 15:15:33      0] 
[03/12 15:15:33      0] Cadence Innovus(TM) Implementation System.
[03/12 15:15:33      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/12 15:15:33      0] 
[03/12 15:15:33      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/12 15:15:33      0] Options:	
[03/12 15:15:33      0] Date:		Wed Mar 12 15:15:33 2025
[03/12 15:15:33      0] Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/12 15:15:33      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/12 15:15:33      0] 
[03/12 15:15:33      0] License:
[03/12 15:15:33      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/12 15:15:33      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/12 15:15:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 15:15:33      0] 
[03/12 15:15:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 15:15:33      0] 
[03/12 15:15:33      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/12 15:15:33      0] 
[03/12 15:15:41      6] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/12 15:15:41      6] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/12 15:15:41      6] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/12 15:15:41      6] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/12 15:15:41      6] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/12 15:15:41      6] @(#)CDS: CPE v15.23-s045
[03/12 15:15:41      6] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/12 15:15:41      6] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/12 15:15:41      6] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/12 15:15:41      6] @(#)CDS: RCDB 11.7
[03/12 15:15:41      6] --- Running on ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/12 15:15:41      6] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8847_ieng6-ece-19.ucsd.edu_jjl028_AYQsoS.

[03/12 15:15:41      7] 
[03/12 15:15:41      7] **INFO:  MMMC transition support version v31-84 
[03/12 15:15:41      7] 
[03/12 15:15:41      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/12 15:15:41      7] <CMD> suppressMessage ENCEXT-2799
[03/12 15:15:41      7] <CMD> getDrawView
[03/12 15:15:41      7] <CMD> loadWorkspace -name Physical
[03/12 15:15:41      7] <CMD> win
[03/12 15:15:52      8] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/12 15:15:52      8] **ERROR: Design must be in memory before running "floorPlan"
[03/12 15:15:52      8] Design must be in memory before running "floorPlan"
[03/12 15:16:06     10] <CMD> set init_pwr_net VDD
[03/12 15:16:06     10] <CMD> set init_gnd_net VSS
[03/12 15:16:06     10] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/12 15:16:06     10] <CMD> set init_design_netlisttype Verilog
[03/12 15:16:06     10] <CMD> set init_design_settop 1
[03/12 15:16:06     10] <CMD> set init_top_cell fullchip
[03/12 15:16:06     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/12 15:16:06     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/12 15:16:06     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/12 15:16:06     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/12 15:16:06     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/12 15:16:06     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/12 15:16:06     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/12 15:16:06     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/12 15:16:06     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/12 15:16:06     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/12 15:16:06     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/12 15:16:06     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/12 15:16:06     10] 
[03/12 15:16:06     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/12 15:16:06     10] 
[03/12 15:16:06     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/12 15:16:06     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/12 15:16:06     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/12 15:16:06     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/12 15:16:06     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/12 15:16:06     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/12 15:16:06     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/12 15:16:06     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/12 15:16:06     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/12 15:16:06     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/12 15:16:06     10] The LEF parser will ignore this statement.
[03/12 15:16:06     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/12 15:16:06     10] Set DBUPerIGU to M2 pitch 400.
[03/12 15:16:06     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/12 15:16:06     10] Type 'man IMPLF-200' for more detail.
[03/12 15:16:06     10] 
[03/12 15:16:06     10] viaInitial starts at Wed Mar 12 15:16:06 2025
viaInitial ends at Wed Mar 12 15:16:06 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/12 15:16:06     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/12 15:16:06     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/12 15:16:07     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/12 15:16:07     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/12 15:16:08     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/12 15:16:08     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.58min, fe_mem=462.4M) ***
[03/12 15:16:08     12] *** Begin netlist parsing (mem=462.4M) ***
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/12 15:16:08     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/12 15:16:08     12] To increase the message display limit, refer to the product command reference manual.
[03/12 15:16:08     12] Created 811 new cells from 2 timing libraries.
[03/12 15:16:08     12] Reading netlist ...
[03/12 15:16:08     12] Backslashed names will retain backslash and a trailing blank character.
[03/12 15:16:08     12] Reading verilog netlist './netlist/fullchip.out.v'
[03/12 15:16:09     12] 
[03/12 15:16:09     12] *** Memory Usage v#1 (Current mem = 493.426M, initial mem = 149.258M) ***
[03/12 15:16:09     12] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=493.4M) ***
[03/12 15:16:09     12] Set top cell to fullchip.
[03/12 15:16:09     13] Hooked 1622 DB cells to tlib cells.
[03/12 15:16:09     13] Starting recursive module instantiation check.
[03/12 15:16:09     13] No recursion found.
[03/12 15:16:09     13] Building hierarchical netlist for Cell fullchip ...
[03/12 15:16:09     13] *** Netlist is unique.
[03/12 15:16:09     13] ** info: there are 1832 modules.
[03/12 15:16:09     13] ** info: there are 45125 stdCell insts.
[03/12 15:16:09     13] 
[03/12 15:16:09     13] *** Memory Usage v#1 (Current mem = 577.258M, initial mem = 149.258M) ***
[03/12 15:16:09     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/12 15:16:09     13] Type 'man IMPFP-3961' for more detail.
[03/12 15:16:09     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/12 15:16:09     13] Type 'man IMPFP-3961' for more detail.
[03/12 15:16:09     13] Set Default Net Delay as 1000 ps.
[03/12 15:16:09     13] Set Default Net Load as 0.5 pF. 
[03/12 15:16:09     13] Set Default Input Pin Transition as 0.1 ps.
[03/12 15:16:09     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/12 15:16:09     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/12 15:16:09     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 15:16:09     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 15:16:09     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/12 15:16:09     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/12 15:16:09     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/12 15:16:09     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 15:16:09     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 15:16:09     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/12 15:16:09     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/12 15:16:09     13] Importing multi-corner RC tables ... 
[03/12 15:16:09     13] Summary of Active RC-Corners : 
[03/12 15:16:09     13]  
[03/12 15:16:09     13]  Analysis View: WC_VIEW
[03/12 15:16:09     13]     RC-Corner Name        : Cmax
[03/12 15:16:09     13]     RC-Corner Index       : 0
[03/12 15:16:09     13]     RC-Corner Temperature : 125 Celsius
[03/12 15:16:09     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/12 15:16:09     13]     RC-Corner PreRoute Res Factor         : 1
[03/12 15:16:09     13]     RC-Corner PreRoute Cap Factor         : 1
[03/12 15:16:09     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/12 15:16:09     13]  
[03/12 15:16:09     13]  Analysis View: BC_VIEW
[03/12 15:16:09     13]     RC-Corner Name        : Cmin
[03/12 15:16:09     13]     RC-Corner Index       : 1
[03/12 15:16:09     13]     RC-Corner Temperature : -40 Celsius
[03/12 15:16:09     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/12 15:16:09     13]     RC-Corner PreRoute Res Factor         : 1
[03/12 15:16:09     13]     RC-Corner PreRoute Cap Factor         : 1
[03/12 15:16:09     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/12 15:16:09     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/12 15:16:09     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/12 15:16:09     13] *Info: initialize multi-corner CTS.
[03/12 15:16:09     13] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/12 15:16:09     13] Current (total cpu=0:00:13.8, real=0:00:36.0, peak res=331.1M, current mem=699.6M)
[03/12 15:16:10     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).
[03/12 15:16:10     13] 
[03/12 15:16:10     13] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
[03/12 15:16:10     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=346.3M, current mem=716.9M)
[03/12 15:16:10     13] Current (total cpu=0:00:13.9, real=0:00:37.0, peak res=346.3M, current mem=716.9M)
[03/12 15:16:10     13] Summary for sequential cells idenfication: 
[03/12 15:16:10     13] Identified SBFF number: 199
[03/12 15:16:10     13] Identified MBFF number: 0
[03/12 15:16:10     13] Not identified SBFF number: 0
[03/12 15:16:10     13] Not identified MBFF number: 0
[03/12 15:16:10     13] Number of sequential cells which are not FFs: 104
[03/12 15:16:10     13] 
[03/12 15:16:10     13] Total number of combinational cells: 492
[03/12 15:16:10     13] Total number of sequential cells: 303
[03/12 15:16:10     13] Total number of tristate cells: 11
[03/12 15:16:10     13] Total number of level shifter cells: 0
[03/12 15:16:10     13] Total number of power gating cells: 0
[03/12 15:16:10     13] Total number of isolation cells: 0
[03/12 15:16:10     13] Total number of power switch cells: 0
[03/12 15:16:10     13] Total number of pulse generator cells: 0
[03/12 15:16:10     13] Total number of always on buffers: 0
[03/12 15:16:10     13] Total number of retention cells: 0
[03/12 15:16:10     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/12 15:16:10     13] Total number of usable buffers: 18
[03/12 15:16:10     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/12 15:16:10     13] Total number of unusable buffers: 9
[03/12 15:16:10     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/12 15:16:10     13] Total number of usable inverters: 18
[03/12 15:16:10     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/12 15:16:10     13] Total number of unusable inverters: 9
[03/12 15:16:10     13] List of identified usable delay cells:
[03/12 15:16:10     13] Total number of identified usable delay cells: 0
[03/12 15:16:10     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/12 15:16:10     13] Total number of identified unusable delay cells: 9
[03/12 15:16:10     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/12 15:16:10     14] 
[03/12 15:16:10     14] *** Summary of all messages that are not suppressed in this session:
[03/12 15:16:10     14] Severity  ID               Count  Summary                                  
[03/12 15:16:10     14] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/12 15:16:10     14] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/12 15:16:10     14] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/12 15:16:10     14] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/12 15:16:10     14] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/12 15:16:10     14] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/12 15:16:10     14] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/12 15:16:10     14] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/12 15:16:10     14] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/12 15:16:10     14] *** Message Summary: 1633 warning(s), 2 error(s)
[03/12 15:16:10     14] 
[03/12 15:16:10     14] <CMD> set_interactive_constraint_modes {CON}
[03/12 15:16:10     14] <CMD> setDesignMode -process 65
[03/12 15:16:10     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/12 15:16:10     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/12 15:16:10     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/12 15:16:10     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/12 15:16:10     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/12 15:16:10     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/12 15:16:17     15] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/12 15:16:17     15] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/12 15:16:17     15] <CMD> timeDesign -preplace -prefix preplace
[03/12 15:16:17     15] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/12 15:16:17     15] Set Using Default Delay Limit as 101.
[03/12 15:16:17     15] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 15:16:17     15] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/12 15:16:17     15] Set Default Net Delay as 0 ps.
[03/12 15:16:17     15] Set Default Net Load as 0 pF. 
[03/12 15:16:18     15] Effort level <high> specified for reg2reg path_group
[03/12 15:16:19     16] #################################################################################
[03/12 15:16:19     16] # Design Stage: PreRoute
[03/12 15:16:19     16] # Design Name: fullchip
[03/12 15:16:19     16] # Design Mode: 65nm
[03/12 15:16:19     16] # Analysis Mode: MMMC Non-OCV 
[03/12 15:16:19     16] # Parasitics Mode: No SPEF/RCDB
[03/12 15:16:19     16] # Signoff Settings: SI Off 
[03/12 15:16:19     16] #################################################################################
[03/12 15:16:19     16] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:16:19     16] Calculate delays in BcWc mode...
[03/12 15:16:19     16] Topological Sorting (CPU = 0:00:00.1, MEM = 915.2M, InitMEM = 906.3M)
[03/12 15:16:24     22] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:16:24     22] End delay calculation. (MEM=1124.21 CPU=0:00:04.5 REAL=0:00:04.0)
[03/12 15:16:24     22] *** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 1124.2M) ***
[03/12 15:16:25     23] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:23.2 mem=1124.2M)
[03/12 15:16:26     23] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.869  | -0.869  | -0.005  |
|           TNS (ns):| -1707.5 | -1707.2 | -0.273  |
|    Violating Paths:|  2668   |  2618   |   50    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/12 15:16:26     24] Resetting back High Fanout Nets as non-ideal
[03/12 15:16:26     24] Set Default Net Delay as 1000 ps.
[03/12 15:16:26     24] Set Default Net Load as 0.5 pF. 
[03/12 15:16:26     24] Reported timing to dir ./timingReports
[03/12 15:16:26     24] Total CPU time: 8.9 sec
[03/12 15:16:26     24] Total Real time: 9.0 sec
[03/12 15:16:26     24] Total Memory Usage: 1018.050781 Mbytes
[03/12 15:16:26     24] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/12 15:16:26     24] 45125 new pwr-pin connections were made to global net 'VDD'.
[03/12 15:16:26     24] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/12 15:16:26     24] 45125 new gnd-pin connections were made to global net 'VSS'.
[03/12 15:16:26     24] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/12 15:16:26     24] 
[03/12 15:16:26     24] Ring generation is complete; vias are now being generated.
[03/12 15:16:26     24] The power planner created 8 wires.
[03/12 15:16:26     24] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1018.1M) ***
[03/12 15:16:26     24] <CMD> setAddStripeMode -break_at block_ring
[03/12 15:16:26     24] Stripe will break at block ring.
[03/12 15:16:26     24] <CMD> sroute
[03/12 15:16:27     24] *** Begin SPECIAL ROUTE on Wed Mar 12 15:16:27 2025 ***
[03/12 15:16:27     24] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr
[03/12 15:16:27     24] SPECIAL ROUTE ran on machine: ieng6-ece-19.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/12 15:16:27     24] 
[03/12 15:16:27     24] Begin option processing ...
[03/12 15:16:27     24] srouteConnectPowerBump set to false
[03/12 15:16:27     24] routeSpecial set to true
[03/12 15:16:27     24] srouteConnectConverterPin set to false
[03/12 15:16:27     24] srouteFollowCorePinEnd set to 3
[03/12 15:16:27     24] srouteJogControl set to "preferWithChanges differentLayer"
[03/12 15:16:27     24] sroutePadPinAllPorts set to true
[03/12 15:16:27     24] sroutePreserveExistingRoutes set to true
[03/12 15:16:27     24] srouteRoutePowerBarPortOnBothDir set to true
[03/12 15:16:27     24] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1901.00 megs.
[03/12 15:16:27     24] 
[03/12 15:16:27     24] Reading DB technology information...
[03/12 15:16:27     24] Finished reading DB technology information.
[03/12 15:16:27     24] Reading floorplan and netlist information...
[03/12 15:16:27     24] Finished reading floorplan and netlist information.
[03/12 15:16:27     24] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/12 15:16:27     24] Read in 846 macros, 148 used
[03/12 15:16:27     24] Read in 148 components
[03/12 15:16:27     24]   148 core components: 148 unplaced, 0 placed, 0 fixed
[03/12 15:16:27     24] Read in 331 logical pins
[03/12 15:16:27     24] Read in 331 nets
[03/12 15:16:27     24] Read in 2 special nets, 2 routed
[03/12 15:16:27     24] Read in 296 terminals
[03/12 15:16:27     24] Begin power routing ...
[03/12 15:16:27     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/12 15:16:27     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/12 15:16:27     24] Type 'man IMPSR-1256' for more detail.
[03/12 15:16:27     24] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/12 15:16:27     24] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/12 15:16:27     24] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/12 15:16:27     24] Type 'man IMPSR-1256' for more detail.
[03/12 15:16:27     24] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/12 15:16:27     24] CPU time for FollowPin 0 seconds
[03/12 15:16:27     24] CPU time for FollowPin 0 seconds
[03/12 15:16:27     24]   Number of IO ports routed: 0
[03/12 15:16:27     24]   Number of Block ports routed: 0
[03/12 15:16:27     24]   Number of Stripe ports routed: 0
[03/12 15:16:27     24]   Number of Core ports routed: 752
[03/12 15:16:27     24]   Number of Pad ports routed: 0
[03/12 15:16:27     24]   Number of Power Bump ports routed: 0
[03/12 15:16:27     24]   Number of Followpin connections: 376
[03/12 15:16:27     24] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1916.00 megs.
[03/12 15:16:27     24] 
[03/12 15:16:27     24] 
[03/12 15:16:27     24] 
[03/12 15:16:27     24]  Begin updating DB with routing results ...
[03/12 15:16:27     24]  Updating DB with 100 via definition ...Extracting standard cell pins and blockage ...... 
[03/12 15:16:27     24] Pin and blockage extraction finished
[03/12 15:16:27     24] 
[03/12 15:16:27     24] 
sroute post-processing starts at Wed Mar 12 15:16:27 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/12 15:16:27     24] sroute post-processing ends at Wed Mar 12 15:16:27 2025

sroute post-processing starts at Wed Mar 12 15:16:27 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/12 15:16:27     24] sroute post-processing ends at Wed Mar 12 15:16:27 2025
sroute: Total CPU time used = 0:0:0
[03/12 15:16:27     24] sroute: Total Real time used = 0:0:0
[03/12 15:16:27     24] sroute: Total Memory used = 9.68 megs
[03/12 15:16:27     24] sroute: Total Peak Memory used = 1027.73 megs
[03/12 15:16:30     25] <CMD> fit
[03/12 15:16:39     26] <CMD> set sprCreateIeStripeNets {}
[03/12 15:16:39     26] <CMD> set sprCreateIeStripeLayers {}
[03/12 15:16:39     26] <CMD> set sprCreateIeStripeWidth 10.0
[03/12 15:16:39     26] <CMD> set sprCreateIeStripeSpacing 2.0
[03/12 15:16:39     26] <CMD> set sprCreateIeStripeThreshold 1.0
[03/12 15:18:29     42] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:18:29     42] 
[03/12 15:18:29     43] Starting stripe generation ...
[03/12 15:18:29     43] Non-Default setAddStripeOption Settings :
[03/12 15:18:29     43]   NONE
[03/12 15:18:29     43] Stripe generation is complete; vias are now being generated.
[03/12 15:18:30     43] The power planner created 14 wires.
[03/12 15:18:30     43] <CMD_INTERNAL> editPushUndo
[03/12 15:18:30     43] *** Ending Stripe Generation (totcpu: 0:00:00.2,real: 0:00:01.0, mem: 1027.7M) ***
[03/12 15:18:33     43] <CMD> undo
[03/12 15:18:36     44] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 10 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:18:36     44] 
[03/12 15:18:36     44] Starting stripe generation ...
[03/12 15:18:36     44] Non-Default setAddStripeOption Settings :
[03/12 15:18:36     44]   NONE
[03/12 15:18:36     44] Stripe generation is complete; vias are now being generated.
[03/12 15:18:38     46] The power planner created 133 wires.
[03/12 15:18:38     46] <CMD_INTERNAL> editPushUndo
[03/12 15:18:38     46] *** Ending Stripe Generation (totcpu: 0:00:02.0,real: 0:00:02.0, mem: 1030.9M) ***
[03/12 15:18:50     48] <CMD> undo
[03/12 15:19:11     51] <CMD> setAddStripeMode -break_at block_ring
[03/12 15:19:11     51] Stripe will break at block ring.
[03/12 15:19:13     51] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 10 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:19:13     51] 
[03/12 15:19:13     51] Starting stripe generation ...
[03/12 15:19:13     52] Non-Default setAddStripeOption Settings :
[03/12 15:19:13     52]   NONE
[03/12 15:19:13     52] Stripe generation is complete; vias are now being generated.
[03/12 15:19:15     53] The power planner created 133 wires.
[03/12 15:19:15     53] <CMD_INTERNAL> editPushUndo
[03/12 15:19:15     53] *** Ending Stripe Generation (totcpu: 0:00:01.9,real: 0:00:02.0, mem: 1030.9M) ***
[03/12 15:19:22     54] <CMD> undo
[03/12 15:19:27     55] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:19:27     55] 
[03/12 15:19:27     55] Starting stripe generation ...
[03/12 15:19:27     55] Non-Default setAddStripeOption Settings :
[03/12 15:19:27     55]   NONE
[03/12 15:19:27     55] Stripe generation is complete; vias are now being generated.
[03/12 15:19:28     56] The power planner created 67 wires.
[03/12 15:19:28     56] <CMD_INTERNAL> editPushUndo
[03/12 15:19:28     56] *** Ending Stripe Generation (totcpu: 0:00:01.1,real: 0:00:01.0, mem: 1030.9M) ***
[03/12 15:19:33     57] <CMD> undo
[03/12 15:19:37     58] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 15 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:19:37     58] 
[03/12 15:19:37     58] Starting stripe generation ...
[03/12 15:19:37     58] Non-Default setAddStripeOption Settings :
[03/12 15:19:37     58]   NONE
[03/12 15:19:37     58] Stripe generation is complete; vias are now being generated.
[03/12 15:19:38     60] The power planner created 89 wires.
[03/12 15:19:38     60] <CMD_INTERNAL> editPushUndo
[03/12 15:19:38     60] *** Ending Stripe Generation (totcpu: 0:00:01.5,real: 0:00:01.0, mem: 1030.9M) ***
[03/12 15:19:40     60] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 15 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1
[03/12 15:19:40     60] 
[03/12 15:19:40     60] Starting stripe generation ...
[03/12 15:19:40     60] Non-Default setAddStripeOption Settings :
[03/12 15:19:40     60]   NONE
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (22.90, 1.00) (22.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (37.90, 1.00) (37.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (52.90, 1.00) (52.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.90, 1.00) (67.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (82.90, 1.00) (82.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (97.90, 1.00) (97.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (112.90, 1.00) (112.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (127.90, 1.00) (127.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (142.90, 1.00) (142.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (157.90, 1.00) (157.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (172.90, 1.00) (172.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (187.90, 1.00) (187.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (202.90, 1.00) (202.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (217.90, 1.00) (217.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (232.90, 1.00) (232.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (247.90, 1.00) (247.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (262.90, 1.00) (262.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (277.90, 1.00) (277.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (292.90, 1.00) (292.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (IMPPP-170):	The power planner failed to create a wire at (307.90, 1.00) (307.90, 694.00) because same wire already exists.
[03/12 15:19:40     60] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[03/12 15:19:40     60] To increase the message display limit, refer to the product command reference manual.
[03/12 15:19:40     60] Stripe generation is complete; vias are now being generated.
[03/12 15:19:40     60] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1038.9M) ***
[03/12 15:19:48     61] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:20:31     68] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:20:31     68] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.8 -start 0.0 0.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:20:31     68] Successfully spread [147] pins.
[03/12 15:20:31     68] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.9M).
[03/12 15:20:37     70] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:20:37     70] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:20:37     70] Successfully spread [147] pins.
[03/12 15:20:37     70] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:20:44     71] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:20:44     71] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:20:44     71] Successfully spread [147] pins.
[03/12 15:20:44     71] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:21:08     75] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:21:08     75] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:21:08     75] Successfully spread [184] pins.
[03/12 15:21:08     75] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:21:15     76] <CMD> checkPinAssignment
[03/12 15:21:15     76] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/12 15:21:15     76] Checking pins of top cell fullchip ... completed
[03/12 15:21:15     76] 
[03/12 15:21:15     76] ===========================================================================================================================
[03/12 15:21:15     76]                                                 checkPinAssignment Summary
[03/12 15:21:15     76] ===========================================================================================================================
[03/12 15:21:15     76] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:21:15     76] ===========================================================================================================================
[03/12 15:21:15     76] fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:21:15     76] ===========================================================================================================================
[03/12 15:21:15     76] TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:21:15     76] ===========================================================================================================================
[03/12 15:21:15     76] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:03     83] <CMD> legalizePin
[03/12 15:22:03     83] 
[03/12 15:22:03     83] Start pin legalization for the partition [fullchip]:
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 530.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 528.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 526.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 524.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 522.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 520.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 518.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 516.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 514.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 512.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 510.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 508.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 506.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 504.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 502.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 500.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 498.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 496.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 494.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 492.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 490.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 488.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 486.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 484.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 482.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 480.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 478.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 476.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 474.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 472.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 470.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 468.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 466.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 464.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 462.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 460.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 458.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 456.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 454.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 452.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 450.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 448.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 446.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 444.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 442.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 440.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 438.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 436.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 434.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 432.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 430.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 428.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 426.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 424.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 422.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 420.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 418.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 416.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 414.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 412.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 410.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 408.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 406.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 404.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 402.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 400.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 398.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 396.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 394.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 392.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 390.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 388.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 386.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 384.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 382.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 380.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 378.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 376.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 374.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 372.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 370.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 368.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 366.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 364.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 362.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 360.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 358.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 356.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 354.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 352.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 350.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 348.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 344.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 342.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 340.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 338.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 336.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 334.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 332.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 330.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 328.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 326.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 324.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 322.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 320.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 318.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 314.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 312.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 310.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 308.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 306.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 304.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 302.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 300.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 298.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 296.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 292.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 290.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 288.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 286.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 284.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 282.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 280.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 278.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 276.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 274.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 272.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 270.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 268.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 266.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 264.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 262.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 260.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 258.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 256.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 254.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 252.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 250.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 248.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 246.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 244.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 242.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 240.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 238.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 236.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 234.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 232.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 230.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 228.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 226.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 224.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 222.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 220.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 218.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 216.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 214.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 212.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 210.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 208.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 206.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 204.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 202.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 200.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 198.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 196.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 194.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 192.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 190.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 188.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 186.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 184.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 182.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 180.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 178.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 176.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 174.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 172.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 170.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 168.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 166.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 164.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:22:03     83] Summary report for top level: [fullchip] 
[03/12 15:22:03     83] 	Total Pads                         : 0
[03/12 15:22:03     83] 	Total Pins                         : 331
[03/12 15:22:03     83] 	Legally Assigned Pins              : 147
[03/12 15:22:03     83] 	Illegally Assigned Pins            : 184
[03/12 15:22:03     83] 	Unplaced Pins                      : 0
[03/12 15:22:03     83] 	Constant/Spl Net Pins              : 0
[03/12 15:22:03     83] 	Internal Pins                      : 0
[03/12 15:22:03     83] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:22:03     83] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:22:03     83] End of Summary report
[03/12 15:22:03     83] 184 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:22:03     83] End pin legalization for the partition [fullchip].
[03/12 15:22:03     83] 
[03/12 15:22:03     83] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:16     85] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:22:24     87] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:22:25     87] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:22:25     87] Successfully spread [184] pins.
[03/12 15:22:25     87] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:25     87] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:22:25     87] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:22:25     87] Successfully spread [184] pins.
[03/12 15:22:25     87] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:25     87] <CMD> setPinAssignMode -pinEditInBatch false
[03/12 15:22:27     88] <CMD> legalizePin
[03/12 15:22:27     88] 
[03/12 15:22:27     88] Start pin legalization for the partition [fullchip]:
[03/12 15:22:27     88] Moving Pin [sum_out[23]] to LEGAL location ( 530.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[22]] to LEGAL location ( 528.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[21]] to LEGAL location ( 526.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[20]] to LEGAL location ( 524.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[19]] to LEGAL location ( 522.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[18]] to LEGAL location ( 520.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[17]] to LEGAL location ( 518.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[16]] to LEGAL location ( 516.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[15]] to LEGAL location ( 514.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[14]] to LEGAL location ( 512.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[13]] to LEGAL location ( 510.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[12]] to LEGAL location ( 508.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[11]] to LEGAL location ( 506.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[10]] to LEGAL location ( 504.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[9]] to LEGAL location ( 502.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[8]] to LEGAL location ( 500.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[7]] to LEGAL location ( 498.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[6]] to LEGAL location ( 496.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[5]] to LEGAL location ( 494.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[4]] to LEGAL location ( 492.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[3]] to LEGAL location ( 490.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[2]] to LEGAL location ( 488.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[1]] to LEGAL location ( 486.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [sum_out[0]] to LEGAL location ( 484.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[159]] to LEGAL location ( 482.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[158]] to LEGAL location ( 480.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[157]] to LEGAL location ( 478.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[156]] to LEGAL location ( 476.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[155]] to LEGAL location ( 474.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[154]] to LEGAL location ( 472.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[153]] to LEGAL location ( 470.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[152]] to LEGAL location ( 468.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[151]] to LEGAL location ( 466.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[150]] to LEGAL location ( 464.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[149]] to LEGAL location ( 462.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[148]] to LEGAL location ( 460.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[147]] to LEGAL location ( 458.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[146]] to LEGAL location ( 456.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[145]] to LEGAL location ( 454.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[144]] to LEGAL location ( 452.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[143]] to LEGAL location ( 450.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[142]] to LEGAL location ( 448.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[141]] to LEGAL location ( 446.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[140]] to LEGAL location ( 444.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[139]] to LEGAL location ( 442.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[138]] to LEGAL location ( 440.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[137]] to LEGAL location ( 438.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[136]] to LEGAL location ( 436.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[135]] to LEGAL location ( 434.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[134]] to LEGAL location ( 432.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[133]] to LEGAL location ( 430.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[132]] to LEGAL location ( 428.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[131]] to LEGAL location ( 426.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[130]] to LEGAL location ( 424.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[129]] to LEGAL location ( 422.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[128]] to LEGAL location ( 420.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[127]] to LEGAL location ( 418.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[126]] to LEGAL location ( 416.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[125]] to LEGAL location ( 414.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[124]] to LEGAL location ( 412.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[123]] to LEGAL location ( 410.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[122]] to LEGAL location ( 408.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[121]] to LEGAL location ( 406.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[120]] to LEGAL location ( 404.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[119]] to LEGAL location ( 402.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[118]] to LEGAL location ( 400.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[117]] to LEGAL location ( 398.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[116]] to LEGAL location ( 396.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[115]] to LEGAL location ( 394.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[114]] to LEGAL location ( 392.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[113]] to LEGAL location ( 390.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[112]] to LEGAL location ( 388.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[111]] to LEGAL location ( 386.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[110]] to LEGAL location ( 384.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[109]] to LEGAL location ( 382.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[108]] to LEGAL location ( 380.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[107]] to LEGAL location ( 378.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[106]] to LEGAL location ( 376.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[105]] to LEGAL location ( 374.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[104]] to LEGAL location ( 372.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[103]] to LEGAL location ( 370.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[102]] to LEGAL location ( 368.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[101]] to LEGAL location ( 366.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[100]] to LEGAL location ( 364.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[99]] to LEGAL location ( 362.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[98]] to LEGAL location ( 360.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[97]] to LEGAL location ( 358.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[96]] to LEGAL location ( 356.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[95]] to LEGAL location ( 354.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[94]] to LEGAL location ( 352.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[93]] to LEGAL location ( 350.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[92]] to LEGAL location ( 348.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[91]] to LEGAL location ( 346.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[90]] to LEGAL location ( 344.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[89]] to LEGAL location ( 342.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[88]] to LEGAL location ( 340.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[87]] to LEGAL location ( 338.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[86]] to LEGAL location ( 336.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[85]] to LEGAL location ( 334.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[84]] to LEGAL location ( 332.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[83]] to LEGAL location ( 330.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[82]] to LEGAL location ( 328.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[81]] to LEGAL location ( 326.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[80]] to LEGAL location ( 324.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[79]] to LEGAL location ( 322.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[78]] to LEGAL location ( 320.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[77]] to LEGAL location ( 318.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[76]] to LEGAL location ( 316.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[75]] to LEGAL location ( 314.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[74]] to LEGAL location ( 312.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[73]] to LEGAL location ( 310.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[72]] to LEGAL location ( 308.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[71]] to LEGAL location ( 306.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[70]] to LEGAL location ( 304.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[69]] to LEGAL location ( 302.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[68]] to LEGAL location ( 300.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[67]] to LEGAL location ( 298.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[66]] to LEGAL location ( 296.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[65]] to LEGAL location ( 294.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[64]] to LEGAL location ( 292.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[63]] to LEGAL location ( 290.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[62]] to LEGAL location ( 288.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[61]] to LEGAL location ( 286.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[60]] to LEGAL location ( 284.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[59]] to LEGAL location ( 282.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[58]] to LEGAL location ( 280.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[57]] to LEGAL location ( 278.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[56]] to LEGAL location ( 276.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[55]] to LEGAL location ( 274.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[54]] to LEGAL location ( 272.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[53]] to LEGAL location ( 270.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[52]] to LEGAL location ( 268.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[51]] to LEGAL location ( 266.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[50]] to LEGAL location ( 264.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[49]] to LEGAL location ( 262.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[48]] to LEGAL location ( 260.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[47]] to LEGAL location ( 258.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[46]] to LEGAL location ( 256.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[45]] to LEGAL location ( 254.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[44]] to LEGAL location ( 252.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[43]] to LEGAL location ( 250.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[42]] to LEGAL location ( 248.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[41]] to LEGAL location ( 246.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[40]] to LEGAL location ( 244.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[39]] to LEGAL location ( 242.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[38]] to LEGAL location ( 240.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[37]] to LEGAL location ( 238.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[36]] to LEGAL location ( 236.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[35]] to LEGAL location ( 234.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[34]] to LEGAL location ( 232.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[33]] to LEGAL location ( 230.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[32]] to LEGAL location ( 228.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[31]] to LEGAL location ( 226.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[30]] to LEGAL location ( 224.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[29]] to LEGAL location ( 222.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[28]] to LEGAL location ( 220.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[27]] to LEGAL location ( 218.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[26]] to LEGAL location ( 216.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[25]] to LEGAL location ( 214.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[24]] to LEGAL location ( 212.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[23]] to LEGAL location ( 210.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[22]] to LEGAL location ( 208.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[21]] to LEGAL location ( 206.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[20]] to LEGAL location ( 204.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[19]] to LEGAL location ( 202.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[18]] to LEGAL location ( 200.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[17]] to LEGAL location ( 198.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[16]] to LEGAL location ( 196.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[15]] to LEGAL location ( 194.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[14]] to LEGAL location ( 192.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[13]] to LEGAL location ( 190.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[12]] to LEGAL location ( 188.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[11]] to LEGAL location ( 186.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[10]] to LEGAL location ( 184.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[9]] to LEGAL location ( 182.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[8]] to LEGAL location ( 180.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[7]] to LEGAL location ( 178.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[6]] to LEGAL location ( 176.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[5]] to LEGAL location ( 174.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[4]] to LEGAL location ( 172.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[3]] to LEGAL location ( 170.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[2]] to LEGAL location ( 168.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[1]] to LEGAL location ( 166.700    0.000 2 )
[03/12 15:22:27     88] Moving Pin [out[0]] to LEGAL location ( 164.700    0.000 2 )
[03/12 15:22:27     88] Summary report for top level: [fullchip] 
[03/12 15:22:27     88] 	Total Pads                         : 0
[03/12 15:22:27     88] 	Total Pins                         : 331
[03/12 15:22:27     88] 	Legally Assigned Pins              : 331
[03/12 15:22:27     88] 	Illegally Assigned Pins            : 0
[03/12 15:22:27     88] 	Unplaced Pins                      : 0
[03/12 15:22:27     88] 	Constant/Spl Net Pins              : 0
[03/12 15:22:27     88] 	Internal Pins                      : 0
[03/12 15:22:27     88] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:22:27     88] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:22:27     88] End of Summary report
[03/12 15:22:27     88] 184 pin(s) of the Partition fullchip were legalized.
[03/12 15:22:27     88] End pin legalization for the partition [fullchip].
[03/12 15:22:27     88] 
[03/12 15:22:27     88] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:31     88] <CMD> checkPinAssignment
[03/12 15:22:31     88] Checking pins of top cell fullchip ... completed
[03/12 15:22:31     88] 
[03/12 15:22:31     88] ===========================================================================================================================
[03/12 15:22:31     88]                                                 checkPinAssignment Summary
[03/12 15:22:31     88] ===========================================================================================================================
[03/12 15:22:31     88] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:22:31     88] ===========================================================================================================================
[03/12 15:22:31     88] fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:22:31     88] ===========================================================================================================================
[03/12 15:22:31     88] TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:22:31     88] ===========================================================================================================================
[03/12 15:22:31     88] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:35     89] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:22:40     90] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:22:40     90] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:22:40     90] Successfully spread [184] pins.
[03/12 15:22:40     90] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:50     92] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:22:50     92] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:22:50     92] Successfully spread [184] pins.
[03/12 15:22:50     92] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:52     93] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:22:52     93] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:22:52     93] Successfully spread [184] pins.
[03/12 15:22:52     93] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:22:52     93] <CMD> setPinAssignMode -pinEditInBatch false
[03/12 15:22:54     93] <CMD> panPage 0 1
[03/12 15:22:54     93] <CMD> panPage 0 1
[03/12 15:22:56     93] <CMD> checkPinAssignment
[03/12 15:22:56     93] Checking pins of top cell fullchip ... completed
[03/12 15:22:56     93] 
[03/12 15:22:56     93] ===========================================================================================================================
[03/12 15:22:56     93]                                                 checkPinAssignment Summary
[03/12 15:22:56     93] ===========================================================================================================================
[03/12 15:22:56     93] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:22:56     93] ===========================================================================================================================
[03/12 15:22:56     93] fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:22:56     93] ===========================================================================================================================
[03/12 15:22:56     93] TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:22:56     93] ===========================================================================================================================
[03/12 15:22:56     93] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:23:00     94] <CMD> gui_select -rect {535.363 852.090 490.896 1200.988}
[03/12 15:23:06     95] <CMD> fit
[03/12 15:25:18    114] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:25:23    116] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:25:23    116] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:25:23    116] Successfully spread [184] pins.
[03/12 15:25:23    116] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:25    116] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:25:25    116] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:25:25    116] Successfully spread [184] pins.
[03/12 15:25:25    116] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:25    116] <CMD> setPinAssignMode -pinEditInBatch false
[03/12 15:25:29    117] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:25:33    118] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:25:33    118] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:25:33    118] Successfully spread [184] pins.
[03/12 15:25:33    118] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:34    118] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:25:34    118] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:25:34    118] Successfully spread [184] pins.
[03/12 15:25:34    118] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:34    119] <CMD> setPinAssignMode -pinEditInBatch false
[03/12 15:25:38    119] <CMD> checkPinAssignment
[03/12 15:25:38    119] Checking pins of top cell fullchip ... completed
[03/12 15:25:38    119] 
[03/12 15:25:38    119] ===========================================================================================================================
[03/12 15:25:38    119]                                                 checkPinAssignment Summary
[03/12 15:25:38    119] ===========================================================================================================================
[03/12 15:25:38    119] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:25:38    119] ===========================================================================================================================
[03/12 15:25:38    119] fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:25:38    119] ===========================================================================================================================
[03/12 15:25:38    119] TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:25:38    119] ===========================================================================================================================
[03/12 15:25:38    119] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:43    120] <CMD> legalizePin
[03/12 15:25:43    120] 
[03/12 15:25:43    120] Start pin legalization for the partition [fullchip]:
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 530.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 528.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 526.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 524.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 522.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 520.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 518.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 516.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 514.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 512.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 510.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 508.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 506.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 504.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 502.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 500.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 498.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 496.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 494.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 492.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 490.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 488.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 486.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 484.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 482.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 480.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 478.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 476.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 474.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 472.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 470.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 468.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 466.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 464.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 462.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 460.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 458.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 456.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 454.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 452.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 450.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 448.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 446.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 444.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 442.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 440.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 438.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 436.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 434.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 432.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 430.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 428.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 426.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 424.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 422.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 420.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 418.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 416.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 414.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 412.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 410.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 408.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 406.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 404.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 402.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 400.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 398.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 396.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 394.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 392.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 390.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 388.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 386.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 384.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 382.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 380.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 378.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 376.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 374.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 372.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 370.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 368.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 366.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 364.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 362.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 360.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 358.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 356.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 354.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 352.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 350.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 348.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 344.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 342.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 340.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 338.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 336.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 334.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 332.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 330.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 328.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 326.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 324.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 322.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 320.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 318.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 316.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 314.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 312.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 310.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 308.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 306.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 304.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 302.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 300.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 298.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 296.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 294.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 292.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 290.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 288.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 286.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 284.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 282.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 280.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 278.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 276.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 274.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 272.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 270.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 268.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 266.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 264.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 262.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 260.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 258.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 256.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 254.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 252.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 250.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 248.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 246.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 244.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 242.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 240.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 238.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 236.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 234.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 232.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 230.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 228.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 226.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 224.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 222.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 220.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 218.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 216.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 214.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 212.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 210.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 208.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 206.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 204.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 202.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 200.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 198.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 196.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 194.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 192.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 190.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 188.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 186.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 184.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 182.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 180.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 178.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 176.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 174.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 172.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 170.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 168.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 166.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 164.700,    0.000 5 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:25:43    120] Summary report for top level: [fullchip] 
[03/12 15:25:43    120] 	Total Pads                         : 0
[03/12 15:25:43    120] 	Total Pins                         : 331
[03/12 15:25:43    120] 	Legally Assigned Pins              : 147
[03/12 15:25:43    120] 	Illegally Assigned Pins            : 184
[03/12 15:25:43    120] 	Unplaced Pins                      : 0
[03/12 15:25:43    120] 	Constant/Spl Net Pins              : 0
[03/12 15:25:43    120] 	Internal Pins                      : 0
[03/12 15:25:43    120] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:25:43    120] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:25:43    120] End of Summary report
[03/12 15:25:43    120] 184 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:25:43    120] End pin legalization for the partition [fullchip].
[03/12 15:25:43    120] 
[03/12 15:25:43    120] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:25:51    121] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/12 15:25:59    123] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:25:59    123] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 5 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:25:59    123] Successfully spread [184] pins.
[03/12 15:25:59    123] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:26:02    124] <CMD> legalizePin
[03/12 15:26:02    124] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/12 15:26:02    124] 
[03/12 15:26:02    124] Start pin legalization for the partition [fullchip]:
[03/12 15:26:02    124] Moving Pin [sum_out[23]] to LEGAL location ( 530.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[22]] to LEGAL location ( 528.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[21]] to LEGAL location ( 526.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[20]] to LEGAL location ( 524.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[19]] to LEGAL location ( 522.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[18]] to LEGAL location ( 520.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[17]] to LEGAL location ( 518.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[16]] to LEGAL location ( 516.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[15]] to LEGAL location ( 514.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[14]] to LEGAL location ( 512.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[13]] to LEGAL location ( 510.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[12]] to LEGAL location ( 508.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[11]] to LEGAL location ( 506.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[10]] to LEGAL location ( 504.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[9]] to LEGAL location ( 502.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[8]] to LEGAL location ( 500.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[7]] to LEGAL location ( 498.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[6]] to LEGAL location ( 496.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[5]] to LEGAL location ( 494.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[4]] to LEGAL location ( 492.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[3]] to LEGAL location ( 490.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[2]] to LEGAL location ( 488.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[1]] to LEGAL location ( 486.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [sum_out[0]] to LEGAL location ( 484.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[159]] to LEGAL location ( 482.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[158]] to LEGAL location ( 480.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[157]] to LEGAL location ( 478.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[156]] to LEGAL location ( 476.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[155]] to LEGAL location ( 474.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[154]] to LEGAL location ( 472.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[153]] to LEGAL location ( 470.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[152]] to LEGAL location ( 468.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[151]] to LEGAL location ( 466.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[150]] to LEGAL location ( 464.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[149]] to LEGAL location ( 462.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[148]] to LEGAL location ( 460.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[147]] to LEGAL location ( 458.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[146]] to LEGAL location ( 456.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[145]] to LEGAL location ( 454.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[144]] to LEGAL location ( 452.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[143]] to LEGAL location ( 450.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[142]] to LEGAL location ( 448.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[141]] to LEGAL location ( 446.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[140]] to LEGAL location ( 444.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[139]] to LEGAL location ( 442.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[138]] to LEGAL location ( 440.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[137]] to LEGAL location ( 438.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[136]] to LEGAL location ( 436.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[135]] to LEGAL location ( 434.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[134]] to LEGAL location ( 432.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[133]] to LEGAL location ( 430.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[132]] to LEGAL location ( 428.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[131]] to LEGAL location ( 426.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[130]] to LEGAL location ( 424.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[129]] to LEGAL location ( 422.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[128]] to LEGAL location ( 420.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[127]] to LEGAL location ( 418.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[126]] to LEGAL location ( 416.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[125]] to LEGAL location ( 414.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[124]] to LEGAL location ( 412.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[123]] to LEGAL location ( 410.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[122]] to LEGAL location ( 408.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[121]] to LEGAL location ( 406.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[120]] to LEGAL location ( 404.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[119]] to LEGAL location ( 402.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[118]] to LEGAL location ( 400.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[117]] to LEGAL location ( 398.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[116]] to LEGAL location ( 396.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[115]] to LEGAL location ( 394.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[114]] to LEGAL location ( 392.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[113]] to LEGAL location ( 390.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[112]] to LEGAL location ( 388.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[111]] to LEGAL location ( 386.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[110]] to LEGAL location ( 384.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[109]] to LEGAL location ( 382.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[108]] to LEGAL location ( 380.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[107]] to LEGAL location ( 378.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[106]] to LEGAL location ( 376.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[105]] to LEGAL location ( 374.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[104]] to LEGAL location ( 372.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[103]] to LEGAL location ( 370.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[102]] to LEGAL location ( 368.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[101]] to LEGAL location ( 366.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[100]] to LEGAL location ( 364.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[99]] to LEGAL location ( 362.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[98]] to LEGAL location ( 360.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[97]] to LEGAL location ( 358.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[96]] to LEGAL location ( 356.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[95]] to LEGAL location ( 354.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[94]] to LEGAL location ( 352.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[93]] to LEGAL location ( 350.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[92]] to LEGAL location ( 348.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[91]] to LEGAL location ( 346.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[90]] to LEGAL location ( 344.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[89]] to LEGAL location ( 342.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[88]] to LEGAL location ( 340.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[87]] to LEGAL location ( 338.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[86]] to LEGAL location ( 336.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[85]] to LEGAL location ( 334.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[84]] to LEGAL location ( 332.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[83]] to LEGAL location ( 330.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[82]] to LEGAL location ( 328.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[81]] to LEGAL location ( 326.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[80]] to LEGAL location ( 324.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[79]] to LEGAL location ( 322.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[78]] to LEGAL location ( 320.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[77]] to LEGAL location ( 318.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[76]] to LEGAL location ( 316.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[75]] to LEGAL location ( 314.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[74]] to LEGAL location ( 312.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[73]] to LEGAL location ( 310.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[72]] to LEGAL location ( 308.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[71]] to LEGAL location ( 306.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[70]] to LEGAL location ( 304.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[69]] to LEGAL location ( 302.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[68]] to LEGAL location ( 300.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[67]] to LEGAL location ( 298.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[66]] to LEGAL location ( 296.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[65]] to LEGAL location ( 294.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[64]] to LEGAL location ( 292.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[63]] to LEGAL location ( 290.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[62]] to LEGAL location ( 288.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[61]] to LEGAL location ( 286.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[60]] to LEGAL location ( 284.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[59]] to LEGAL location ( 282.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[58]] to LEGAL location ( 280.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[57]] to LEGAL location ( 278.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[56]] to LEGAL location ( 276.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[55]] to LEGAL location ( 274.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[54]] to LEGAL location ( 272.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[53]] to LEGAL location ( 270.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[52]] to LEGAL location ( 268.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[51]] to LEGAL location ( 266.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[50]] to LEGAL location ( 264.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[49]] to LEGAL location ( 262.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[48]] to LEGAL location ( 260.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[47]] to LEGAL location ( 258.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[46]] to LEGAL location ( 256.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[45]] to LEGAL location ( 254.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[44]] to LEGAL location ( 252.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[43]] to LEGAL location ( 250.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[42]] to LEGAL location ( 248.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[41]] to LEGAL location ( 246.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[40]] to LEGAL location ( 244.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[39]] to LEGAL location ( 242.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[38]] to LEGAL location ( 240.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[37]] to LEGAL location ( 238.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[36]] to LEGAL location ( 236.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[35]] to LEGAL location ( 234.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[34]] to LEGAL location ( 232.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[33]] to LEGAL location ( 230.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[32]] to LEGAL location ( 228.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[31]] to LEGAL location ( 226.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[30]] to LEGAL location ( 224.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[29]] to LEGAL location ( 222.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[28]] to LEGAL location ( 220.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[27]] to LEGAL location ( 218.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[26]] to LEGAL location ( 216.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[25]] to LEGAL location ( 214.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[24]] to LEGAL location ( 212.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[23]] to LEGAL location ( 210.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[22]] to LEGAL location ( 208.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[21]] to LEGAL location ( 206.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[20]] to LEGAL location ( 204.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[19]] to LEGAL location ( 202.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[18]] to LEGAL location ( 200.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[17]] to LEGAL location ( 198.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[16]] to LEGAL location ( 196.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[15]] to LEGAL location ( 194.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[14]] to LEGAL location ( 192.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[13]] to LEGAL location ( 190.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[12]] to LEGAL location ( 188.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[11]] to LEGAL location ( 186.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[10]] to LEGAL location ( 184.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[9]] to LEGAL location ( 182.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[8]] to LEGAL location ( 180.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[7]] to LEGAL location ( 178.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[6]] to LEGAL location ( 176.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[5]] to LEGAL location ( 174.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[4]] to LEGAL location ( 172.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[3]] to LEGAL location ( 170.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[2]] to LEGAL location ( 168.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[1]] to LEGAL location ( 166.700    0.000 4 )
[03/12 15:26:02    124] Moving Pin [out[0]] to LEGAL location ( 164.700    0.000 4 )
[03/12 15:26:02    124] Summary report for top level: [fullchip] 
[03/12 15:26:02    124] 	Total Pads                         : 0
[03/12 15:26:02    124] 	Total Pins                         : 331
[03/12 15:26:02    124] 	Legally Assigned Pins              : 331
[03/12 15:26:02    124] 	Illegally Assigned Pins            : 0
[03/12 15:26:02    124] 	Unplaced Pins                      : 0
[03/12 15:26:02    124] 	Constant/Spl Net Pins              : 0
[03/12 15:26:02    124] 	Internal Pins                      : 0
[03/12 15:26:02    124] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:26:02    124] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:26:02    124] End of Summary report
[03/12 15:26:02    124] 184 pin(s) of the Partition fullchip were legalized.
[03/12 15:26:02    124] End pin legalization for the partition [fullchip].
[03/12 15:26:02    124] 
[03/12 15:26:02    124] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:28:28    146] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:28:28    146] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:28:28    146] Successfully spread [147] pins.
[03/12 15:28:28    146] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:28:43    149] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:28:43    149] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:28:43    149] Selected [184] pin for spreading. Could not spread (10 out of 184) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/12 15:28:43    149] 
[03/12 15:28:43    149] Following pins are not spread:
[03/12 15:28:43    149]   out[0]
[03/12 15:28:43    149]   out[1]
[03/12 15:28:43    149]   out[2]
[03/12 15:28:43    149]   out[3]
[03/12 15:28:43    149]   out[4]
[03/12 15:28:43    149]   sum_out[19]
[03/12 15:28:43    149]   sum_out[20]
[03/12 15:28:43    149]   sum_out[21]
[03/12 15:28:43    149]   sum_out[22]
[03/12 15:28:43    149]   sum_out[23]
[03/12 15:28:43    149] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:28:50    150] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:28:50    150] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:28:50    150] Successfully spread [184] pins.
[03/12 15:28:50    150] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:28:52    151] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:28:52    151] <CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 1 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:28:52    151] Successfully spread [184] pins.
[03/12 15:28:52    151] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:00    152] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:29:00    152] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 4 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:29:00    152] Successfully spread [147] pins.
[03/12 15:29:00    152] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:05    153] <CMD> checkPinAssignment
[03/12 15:29:05    153] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/12 15:29:05    153] Checking pins of top cell fullchip ... completed
[03/12 15:29:05    153] 
[03/12 15:29:05    153] ===========================================================================================================================
[03/12 15:29:05    153]                                                 checkPinAssignment Summary
[03/12 15:29:05    153] ===========================================================================================================================
[03/12 15:29:05    153] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:29:05    153] ===========================================================================================================================
[03/12 15:29:05    153] fullchip    |     0 |    331 |      0 |     331 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:29:05    153] ===========================================================================================================================
[03/12 15:29:05    153] TOTAL       |     0 |    331 |      0 |     331 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:29:05    153] ===========================================================================================================================
[03/12 15:29:05    153] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:12    154] <CMD> legalizePin
[03/12 15:29:12    154] 
[03/12 15:29:12    154] Start pin legalization for the partition [fullchip]:
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:12    154] Summary report for top level: [fullchip] 
[03/12 15:29:12    154] 	Total Pads                         : 0
[03/12 15:29:12    154] 	Total Pins                         : 331
[03/12 15:29:12    154] 	Legally Assigned Pins              : 0
[03/12 15:29:12    154] 	Illegally Assigned Pins            : 331
[03/12 15:29:12    154] 	Unplaced Pins                      : 0
[03/12 15:29:12    154] 	Constant/Spl Net Pins              : 0
[03/12 15:29:12    154] 	Internal Pins                      : 0
[03/12 15:29:12    154] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:29:12    154] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:29:12    154] End of Summary report
[03/12 15:29:12    154] 331 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:29:12    154] End pin legalization for the partition [fullchip].
[03/12 15:29:12    154] 
[03/12 15:29:12    154] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:23    156] <CMD> legalizePin
[03/12 15:29:23    156] 
[03/12 15:29:23    156] Start pin legalization for the partition [fullchip]:
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:23    156] Summary report for top level: [fullchip] 
[03/12 15:29:23    156] 	Total Pads                         : 0
[03/12 15:29:23    156] 	Total Pins                         : 331
[03/12 15:29:23    156] 	Legally Assigned Pins              : 0
[03/12 15:29:23    156] 	Illegally Assigned Pins            : 331
[03/12 15:29:23    156] 	Unplaced Pins                      : 0
[03/12 15:29:23    156] 	Constant/Spl Net Pins              : 0
[03/12 15:29:23    156] 	Internal Pins                      : 0
[03/12 15:29:23    156] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:29:23    156] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:29:23    156] End of Summary report
[03/12 15:29:23    156] 331 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:29:23    156] End pin legalization for the partition [fullchip].
[03/12 15:29:23    156] 
[03/12 15:29:23    156] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:25    156] <CMD> legalizePin
[03/12 15:29:25    156] 
[03/12 15:29:25    156] Start pin legalization for the partition [fullchip]:
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location (   0.000,   55.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location (   0.000,  635.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location (   0.000,  631.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location (   0.000,  627.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location (   0.000,  623.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location (   0.000,  619.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location (   0.000,  615.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location (   0.000,  611.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location (   0.000,  607.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location (   0.000,  603.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location (   0.000,  599.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location (   0.000,  595.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location (   0.000,  591.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location (   0.000,  587.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location (   0.000,  583.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location (   0.000,  579.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location (   0.000,  575.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location (   0.000,  571.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location (   0.000,  567.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location (   0.000,  563.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location (   0.000,  559.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location (   0.000,  555.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location (   0.000,  551.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location (   0.000,  547.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location (   0.000,  543.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location (   0.000,  539.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location (   0.000,  535.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location (   0.000,  531.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location (   0.000,  527.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location (   0.000,  523.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location (   0.000,  519.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location (   0.000,  515.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location (   0.000,  511.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location (   0.000,  507.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location (   0.000,  503.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location (   0.000,  499.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location (   0.000,  495.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location (   0.000,  491.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location (   0.000,  487.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location (   0.000,  483.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location (   0.000,  479.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location (   0.000,  475.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location (   0.000,  471.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location (   0.000,  467.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location (   0.000,  463.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location (   0.000,  459.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location (   0.000,  455.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location (   0.000,  451.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location (   0.000,  447.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location (   0.000,  443.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location (   0.000,  439.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location (   0.000,  435.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location (   0.000,  431.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location (   0.000,  427.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location (   0.000,  423.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location (   0.000,  419.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location (   0.000,  415.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location (   0.000,  411.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location (   0.000,  407.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location (   0.000,  403.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location (   0.000,  399.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location (   0.000,  395.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location (   0.000,  391.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location (   0.000,  387.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location (   0.000,  383.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location (   0.000,  379.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location (   0.000,  375.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location (   0.000,  371.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location (   0.000,  367.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location (   0.000,  363.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location (   0.000,  359.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location (   0.000,  355.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location (   0.000,  351.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location (   0.000,  347.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location (   0.000,  343.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location (   0.000,  339.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location (   0.000,  335.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location (   0.000,  331.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location (   0.000,  327.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location (   0.000,  323.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location (   0.000,  319.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location (   0.000,  315.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location (   0.000,  311.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location (   0.000,  307.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location (   0.000,  303.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location (   0.000,  299.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location (   0.000,  295.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location (   0.000,  291.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location (   0.000,  287.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location (   0.000,  283.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location (   0.000,  279.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location (   0.000,  275.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location (   0.000,  271.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location (   0.000,  267.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location (   0.000,  263.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location (   0.000,  259.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location (   0.000,  255.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location (   0.000,  251.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location (   0.000,  247.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location (   0.000,  243.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location (   0.000,  239.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location (   0.000,  235.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location (   0.000,  231.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location (   0.000,  227.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location (   0.000,  223.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location (   0.000,  219.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location (   0.000,  215.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location (   0.000,  211.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location (   0.000,  207.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location (   0.000,  203.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location (   0.000,  199.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location (   0.000,  195.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location (   0.000,  191.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location (   0.000,  187.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location (   0.000,  183.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location (   0.000,  179.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location (   0.000,  175.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location (   0.000,  171.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location (   0.000,  167.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location (   0.000,  163.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location (   0.000,  159.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location (   0.000,  155.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location (   0.000,  151.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location (   0.000,  147.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location (   0.000,  143.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location (   0.000,  139.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location (   0.000,  135.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location (   0.000,  131.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location (   0.000,  127.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location (   0.000,  123.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location (   0.000,  119.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location (   0.000,  115.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location (   0.000,  111.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location (   0.000,  107.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location (   0.000,  103.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location (   0.000,   99.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location (   0.000,   95.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location (   0.000,   91.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location (   0.000,   87.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location (   0.000,   83.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location (   0.000,   79.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location (   0.000,   75.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location (   0.000,   71.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location (   0.000,   67.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location (   0.000,   63.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location (   0.000,   59.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location (   0.000,  639.400 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:25    156] Summary report for top level: [fullchip] 
[03/12 15:29:25    156] 	Total Pads                         : 0
[03/12 15:29:25    156] 	Total Pins                         : 331
[03/12 15:29:25    156] 	Legally Assigned Pins              : 0
[03/12 15:29:25    156] 	Illegally Assigned Pins            : 331
[03/12 15:29:25    156] 	Unplaced Pins                      : 0
[03/12 15:29:25    156] 	Constant/Spl Net Pins              : 0
[03/12 15:29:25    156] 	Internal Pins                      : 0
[03/12 15:29:25    156] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:29:25    156] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:29:25    156] End of Summary report
[03/12 15:29:25    156] 331 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:29:25    156] End pin legalization for the partition [fullchip].
[03/12 15:29:25    156] 
[03/12 15:29:25    156] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:44    159] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:29:44    159] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:29:44    159] Successfully spread [147] pins.
[03/12 15:29:44    159] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:47    160] <CMD> legalizePin
[03/12 15:29:47    160] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/12 15:29:47    160] 
[03/12 15:29:47    160] Start pin legalization for the partition [fullchip]:
[03/12 15:29:47    160] Moving Pin [clk] to LEGAL location (   0.000   55.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[127]] to LEGAL location (   0.000  635.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[126]] to LEGAL location (   0.000  631.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[125]] to LEGAL location (   0.000  627.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[124]] to LEGAL location (   0.000  623.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[123]] to LEGAL location (   0.000  619.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[122]] to LEGAL location (   0.000  615.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[121]] to LEGAL location (   0.000  611.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[120]] to LEGAL location (   0.000  607.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[119]] to LEGAL location (   0.000  603.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[118]] to LEGAL location (   0.000  599.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[117]] to LEGAL location (   0.000  595.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[116]] to LEGAL location (   0.000  591.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[115]] to LEGAL location (   0.000  587.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[114]] to LEGAL location (   0.000  583.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[113]] to LEGAL location (   0.000  579.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[112]] to LEGAL location (   0.000  575.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[111]] to LEGAL location (   0.000  571.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[110]] to LEGAL location (   0.000  567.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[109]] to LEGAL location (   0.000  563.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[108]] to LEGAL location (   0.000  559.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[107]] to LEGAL location (   0.000  555.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[106]] to LEGAL location (   0.000  551.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[105]] to LEGAL location (   0.000  547.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[104]] to LEGAL location (   0.000  543.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[103]] to LEGAL location (   0.000  539.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[102]] to LEGAL location (   0.000  535.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[101]] to LEGAL location (   0.000  531.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[100]] to LEGAL location (   0.000  527.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[99]] to LEGAL location (   0.000  523.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[98]] to LEGAL location (   0.000  519.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[97]] to LEGAL location (   0.000  515.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[96]] to LEGAL location (   0.000  511.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[95]] to LEGAL location (   0.000  507.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[94]] to LEGAL location (   0.000  503.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[93]] to LEGAL location (   0.000  499.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[92]] to LEGAL location (   0.000  495.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[91]] to LEGAL location (   0.000  491.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[90]] to LEGAL location (   0.000  487.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[89]] to LEGAL location (   0.000  483.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[88]] to LEGAL location (   0.000  479.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[87]] to LEGAL location (   0.000  475.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[86]] to LEGAL location (   0.000  471.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[85]] to LEGAL location (   0.000  467.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[84]] to LEGAL location (   0.000  463.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[83]] to LEGAL location (   0.000  459.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[82]] to LEGAL location (   0.000  455.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[81]] to LEGAL location (   0.000  451.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[80]] to LEGAL location (   0.000  447.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[79]] to LEGAL location (   0.000  443.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[78]] to LEGAL location (   0.000  439.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[77]] to LEGAL location (   0.000  435.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[76]] to LEGAL location (   0.000  431.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[75]] to LEGAL location (   0.000  427.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[74]] to LEGAL location (   0.000  423.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[73]] to LEGAL location (   0.000  419.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[72]] to LEGAL location (   0.000  415.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[71]] to LEGAL location (   0.000  411.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[70]] to LEGAL location (   0.000  407.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[69]] to LEGAL location (   0.000  403.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[68]] to LEGAL location (   0.000  399.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[67]] to LEGAL location (   0.000  395.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[66]] to LEGAL location (   0.000  391.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[65]] to LEGAL location (   0.000  387.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[64]] to LEGAL location (   0.000  383.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[63]] to LEGAL location (   0.000  379.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[62]] to LEGAL location (   0.000  375.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[61]] to LEGAL location (   0.000  371.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[60]] to LEGAL location (   0.000  367.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[59]] to LEGAL location (   0.000  363.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[58]] to LEGAL location (   0.000  359.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[57]] to LEGAL location (   0.000  355.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[56]] to LEGAL location (   0.000  351.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[55]] to LEGAL location (   0.000  347.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[54]] to LEGAL location (   0.000  343.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[53]] to LEGAL location (   0.000  339.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[52]] to LEGAL location (   0.000  335.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[51]] to LEGAL location (   0.000  331.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[50]] to LEGAL location (   0.000  327.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[49]] to LEGAL location (   0.000  323.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[48]] to LEGAL location (   0.000  319.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[47]] to LEGAL location (   0.000  315.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[46]] to LEGAL location (   0.000  311.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[45]] to LEGAL location (   0.000  307.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[44]] to LEGAL location (   0.000  303.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[43]] to LEGAL location (   0.000  299.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[42]] to LEGAL location (   0.000  295.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[41]] to LEGAL location (   0.000  291.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[40]] to LEGAL location (   0.000  287.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[39]] to LEGAL location (   0.000  283.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[38]] to LEGAL location (   0.000  279.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[37]] to LEGAL location (   0.000  275.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[36]] to LEGAL location (   0.000  271.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[35]] to LEGAL location (   0.000  267.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[34]] to LEGAL location (   0.000  263.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[33]] to LEGAL location (   0.000  259.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[32]] to LEGAL location (   0.000  255.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[31]] to LEGAL location (   0.000  251.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[30]] to LEGAL location (   0.000  247.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[29]] to LEGAL location (   0.000  243.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[28]] to LEGAL location (   0.000  239.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[27]] to LEGAL location (   0.000  235.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[26]] to LEGAL location (   0.000  231.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[25]] to LEGAL location (   0.000  227.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[24]] to LEGAL location (   0.000  223.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[23]] to LEGAL location (   0.000  219.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[22]] to LEGAL location (   0.000  215.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[21]] to LEGAL location (   0.000  211.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[20]] to LEGAL location (   0.000  207.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[19]] to LEGAL location (   0.000  203.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[18]] to LEGAL location (   0.000  199.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[17]] to LEGAL location (   0.000  195.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[16]] to LEGAL location (   0.000  191.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[15]] to LEGAL location (   0.000  187.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[14]] to LEGAL location (   0.000  183.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[13]] to LEGAL location (   0.000  179.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[12]] to LEGAL location (   0.000  175.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[11]] to LEGAL location (   0.000  171.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[10]] to LEGAL location (   0.000  167.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[9]] to LEGAL location (   0.000  163.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[8]] to LEGAL location (   0.000  159.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[7]] to LEGAL location (   0.000  155.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[6]] to LEGAL location (   0.000  151.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[5]] to LEGAL location (   0.000  147.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[4]] to LEGAL location (   0.000  143.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[3]] to LEGAL location (   0.000  139.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[2]] to LEGAL location (   0.000  135.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[1]] to LEGAL location (   0.000  131.400 3 )
[03/12 15:29:47    160] Moving Pin [mem_in[0]] to LEGAL location (   0.000  127.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[16]] to LEGAL location (   0.000  123.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[15]] to LEGAL location (   0.000  119.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[14]] to LEGAL location (   0.000  115.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[13]] to LEGAL location (   0.000  111.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[12]] to LEGAL location (   0.000  107.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[11]] to LEGAL location (   0.000  103.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[10]] to LEGAL location (   0.000   99.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[9]] to LEGAL location (   0.000   95.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[8]] to LEGAL location (   0.000   91.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[7]] to LEGAL location (   0.000   87.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[6]] to LEGAL location (   0.000   83.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[5]] to LEGAL location (   0.000   79.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[4]] to LEGAL location (   0.000   75.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[3]] to LEGAL location (   0.000   71.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[2]] to LEGAL location (   0.000   67.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[1]] to LEGAL location (   0.000   63.400 3 )
[03/12 15:29:47    160] Moving Pin [inst[0]] to LEGAL location (   0.000   59.400 3 )
[03/12 15:29:47    160] Moving Pin [reset] to LEGAL location (   0.000  639.400 3 )
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 622.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 619.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 616.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 613.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 610.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 607.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 604.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 601.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 598.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 595.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 592.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 589.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 586.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location ( 583.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location ( 580.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location ( 577.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location ( 574.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location ( 571.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location ( 568.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location ( 565.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location ( 562.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location ( 559.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location ( 556.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location ( 553.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 550.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 547.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 544.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 541.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 538.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 535.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 532.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 529.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 526.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 523.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 520.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 517.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 514.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 511.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 508.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 505.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 502.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 499.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 496.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 493.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 490.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 487.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 484.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 481.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 478.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 475.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 472.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 469.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 466.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 463.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 460.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 457.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 454.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 451.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 448.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 445.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 442.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 439.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 436.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 433.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 430.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 427.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 424.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 421.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 418.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 415.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 412.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 409.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 406.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 403.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 400.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 397.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 394.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 391.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 388.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 385.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 382.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 379.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 376.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 373.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 370.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 367.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 364.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 361.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 358.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 355.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 352.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 349.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 346.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 343.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 340.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 337.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 334.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 331.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 328.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 325.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 322.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 319.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 316.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 313.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 310.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 307.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 304.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 301.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 298.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 295.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 292.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 289.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 286.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 283.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 280.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 277.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 274.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 271.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 268.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 265.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 262.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 259.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 256.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 253.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 250.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 247.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 244.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 241.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 238.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 235.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 232.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 229.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 226.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 223.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 220.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 217.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 214.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 211.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 208.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 205.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 202.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 199.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 196.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 193.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 190.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 187.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 184.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 181.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 178.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 175.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 172.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 169.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 166.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 163.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 160.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 157.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 154.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 151.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 148.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 145.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 142.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 139.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 136.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 133.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 130.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 127.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 124.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 121.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 118.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 115.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 112.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 109.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 106.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 103.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 100.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location (  97.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location (  94.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location (  91.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location (  88.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location (  85.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location (  82.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location (  79.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location (  76.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location (  73.100,    0.000 1 ) is NOT ON ALLOWED PIN LAYER.
[03/12 15:29:47    160] Summary report for top level: [fullchip] 
[03/12 15:29:47    160] 	Total Pads                         : 0
[03/12 15:29:47    160] 	Total Pins                         : 331
[03/12 15:29:47    160] 	Legally Assigned Pins              : 147
[03/12 15:29:47    160] 	Illegally Assigned Pins            : 184
[03/12 15:29:47    160] 	Unplaced Pins                      : 0
[03/12 15:29:47    160] 	Constant/Spl Net Pins              : 0
[03/12 15:29:47    160] 	Internal Pins                      : 0
[03/12 15:29:47    160] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:29:47    160] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:29:47    160] End of Summary report
[03/12 15:29:47    160] 147 pin(s) of the Partition fullchip were legalized.
[03/12 15:29:47    160] 184 pin(s) of the Partition fullchip could not be legalized.
[03/12 15:29:47    160] End pin legalization for the partition [fullchip].
[03/12 15:29:47    160] 
[03/12 15:29:47    160] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1066.9M).
[03/12 15:29:54    161] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:29:54    161] <CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:29:54    161] Successfully spread [184] pins.
[03/12 15:29:54    161] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1062.3M).
[03/12 15:29:56    162] <CMD> legalizePin
[03/12 15:29:56    162] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/12 15:29:56    162] 
[03/12 15:29:56    162] Start pin legalization for the partition [fullchip]:
[03/12 15:29:56    162] Moving Pin [sum_out[23]] to LEGAL location (  73.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[22]] to LEGAL location (  76.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[21]] to LEGAL location (  79.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[20]] to LEGAL location (  82.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[19]] to LEGAL location (  85.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[18]] to LEGAL location (  88.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[17]] to LEGAL location (  91.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[16]] to LEGAL location (  94.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[15]] to LEGAL location (  97.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[14]] to LEGAL location ( 100.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[13]] to LEGAL location ( 103.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[12]] to LEGAL location ( 106.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[11]] to LEGAL location ( 109.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[10]] to LEGAL location ( 112.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[9]] to LEGAL location ( 115.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[8]] to LEGAL location ( 118.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[7]] to LEGAL location ( 121.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[6]] to LEGAL location ( 124.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[5]] to LEGAL location ( 127.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[4]] to LEGAL location ( 130.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[3]] to LEGAL location ( 133.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[2]] to LEGAL location ( 136.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[1]] to LEGAL location ( 139.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [sum_out[0]] to LEGAL location ( 142.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[159]] to LEGAL location ( 145.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[158]] to LEGAL location ( 148.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[157]] to LEGAL location ( 151.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[156]] to LEGAL location ( 154.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[155]] to LEGAL location ( 157.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[154]] to LEGAL location ( 160.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[153]] to LEGAL location ( 163.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[152]] to LEGAL location ( 166.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[151]] to LEGAL location ( 169.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[150]] to LEGAL location ( 172.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[149]] to LEGAL location ( 175.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[148]] to LEGAL location ( 178.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[147]] to LEGAL location ( 181.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[146]] to LEGAL location ( 184.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[145]] to LEGAL location ( 187.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[144]] to LEGAL location ( 190.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[143]] to LEGAL location ( 193.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[142]] to LEGAL location ( 196.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[141]] to LEGAL location ( 199.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[140]] to LEGAL location ( 202.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[139]] to LEGAL location ( 205.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[138]] to LEGAL location ( 208.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[137]] to LEGAL location ( 211.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[136]] to LEGAL location ( 214.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[135]] to LEGAL location ( 217.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[134]] to LEGAL location ( 220.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[133]] to LEGAL location ( 223.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[132]] to LEGAL location ( 226.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[131]] to LEGAL location ( 229.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[130]] to LEGAL location ( 232.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[129]] to LEGAL location ( 235.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[128]] to LEGAL location ( 238.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[127]] to LEGAL location ( 241.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[126]] to LEGAL location ( 244.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[125]] to LEGAL location ( 247.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[124]] to LEGAL location ( 250.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[123]] to LEGAL location ( 253.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[122]] to LEGAL location ( 256.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[121]] to LEGAL location ( 259.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[120]] to LEGAL location ( 262.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[119]] to LEGAL location ( 265.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[118]] to LEGAL location ( 268.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[117]] to LEGAL location ( 271.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[116]] to LEGAL location ( 274.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[115]] to LEGAL location ( 277.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[114]] to LEGAL location ( 280.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[113]] to LEGAL location ( 283.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[112]] to LEGAL location ( 286.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[111]] to LEGAL location ( 289.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[110]] to LEGAL location ( 292.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[109]] to LEGAL location ( 295.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[108]] to LEGAL location ( 298.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[107]] to LEGAL location ( 301.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[106]] to LEGAL location ( 304.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[105]] to LEGAL location ( 307.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[104]] to LEGAL location ( 310.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[103]] to LEGAL location ( 313.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[102]] to LEGAL location ( 316.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[101]] to LEGAL location ( 319.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[100]] to LEGAL location ( 322.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[99]] to LEGAL location ( 325.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[98]] to LEGAL location ( 328.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[97]] to LEGAL location ( 331.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[96]] to LEGAL location ( 334.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[95]] to LEGAL location ( 337.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[94]] to LEGAL location ( 340.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[93]] to LEGAL location ( 343.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[92]] to LEGAL location ( 346.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[91]] to LEGAL location ( 349.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[90]] to LEGAL location ( 352.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[89]] to LEGAL location ( 355.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[88]] to LEGAL location ( 358.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[87]] to LEGAL location ( 361.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[86]] to LEGAL location ( 364.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[85]] to LEGAL location ( 367.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[84]] to LEGAL location ( 370.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[83]] to LEGAL location ( 373.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[82]] to LEGAL location ( 376.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[81]] to LEGAL location ( 379.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[80]] to LEGAL location ( 382.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[79]] to LEGAL location ( 385.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[78]] to LEGAL location ( 388.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[77]] to LEGAL location ( 391.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[76]] to LEGAL location ( 394.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[75]] to LEGAL location ( 397.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[74]] to LEGAL location ( 400.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[73]] to LEGAL location ( 403.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[72]] to LEGAL location ( 406.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[71]] to LEGAL location ( 409.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[70]] to LEGAL location ( 412.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[69]] to LEGAL location ( 415.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[68]] to LEGAL location ( 418.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[67]] to LEGAL location ( 421.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[66]] to LEGAL location ( 424.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[65]] to LEGAL location ( 427.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[64]] to LEGAL location ( 430.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[63]] to LEGAL location ( 433.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[62]] to LEGAL location ( 436.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[61]] to LEGAL location ( 439.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[60]] to LEGAL location ( 442.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[59]] to LEGAL location ( 445.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[58]] to LEGAL location ( 448.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[57]] to LEGAL location ( 451.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[56]] to LEGAL location ( 454.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[55]] to LEGAL location ( 457.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[54]] to LEGAL location ( 460.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[53]] to LEGAL location ( 463.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[52]] to LEGAL location ( 466.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[51]] to LEGAL location ( 469.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[50]] to LEGAL location ( 472.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[49]] to LEGAL location ( 475.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[48]] to LEGAL location ( 478.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[47]] to LEGAL location ( 481.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[46]] to LEGAL location ( 484.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[45]] to LEGAL location ( 487.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[44]] to LEGAL location ( 490.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[43]] to LEGAL location ( 493.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[42]] to LEGAL location ( 496.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[41]] to LEGAL location ( 499.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[40]] to LEGAL location ( 502.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[39]] to LEGAL location ( 505.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[38]] to LEGAL location ( 508.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[37]] to LEGAL location ( 511.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[36]] to LEGAL location ( 514.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[35]] to LEGAL location ( 517.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[34]] to LEGAL location ( 520.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[33]] to LEGAL location ( 523.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[32]] to LEGAL location ( 526.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[31]] to LEGAL location ( 529.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[30]] to LEGAL location ( 532.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[29]] to LEGAL location ( 535.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[28]] to LEGAL location ( 538.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[27]] to LEGAL location ( 541.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[26]] to LEGAL location ( 544.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[25]] to LEGAL location ( 547.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[24]] to LEGAL location ( 550.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[23]] to LEGAL location ( 553.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[22]] to LEGAL location ( 556.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[21]] to LEGAL location ( 559.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[20]] to LEGAL location ( 562.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[19]] to LEGAL location ( 565.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[18]] to LEGAL location ( 568.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[17]] to LEGAL location ( 571.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[16]] to LEGAL location ( 574.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[15]] to LEGAL location ( 577.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[14]] to LEGAL location ( 580.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[13]] to LEGAL location ( 583.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[12]] to LEGAL location ( 586.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[11]] to LEGAL location ( 589.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[10]] to LEGAL location ( 592.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[9]] to LEGAL location ( 595.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[8]] to LEGAL location ( 598.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[7]] to LEGAL location ( 601.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[6]] to LEGAL location ( 604.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[5]] to LEGAL location ( 607.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[4]] to LEGAL location ( 610.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[3]] to LEGAL location ( 613.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[2]] to LEGAL location ( 616.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[1]] to LEGAL location ( 619.500    0.000 2 )
[03/12 15:29:56    162] Moving Pin [out[0]] to LEGAL location ( 622.500    0.000 2 )
[03/12 15:29:56    162] Summary report for top level: [fullchip] 
[03/12 15:29:56    162] 	Total Pads                         : 0
[03/12 15:29:56    162] 	Total Pins                         : 331
[03/12 15:29:56    162] 	Legally Assigned Pins              : 331
[03/12 15:29:56    162] 	Illegally Assigned Pins            : 0
[03/12 15:29:56    162] 	Unplaced Pins                      : 0
[03/12 15:29:56    162] 	Constant/Spl Net Pins              : 0
[03/12 15:29:56    162] 	Internal Pins                      : 0
[03/12 15:29:56    162] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:29:56    162] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:29:56    162] End of Summary report
[03/12 15:29:56    162] 184 pin(s) of the Partition fullchip were legalized.
[03/12 15:29:56    162] End pin legalization for the partition [fullchip].
[03/12 15:29:56    162] 
[03/12 15:29:56    162] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1063.3M).
[03/12 15:30:07    164] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:30:07    164] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:30:07    164] Successfully spread [147] pins.
[03/12 15:30:07    164] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
[03/12 15:30:08    164] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:30:08    164] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
[03/12 15:30:08    164] Successfully spread [147] pins.
[03/12 15:30:08    164] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
[03/12 15:30:15    165] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:30:15    165] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:30:15    165] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[03/12 15:30:33    169] <CMD> setPinAssignMode -pinEditInBatch true
[03/12 15:30:33    169] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -3.0 -pin {{sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/12 15:30:33    169] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[03/12 15:30:33    169] <CMD> setPinAssignMode -pinEditInBatch false
[03/12 15:30:36    169] <CMD> legalizePin
[03/12 15:30:36    169] 
[03/12 15:30:36    169] Start pin legalization for the partition [fullchip]:
[03/12 15:30:36    169] Summary report for top level: [fullchip] 
[03/12 15:30:36    169] 	Total Pads                         : 0
[03/12 15:30:36    169] 	Total Pins                         : 331
[03/12 15:30:36    169] 	Legally Assigned Pins              : 331
[03/12 15:30:36    169] 	Illegally Assigned Pins            : 0
[03/12 15:30:36    169] 	Unplaced Pins                      : 0
[03/12 15:30:36    169] 	Constant/Spl Net Pins              : 0
[03/12 15:30:36    169] 	Internal Pins                      : 0
[03/12 15:30:36    169] 	Legally Assigned Feedthrough Pins  : 0
[03/12 15:30:36    169] 	Illegally Assigned Feedthrough Pins: 0
[03/12 15:30:36    169] End of Summary report
[03/12 15:30:36    169] End pin legalization for the partition [fullchip].
[03/12 15:30:36    169] 
[03/12 15:30:36    169] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
[03/12 15:30:43    170] <CMD> checkPinAssignment
[03/12 15:30:43    170] Checking pins of top cell fullchip ... completed
[03/12 15:30:43    170] 
[03/12 15:30:43    170] ===========================================================================================================================
[03/12 15:30:43    170]                                                 checkPinAssignment Summary
[03/12 15:30:43    170] ===========================================================================================================================
[03/12 15:30:43    170] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/12 15:30:43    170] ===========================================================================================================================
[03/12 15:30:43    170] fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:30:43    170] ===========================================================================================================================
[03/12 15:30:43    170] TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/12 15:30:43    170] ===========================================================================================================================
[03/12 15:30:43    170] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1065.3M).
[03/12 15:31:23    176] <CMD> saveDesign floorplan.enc
[03/12 15:31:23    176] Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
[03/12 15:31:23    176] Saving AAE Data ...
[03/12 15:31:23    176] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/12 15:31:23    176] Saving mode setting ...
[03/12 15:31:23    176] Saving global file ...
[03/12 15:31:23    176] Saving floorplan file ...
[03/12 15:31:23    176] Saving Drc markers ...
[03/12 15:31:23    176] ... No Drc file written since there is no markers found.
[03/12 15:31:23    176] Saving placement file ...
[03/12 15:31:24    176] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1065.3M) ***
[03/12 15:31:24    176] Saving route file ...
[03/12 15:31:24    176] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1065.3M) ***
[03/12 15:31:24    176] Saving DEF file ...
[03/12 15:31:24    176] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 15:31:24    176] 
[03/12 15:31:24    176] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 15:31:24    176] 
[03/12 15:31:24    176] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/12 15:31:25    177] Generated self-contained design floorplan.enc.dat.tmp
[03/12 15:31:25    177] 
[03/12 15:31:25    177] *** Summary of all messages that are not suppressed in this session:
[03/12 15:31:25    177] Severity  ID               Count  Summary                                  
[03/12 15:31:25    177] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/12 15:31:25    177] ERROR     IMPOAX-142           2  %s                                       
[03/12 15:31:25    177] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 15:31:25    177] 
[03/12 15:31:25    177] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/12 15:31:25    178] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/12 15:31:25    178] <CMD> place_opt_design
[03/12 15:31:25    178] *** Starting GigaPlace ***
[03/12 15:31:25    178] **INFO: user set placement options
[03/12 15:31:25    178] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/12 15:31:25    178] **INFO: user set opt options
[03/12 15:31:25    178] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/12 15:31:25    178] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:31:25    178] **INFO: Enable pre-place timing setting for timing analysis
[03/12 15:31:25    178] Set Using Default Delay Limit as 101.
[03/12 15:31:25    178] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 15:31:25    178] Set Default Net Delay as 0 ps.
[03/12 15:31:25    178] Set Default Net Load as 0 pF. 
[03/12 15:31:25    178] **INFO: Analyzing IO path groups for slack adjustment
[03/12 15:31:27    179] Effort level <high> specified for reg2reg_tmp.8847 path_group
[03/12 15:31:27    179] #################################################################################
[03/12 15:31:27    179] # Design Stage: PreRoute
[03/12 15:31:27    179] # Design Name: fullchip
[03/12 15:31:27    179] # Design Mode: 65nm
[03/12 15:31:27    179] # Analysis Mode: MMMC Non-OCV 
[03/12 15:31:27    179] # Parasitics Mode: No SPEF/RCDB
[03/12 15:31:27    179] # Signoff Settings: SI Off 
[03/12 15:31:27    179] #################################################################################
[03/12 15:31:27    179] Calculate delays in BcWc mode...
[03/12 15:31:27    179] Topological Sorting (CPU = 0:00:00.1, MEM = 1099.3M, InitMEM = 1092.4M)
[03/12 15:31:32    184] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:31:32    184] End delay calculation. (MEM=1192.41 CPU=0:00:04.4 REAL=0:00:05.0)
[03/12 15:31:32    184] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1192.4M) ***
[03/12 15:31:33    185] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:07.6) (Real : 0:00:08.0) (mem : 1192.4M)
[03/12 15:31:33    185] *** Start deleteBufferTree ***
[03/12 15:31:33    185] *info: Marking 0 level shifter instances dont touch
[03/12 15:31:33    185] *info: Marking 0 always on instances dont touch
[03/12 15:31:33    185] Info: Detect buffers to remove automatically.
[03/12 15:31:33    185] Analyzing netlist ...
[03/12 15:31:33    185] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/12 15:31:34    186] Updating netlist
[03/12 15:31:34    186] 
[03/12 15:31:34    187] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 873 instances (buffers/inverters) removed
[03/12 15:31:34    187] *       :      2 instances of type 'INVD6' removed
[03/12 15:31:34    187] *       :      6 instances of type 'INVD4' removed
[03/12 15:31:34    187] *       :      2 instances of type 'INVD3' removed
[03/12 15:31:34    187] *       :     16 instances of type 'INVD2' removed
[03/12 15:31:34    187] *       :     32 instances of type 'INVD1' removed
[03/12 15:31:34    187] *       :     19 instances of type 'INVD0' removed
[03/12 15:31:34    187] *       :      1 instance  of type 'CKND6' removed
[03/12 15:31:34    187] *       :      1 instance  of type 'CKND4' removed
[03/12 15:31:34    187] *       :      2 instances of type 'CKND3' removed
[03/12 15:31:34    187] *       :     22 instances of type 'CKND2' removed
[03/12 15:31:34    187] *       :      1 instance  of type 'CKBD8' removed
[03/12 15:31:34    187] *       :      4 instances of type 'CKBD6' removed
[03/12 15:31:34    187] *       :    383 instances of type 'CKBD4' removed
[03/12 15:31:34    187] *       :      9 instances of type 'CKBD3' removed
[03/12 15:31:34    187] *       :     25 instances of type 'CKBD2' removed
[03/12 15:31:34    187] *       :     39 instances of type 'CKBD1' removed
[03/12 15:31:34    187] *       :     21 instances of type 'BUFFD8' removed
[03/12 15:31:34    187] *       :      5 instances of type 'BUFFD6' removed
[03/12 15:31:34    187] *       :      9 instances of type 'BUFFD4' removed
[03/12 15:31:34    187] *       :     61 instances of type 'BUFFD3' removed
[03/12 15:31:34    187] *       :    165 instances of type 'BUFFD2' removed
[03/12 15:31:34    187] *       :     45 instances of type 'BUFFD1' removed
[03/12 15:31:34    187] *       :      3 instances of type 'BUFFD0' removed
[03/12 15:31:34    187] *** Finish deleteBufferTree (0:00:01.5) ***
[03/12 15:31:34    187] **INFO: Disable pre-place timing setting for timing analysis
[03/12 15:31:34    187] Set Using Default Delay Limit as 1000.
[03/12 15:31:34    187] Set Default Net Delay as 1000 ps.
[03/12 15:31:34    187] Set Default Net Load as 0.5 pF. 
[03/12 15:31:34    187] Deleted 0 physical inst  (cell - / prefix -).
[03/12 15:31:34    187] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/12 15:31:34    187] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/12 15:31:34    187] Define the scan chains before using this option.
[03/12 15:31:34    187] Type 'man IMPSP-9042' for more detail.
[03/12 15:31:34    187] #spOpts: N=65 
[03/12 15:31:34    187] #std cell=44268 (0 fixed + 44268 movable) #block=0 (0 floating + 0 preplaced)
[03/12 15:31:34    187] #ioInst=0 #net=48821 #term=174573 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=147, #floatPin=184
[03/12 15:31:34    187] stdCell: 44268 single + 0 double + 0 multi
[03/12 15:31:34    187] Total standard cell length = 125.3886 (mm), area = 0.2257 (mm^2)
[03/12 15:31:34    187] Core basic site is core
[03/12 15:31:35    187] Estimated cell power/ground rail width = 0.365 um
[03/12 15:31:35    187] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:31:35    187] Apply auto density screen in pre-place stage.
[03/12 15:31:35    187] Auto density screen increases utilization from 0.495 to 0.496
[03/12 15:31:35    187] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1177.6M
[03/12 15:31:35    187] Average module density = 0.496.
[03/12 15:31:35    187] Density for the design = 0.496.
[03/12 15:31:35    187]        = stdcell_area 626943 sites (225699 um^2) / alloc_area 1263956 sites (455024 um^2).
[03/12 15:31:35    187] Pin Density = 0.1378.
[03/12 15:31:35    187]             = total # of pins 174573 / total area 1266750.
[03/12 15:31:35    187] Initial padding reaches pin density 0.393 for top
[03/12 15:31:35    187] Initial padding increases density from 0.496 to 0.594 for top
[03/12 15:31:35    187] *Internal placement parameters: * | 15 | 0x000555
[03/12 15:31:40    193] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:31:40    193] End delay calculation. (MEM=1230.57 CPU=0:00:04.5 REAL=0:00:04.0)
[03/12 15:31:41    193] Clock gating cells determined by native netlist tracing.
[03/12 15:31:42    195] Iteration  1: Total net bbox = 2.032e+05 (1.18e+05 8.54e+04)
[03/12 15:31:42    195]               Est.  stn bbox = 3.115e+05 (2.07e+05 1.05e+05)
[03/12 15:31:42    195]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1230.6M
[03/12 15:31:43    196] Iteration  2: Total net bbox = 3.234e+05 (1.18e+05 2.06e+05)
[03/12 15:31:43    196]               Est.  stn bbox = 5.489e+05 (2.07e+05 3.42e+05)
[03/12 15:31:43    196]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1230.6M
[03/12 15:31:46    198] Iteration  3: Total net bbox = 4.087e+05 (1.58e+05 2.51e+05)
[03/12 15:31:46    198]               Est.  stn bbox = 6.788e+05 (2.69e+05 4.10e+05)
[03/12 15:31:46    198]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1192.2M
[03/12 15:31:50    202] Iteration  4: Total net bbox = 4.573e+05 (1.54e+05 3.04e+05)
[03/12 15:31:50    202]               Est.  stn bbox = 7.611e+05 (2.67e+05 4.94e+05)
[03/12 15:31:50    202]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1192.2M
[03/12 15:32:09    222] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:32:09    222] End delay calculation. (MEM=1230.46 CPU=0:00:04.7 REAL=0:00:04.0)
[03/12 15:32:11    223] nrCritNet: 1.83% ( 894 / 48821 ) cutoffSlk: -1073.6ps stdDelay: 14.2ps
[03/12 15:32:11    223] Iteration  5: Total net bbox = 1.221e+06 (5.72e+05 6.49e+05)
[03/12 15:32:11    223]               Est.  stn bbox = 1.652e+06 (7.50e+05 9.02e+05)
[03/12 15:32:11    223]               cpu = 0:00:21.1 real = 0:00:21.0 mem = 1230.5M
[03/12 15:32:15    228] Iteration  6: Total net bbox = 8.827e+05 (3.65e+05 5.18e+05)
[03/12 15:32:15    228]               Est.  stn bbox = 1.268e+06 (5.22e+05 7.46e+05)
[03/12 15:32:15    228]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1230.5M
[03/12 15:32:24    236] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:32:24    236] End delay calculation. (MEM=1230.46 CPU=0:00:04.7 REAL=0:00:05.0)
[03/12 15:32:26    238] nrCritNet: 1.83% ( 894 / 48821 ) cutoffSlk: -1073.6ps stdDelay: 14.2ps
[03/12 15:32:26    238] Iteration  7: Total net bbox = 9.511e+05 (4.33e+05 5.18e+05)
[03/12 15:32:26    238]               Est.  stn bbox = 1.345e+06 (5.99e+05 7.46e+05)
[03/12 15:32:26    238]               cpu = 0:00:10.3 real = 0:00:11.0 mem = 1230.5M
[03/12 15:32:27    240] Iteration  8: Total net bbox = 1.051e+06 (4.33e+05 6.18e+05)
[03/12 15:32:27    240]               Est.  stn bbox = 1.457e+06 (5.99e+05 8.57e+05)
[03/12 15:32:27    240]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1230.5M
[03/12 15:32:35    247] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 15:32:35    247] End delay calculation. (MEM=1230.46 CPU=0:00:04.4 REAL=0:00:05.0)
[03/12 15:32:36    249] nrCritNet: 1.83% ( 894 / 48821 ) cutoffSlk: -1073.6ps stdDelay: 14.2ps
[03/12 15:32:36    249] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:36    249] enableMT= 3
[03/12 15:32:36    249] useHNameCompare= 3 (lazy mode)
[03/12 15:32:36    249] doMTMainInit= 1
[03/12 15:32:36    249] doMTFlushLazyWireDelete= 1
[03/12 15:32:36    249] useFastLRoute= 0
[03/12 15:32:36    249] useFastCRoute= 1
[03/12 15:32:36    249] doMTNetInitAdjWires= 1
[03/12 15:32:36    249] wireMPoolNoThreadCheck= 1
[03/12 15:32:36    249] allMPoolNoThreadCheck= 1
[03/12 15:32:36    249] doNotUseMPoolInCRoute= 1
[03/12 15:32:36    249] doMTSprFixZeroViaCodes= 1
[03/12 15:32:36    249] doMTDtrRoute1CleanupA= 1
[03/12 15:32:36    249] doMTDtrRoute1CleanupB= 1
[03/12 15:32:36    249] doMTWireLenCalc= 0
[03/12 15:32:36    249] doSkipQALenRecalc= 1
[03/12 15:32:36    249] doMTMainCleanup= 1
[03/12 15:32:36    249] doMTMoveCellTermsToMSLayer= 1
[03/12 15:32:36    249] doMTConvertWiresToNewViaCode= 1
[03/12 15:32:36    249] doMTRemoveAntenna= 1
[03/12 15:32:36    249] doMTCheckConnectivity= 1
[03/12 15:32:36    249] enableRuntimeLog= 0
[03/12 15:32:37    249] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:37    250] Iteration  9: Total net bbox = 1.080e+06 (4.62e+05 6.18e+05)
[03/12 15:32:37    250]               Est.  stn bbox = 1.492e+06 (6.35e+05 8.57e+05)
[03/12 15:32:37    250]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 1230.5M
[03/12 15:32:38    251] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:39    251] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:39    251] Iteration 10: Total net bbox = 1.112e+06 (4.62e+05 6.49e+05)
[03/12 15:32:39    251]               Est.  stn bbox = 1.530e+06 (6.35e+05 8.95e+05)
[03/12 15:32:39    251]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1230.5M
[03/12 15:32:46    259] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:32:46    259] End delay calculation. (MEM=1249.54 CPU=0:00:04.6 REAL=0:00:05.0)
[03/12 15:32:48    260] nrCritNet: 1.83% ( 894 / 48821 ) cutoffSlk: -1073.6ps stdDelay: 14.2ps
[03/12 15:32:48    260] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:48    261] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:49    261] Iteration 11: Total net bbox = 1.131e+06 (4.82e+05 6.49e+05)
[03/12 15:32:49    261]               Est.  stn bbox = 1.552e+06 (6.58e+05 8.95e+05)
[03/12 15:32:49    261]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 1249.5M
[03/12 15:32:50    262] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:50    263] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:32:51    263] Iteration 12: Total net bbox = 1.159e+06 (4.82e+05 6.77e+05)
[03/12 15:32:51    263]               Est.  stn bbox = 1.583e+06 (6.58e+05 9.26e+05)
[03/12 15:32:51    263]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1249.5M
[03/12 15:32:58    270] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:32:58    270] End delay calculation. (MEM=1249.54 CPU=0:00:04.4 REAL=0:00:05.0)
[03/12 15:32:59    272] nrCritNet: 1.83% ( 894 / 48821 ) cutoffSlk: -1073.6ps stdDelay: 14.2ps
[03/12 15:33:00    272] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:33:00    273] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:33:01    273] Iteration 13: Total net bbox = 1.168e+06 (4.82e+05 6.87e+05)
[03/12 15:33:01    273]               Est.  stn bbox = 1.593e+06 (6.58e+05 9.36e+05)
[03/12 15:33:01    273]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 1249.5M
[03/12 15:33:02    274] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:33:03    275] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 15:33:03    276] Iteration 14: Total net bbox = 1.177e+06 (4.82e+05 6.95e+05)
[03/12 15:33:03    276]               Est.  stn bbox = 1.602e+06 (6.58e+05 9.45e+05)
[03/12 15:33:03    276]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1249.5M
[03/12 15:33:04    276] Iteration 15: Total net bbox = 1.177e+06 (4.82e+05 6.95e+05)
[03/12 15:33:04    276]               Est.  stn bbox = 1.602e+06 (6.58e+05 9.45e+05)
[03/12 15:33:04    276]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1249.5M
[03/12 15:33:04    276] Iteration 16: Total net bbox = 1.255e+06 (5.54e+05 7.01e+05)
[03/12 15:33:04    276]               Est.  stn bbox = 1.681e+06 (7.31e+05 9.51e+05)
[03/12 15:33:04    276]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1249.5M
[03/12 15:33:04    276] *** cost = 1.255e+06 (5.54e+05 7.01e+05) (cpu for global=0:01:23) real=0:01:23***
[03/12 15:33:04    276] Info: 0 clock gating cells identified, 0 (on average) moved
[03/12 15:33:04    277] #spOpts: N=65 mergeVia=F 
[03/12 15:33:04    277] Core basic site is core
[03/12 15:33:04    277] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:33:05    277] *** Starting refinePlace (0:04:38 mem=1106.3M) ***
[03/12 15:33:05    277] Total net bbox length = 1.255e+06 (5.543e+05 7.011e+05) (ext = 5.249e+04)
[03/12 15:33:05    277] Starting refinePlace ...
[03/12 15:33:05    277] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:33:05    277] default core: bins with density >  0.75 = 9.83 % ( 142 / 1444 )
[03/12 15:33:05    277] Density distribution unevenness ratio = 18.784%
[03/12 15:33:06    278]   Spread Effort: high, standalone mode, useDDP on.
[03/12 15:33:06    278] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:01.0, mem=1113.4MB) @(0:04:38 - 0:04:39).
[03/12 15:33:06    278] Move report: preRPlace moves 40987 insts, mean move: 1.41 um, max move: 8.00 um
[03/12 15:33:06    278] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U863): (36.20, 254.80) --> (33.60, 260.20)
[03/12 15:33:06    278] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/12 15:33:06    278] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:33:06    278] Placement tweakage begins.
[03/12 15:33:06    279] wire length = 1.648e+06
[03/12 15:33:11    284] wire length = 1.558e+06
[03/12 15:33:11    284] Placement tweakage ends.
[03/12 15:33:11    284] Move report: tweak moves 25405 insts, mean move: 3.61 um, max move: 49.60 um
[03/12 15:33:11    284] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_): (172.00, 407.80) --> (207.20, 422.20)
[03/12 15:33:11    284] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.3, real=0:00:05.0, mem=1131.5MB) @(0:04:39 - 0:04:44).
[03/12 15:33:12    284] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:33:12    284] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1131.5MB) @(0:04:44 - 0:04:45).
[03/12 15:33:12    284] Move report: Detail placement moves 41272 insts, mean move: 2.42 um, max move: 48.40 um
[03/12 15:33:12    284] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_): (173.20, 407.80) --> (207.20, 422.20)
[03/12 15:33:12    284] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1131.5MB
[03/12 15:33:12    284] Statistics of distance of Instance movement in refine placement:
[03/12 15:33:12    284]   maximum (X+Y) =        48.40 um
[03/12 15:33:12    284]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_) with max move: (173.2, 407.8) -> (207.2, 422.2)
[03/12 15:33:12    284]   mean    (X+Y) =         2.42 um
[03/12 15:33:12    284] Total instances flipped for WireLenOpt: 2754
[03/12 15:33:12    284] Total instances flipped, including legalization: 1879
[03/12 15:33:12    284] Summary Report:
[03/12 15:33:12    284] Instances move: 41272 (out of 44268 movable)
[03/12 15:33:12    284] Mean displacement: 2.42 um
[03/12 15:33:12    284] Max displacement: 48.40 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_DBTC10_key_q_37_) (173.2, 407.8) -> (207.2, 422.2)
[03/12 15:33:12    284] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/12 15:33:12    284] Total instances moved : 41272
[03/12 15:33:12    284] Total net bbox length = 1.220e+06 (5.135e+05 7.068e+05) (ext = 5.217e+04)
[03/12 15:33:12    284] Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1131.5MB
[03/12 15:33:12    284] [CPU] RefinePlace/total (cpu=0:00:07.3, real=0:00:07.0, mem=1131.5MB) @(0:04:38 - 0:04:45).
[03/12 15:33:12    284] *** Finished refinePlace (0:04:45 mem=1131.5M) ***
[03/12 15:33:12    284] *** Finished Initial Placement (cpu=0:01:38, real=0:01:38, mem=1131.5M) ***
[03/12 15:33:12    284] #spOpts: N=65 mergeVia=F 
[03/12 15:33:12    284] Core basic site is core
[03/12 15:33:12    284] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:33:12    285] default core: bins with density >  0.75 = 5.26 % ( 76 / 1444 )
[03/12 15:33:12    285] Density distribution unevenness ratio = 17.908%
[03/12 15:33:12    285] Starting IO pin assignment...
[03/12 15:33:12    285] The design is not routed. Using flight-line based method for pin assignment.
[03/12 15:33:12    285] Completed IO pin assignment.
[03/12 15:33:12    285] [PSP] Started earlyGlobalRoute kernel
[03/12 15:33:12    285] [PSP] Initial Peak syMemory usage = 1131.5 MB
[03/12 15:33:12    285] (I)       Reading DB...
[03/12 15:33:12    285] (I)       congestionReportName   : 
[03/12 15:33:12    285] (I)       buildTerm2TermWires    : 1
[03/12 15:33:12    285] (I)       doTrackAssignment      : 1
[03/12 15:33:12    285] (I)       dumpBookshelfFiles     : 0
[03/12 15:33:12    285] (I)       numThreads             : 1
[03/12 15:33:12    285] [NR-eagl] honorMsvRouteConstraint: false
[03/12 15:33:12    285] (I)       honorPin               : false
[03/12 15:33:12    285] (I)       honorPinGuide          : true
[03/12 15:33:12    285] (I)       honorPartition         : false
[03/12 15:33:12    285] (I)       allowPartitionCrossover: false
[03/12 15:33:12    285] (I)       honorSingleEntry       : true
[03/12 15:33:12    285] (I)       honorSingleEntryStrong : true
[03/12 15:33:12    285] (I)       handleViaSpacingRule   : false
[03/12 15:33:12    285] (I)       PDConstraint           : none
[03/12 15:33:12    285] (I)       expBetterNDRHandling   : false
[03/12 15:33:12    285] [NR-eagl] honorClockSpecNDR      : 0
[03/12 15:33:12    285] (I)       routingEffortLevel     : 3
[03/12 15:33:12    285] [NR-eagl] minRouteLayer          : 2
[03/12 15:33:12    285] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 15:33:12    285] (I)       numRowsPerGCell        : 1
[03/12 15:33:12    285] (I)       speedUpLargeDesign     : 0
[03/12 15:33:12    285] (I)       speedUpBlkViolationClean: 0
[03/12 15:33:12    285] (I)       multiThreadingTA       : 0
[03/12 15:33:12    285] (I)       blockedPinEscape       : 1
[03/12 15:33:12    285] (I)       blkAwareLayerSwitching : 0
[03/12 15:33:12    285] (I)       betterClockWireModeling: 1
[03/12 15:33:12    285] (I)       punchThroughDistance   : 500.00
[03/12 15:33:12    285] (I)       scenicBound            : 1.15
[03/12 15:33:12    285] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 15:33:12    285] (I)       source-to-sink ratio   : 0.00
[03/12 15:33:12    285] (I)       targetCongestionRatioH : 1.00
[03/12 15:33:12    285] (I)       targetCongestionRatioV : 1.00
[03/12 15:33:12    285] (I)       layerCongestionRatio   : 0.70
[03/12 15:33:12    285] (I)       m1CongestionRatio      : 0.10
[03/12 15:33:12    285] (I)       m2m3CongestionRatio    : 0.70
[03/12 15:33:12    285] (I)       localRouteEffort       : 1.00
[03/12 15:33:12    285] (I)       numSitesBlockedByOneVia: 8.00
[03/12 15:33:12    285] (I)       supplyScaleFactorH     : 1.00
[03/12 15:33:12    285] (I)       supplyScaleFactorV     : 1.00
[03/12 15:33:12    285] (I)       highlight3DOverflowFactor: 0.00
[03/12 15:33:12    285] (I)       doubleCutViaModelingRatio: 0.00
[03/12 15:33:12    285] (I)       blockTrack             : 
[03/12 15:33:12    285] (I)       readTROption           : true
[03/12 15:33:12    285] (I)       extraSpacingBothSide   : false
[03/12 15:33:12    285] [NR-eagl] numTracksPerClockWire  : 0
[03/12 15:33:12    285] (I)       routeSelectedNetsOnly  : false
[03/12 15:33:12    285] (I)       before initializing RouteDB syMemory usage = 1161.5 MB
[03/12 15:33:12    285] (I)       starting read tracks
[03/12 15:33:12    285] (I)       build grid graph
[03/12 15:33:12    285] (I)       build grid graph start
[03/12 15:33:12    285] [NR-eagl] Layer1 has no routable track
[03/12 15:33:12    285] [NR-eagl] Layer2 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer3 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer4 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer5 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer6 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer7 has single uniform track structure
[03/12 15:33:12    285] [NR-eagl] Layer8 has single uniform track structure
[03/12 15:33:12    285] (I)       build grid graph end
[03/12 15:33:12    285] (I)       Layer1   numNetMinLayer=48821
[03/12 15:33:12    285] (I)       Layer2   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer3   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer4   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer5   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer6   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer7   numNetMinLayer=0
[03/12 15:33:12    285] (I)       Layer8   numNetMinLayer=0
[03/12 15:33:12    285] (I)       numViaLayers=7
[03/12 15:33:12    285] (I)       end build via table
[03/12 15:33:12    285] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 15:33:12    285] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 15:33:12    285] (I)       readDataFromPlaceDB
[03/12 15:33:12    285] (I)       Read net information..
[03/12 15:33:12    285] [NR-eagl] Read numTotalNets=48821  numIgnoredNets=0
[03/12 15:33:12    285] (I)       Read testcase time = 0.010 seconds
[03/12 15:33:12    285] 
[03/12 15:33:12    285] (I)       totalPins=174573  totalGlobalPin=166092 (95.14%)
[03/12 15:33:12    285] (I)       Model blockage into capacity
[03/12 15:33:12    285] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 15:33:13    285] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 15:33:13    285] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 15:33:13    285] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 15:33:13    285] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 15:33:13    285] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 15:33:13    285] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 15:33:13    285] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 15:33:13    285] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 15:33:13    285] (I)       Modeling time = 0.050 seconds
[03/12 15:33:13    285] 
[03/12 15:33:13    285] (I)       Number of ignored nets = 0
[03/12 15:33:13    285] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of clock nets = 1.  Ignored: No
[03/12 15:33:13    285] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 15:33:13    285] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 15:33:13    285] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:33:13    285] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 15:33:13    285] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.3 MB
[03/12 15:33:13    285] (I)       Layer1  viaCost=300.00
[03/12 15:33:13    285] (I)       Layer2  viaCost=100.00
[03/12 15:33:13    285] (I)       Layer3  viaCost=100.00
[03/12 15:33:13    285] (I)       Layer4  viaCost=100.00
[03/12 15:33:13    285] (I)       Layer5  viaCost=100.00
[03/12 15:33:13    285] (I)       Layer6  viaCost=200.00
[03/12 15:33:13    285] (I)       Layer7  viaCost=100.00
[03/12 15:33:13    285] (I)       ---------------------Grid Graph Info--------------------
[03/12 15:33:13    285] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 15:33:13    285] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 15:33:13    285] (I)       Site Width          :   400  (dbu)
[03/12 15:33:13    285] (I)       Row Height          :  3600  (dbu)
[03/12 15:33:13    285] (I)       GCell Width         :  3600  (dbu)
[03/12 15:33:13    285] (I)       GCell Height        :  3600  (dbu)
[03/12 15:33:13    285] (I)       grid                :   386   386     8
[03/12 15:33:13    285] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 15:33:13    285] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 15:33:13    285] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 15:33:13    285] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 15:33:13    285] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 15:33:13    285] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 15:33:13    285] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 15:33:13    285] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 15:33:13    285] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 15:33:13    285] (I)       --------------------------------------------------------
[03/12 15:33:13    285] 
[03/12 15:33:13    285] [NR-eagl] ============ Routing rule table ============
[03/12 15:33:13    285] [NR-eagl] Rule id 0. Nets 48821 
[03/12 15:33:13    285] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 15:33:13    285] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 15:33:13    285] [NR-eagl] ========================================
[03/12 15:33:13    285] [NR-eagl] 
[03/12 15:33:13    285] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.3 MB
[03/12 15:33:13    285] (I)       Loading and dumping file time : 0.36 seconds
[03/12 15:33:13    285] (I)       ============= Initialization =============
[03/12 15:33:13    285] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 15:33:13    285] [NR-eagl] Layer group 1: route 48821 net(s) in layer range [2, 8]
[03/12 15:33:13    285] (I)       ============  Phase 1a Route ============
[03/12 15:33:13    285] (I)       Phase 1a runs 0.18 seconds
[03/12 15:33:13    285] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 15:33:13    285] (I)       Usage: 837428 = (366488 H, 470940 V) = (12.56% H, 12.93% V) = (6.597e+05um H, 8.477e+05um V)
[03/12 15:33:13    285] (I)       
[03/12 15:33:13    285] (I)       ============  Phase 1b Route ============
[03/12 15:33:13    285] (I)       Phase 1b runs 0.04 seconds
[03/12 15:33:13    285] (I)       Usage: 837764 = (366729 H, 471035 V) = (12.57% H, 12.93% V) = (6.601e+05um H, 8.479e+05um V)
[03/12 15:33:13    285] (I)       
[03/12 15:33:13    285] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.507975e+06um
[03/12 15:33:13    285] (I)       ============  Phase 1c Route ============
[03/12 15:33:13    285] (I)       Level2 Grid: 78 x 78
[03/12 15:33:13    285] (I)       Phase 1c runs 0.01 seconds
[03/12 15:33:13    285] (I)       Usage: 837764 = (366729 H, 471035 V) = (12.57% H, 12.93% V) = (6.601e+05um H, 8.479e+05um V)
[03/12 15:33:13    285] (I)       
[03/12 15:33:13    285] (I)       ============  Phase 1d Route ============
[03/12 15:33:13    286] (I)       Phase 1d runs 0.05 seconds
[03/12 15:33:13    286] (I)       Usage: 837842 = (366780 H, 471062 V) = (12.57% H, 12.94% V) = (6.602e+05um H, 8.479e+05um V)
[03/12 15:33:13    286] (I)       
[03/12 15:33:13    286] (I)       ============  Phase 1e Route ============
[03/12 15:33:13    286] (I)       Phase 1e runs 0.00 seconds
[03/12 15:33:13    286] (I)       Usage: 837842 = (366780 H, 471062 V) = (12.57% H, 12.94% V) = (6.602e+05um H, 8.479e+05um V)
[03/12 15:33:13    286] (I)       
[03/12 15:33:13    286] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.508116e+06um
[03/12 15:33:13    286] [NR-eagl] 
[03/12 15:33:13    286] (I)       ============  Phase 1l Route ============
[03/12 15:33:13    286] (I)       dpBasedLA: time=0.20  totalOF=18677  totalVia=366855  totalWL=837781  total(Via+WL)=1204636 
[03/12 15:33:13    286] (I)       Total Global Routing Runtime: 0.70 seconds
[03/12 15:33:13    286] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/12 15:33:13    286] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/12 15:33:13    286] (I)       
[03/12 15:33:13    286] (I)       ============= track Assignment ============
[03/12 15:33:13    286] (I)       extract Global 3D Wires
[03/12 15:33:13    286] (I)       Extract Global WL : time=0.02
[03/12 15:33:13    286] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 15:33:13    286] (I)       Initialization real time=0.01 seconds
[03/12 15:33:14    286] (I)       Kernel real time=0.59 seconds
[03/12 15:33:14    286] (I)       End Greedy Track Assignment
[03/12 15:33:14    287] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 174242
[03/12 15:33:14    287] [NR-eagl] Layer2(M2)(V) length: 4.224434e+05um, number of vias: 247658
[03/12 15:33:14    287] [NR-eagl] Layer3(M3)(H) length: 4.811057e+05um, number of vias: 31002
[03/12 15:33:14    287] [NR-eagl] Layer4(M4)(V) length: 2.095838e+05um, number of vias: 17255
[03/12 15:33:14    287] [NR-eagl] Layer5(M5)(H) length: 1.908496e+05um, number of vias: 13147
[03/12 15:33:14    287] [NR-eagl] Layer6(M6)(V) length: 2.153560e+05um, number of vias: 665
[03/12 15:33:14    287] [NR-eagl] Layer7(M7)(H) length: 7.296095e+03um, number of vias: 512
[03/12 15:33:14    287] [NR-eagl] Layer8(M8)(V) length: 1.975240e+04um, number of vias: 0
[03/12 15:33:14    287] [NR-eagl] Total length: 1.546387e+06um, number of vias: 484481
[03/12 15:33:14    287] [NR-eagl] End Peak syMemory usage = 1205.5 MB
[03/12 15:33:14    287] [NR-eagl] Early Global Router Kernel+IO runtime : 2.03 seconds
[03/12 15:33:14    287] **placeDesign ... cpu = 0: 1:49, real = 0: 1:49, mem = 1179.2M **
[03/12 15:33:14    287] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 15:33:14    287] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/12 15:33:14    287] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 15:33:14    287] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 15:33:14    287] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 15:33:14    287] -setupDynamicPowerViewAsDefaultView false
[03/12 15:33:14    287]                                            # bool, default=false, private
[03/12 15:33:14    287] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/12 15:33:14    287] #spOpts: N=65 
[03/12 15:33:14    287] Core basic site is core
[03/12 15:33:14    287] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:33:14    287] #spOpts: N=65 mergeVia=F 
[03/12 15:33:14    287] GigaOpt running with 1 threads.
[03/12 15:33:14    287] Info: 1 threads available for lower-level modules during optimization.
[03/12 15:33:14    287] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 15:33:14    287] 	Cell FILL1_LL, site bcore.
[03/12 15:33:14    287] 	Cell FILL_NW_HH, site bcore.
[03/12 15:33:14    287] 	Cell FILL_NW_LL, site bcore.
[03/12 15:33:14    287] 	Cell GFILL, site gacore.
[03/12 15:33:14    287] 	Cell GFILL10, site gacore.
[03/12 15:33:14    287] 	Cell GFILL2, site gacore.
[03/12 15:33:14    287] 	Cell GFILL3, site gacore.
[03/12 15:33:14    287] 	Cell GFILL4, site gacore.
[03/12 15:33:14    287] 	Cell LVLLHCD1, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHCD2, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHCD4, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHCD8, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHD1, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHD2, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHD4, site bcore.
[03/12 15:33:14    287] 	Cell LVLLHD8, site bcore.
[03/12 15:33:14    287] .
[03/12 15:33:15    287] Updating RC grid for preRoute extraction ...
[03/12 15:33:15    287] Initializing multi-corner capacitance tables ... 
[03/12 15:33:15    287] Initializing multi-corner resistance tables ...
[03/12 15:33:15    288] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/12 15:33:15    288] Type 'man IMPTS-403' for more detail.
[03/12 15:33:16    289] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1187.2M, totSessionCpu=0:04:49 **
[03/12 15:33:16    289] Added -handlePreroute to trialRouteMode
[03/12 15:33:16    289] *** optDesign -preCTS ***
[03/12 15:33:16    289] DRC Margin: user margin 0.0; extra margin 0.2
[03/12 15:33:16    289] Setup Target Slack: user slack 0; extra slack 0.1
[03/12 15:33:16    289] Hold Target Slack: user slack 0
[03/12 15:33:16    289] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 15:33:16    289] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 15:33:16    289] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 15:33:16    289] -setupDynamicPowerViewAsDefaultView false
[03/12 15:33:16    289]                                            # bool, default=false, private
[03/12 15:33:16    289] Start to check current routing status for nets...
[03/12 15:33:16    289] Using hname+ instead name for net compare
[03/12 15:33:16    289] All nets are already routed correctly.
[03/12 15:33:16    289] End to check current routing status for nets (mem=1187.2M)
[03/12 15:33:16    289] Extraction called for design 'fullchip' of instances=44268 and nets=48998 using extraction engine 'preRoute' .
[03/12 15:33:16    289] PreRoute RC Extraction called for design fullchip.
[03/12 15:33:16    289] RC Extraction called in multi-corner(2) mode.
[03/12 15:33:16    289] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 15:33:16    289] RCMode: PreRoute
[03/12 15:33:16    289]       RC Corner Indexes            0       1   
[03/12 15:33:16    289] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 15:33:16    289] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 15:33:16    289] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 15:33:16    289] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 15:33:16    289] Shrink Factor                : 1.00000
[03/12 15:33:16    289] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:33:16    289] Using capacitance table file ...
[03/12 15:33:16    289] Updating RC grid for preRoute extraction ...
[03/12 15:33:16    289] Initializing multi-corner capacitance tables ... 
[03/12 15:33:17    289] Initializing multi-corner resistance tables ...
[03/12 15:33:17    290] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1187.215M)
[03/12 15:33:17    290] ** Profile ** Start :  cpu=0:00:00.0, mem=1187.2M
[03/12 15:33:17    290] ** Profile ** Other data :  cpu=0:00:00.2, mem=1187.2M
[03/12 15:33:17    290] #################################################################################
[03/12 15:33:17    290] # Design Stage: PreRoute
[03/12 15:33:17    290] # Design Name: fullchip
[03/12 15:33:17    290] # Design Mode: 65nm
[03/12 15:33:17    290] # Analysis Mode: MMMC Non-OCV 
[03/12 15:33:17    290] # Parasitics Mode: No SPEF/RCDB
[03/12 15:33:17    290] # Signoff Settings: SI Off 
[03/12 15:33:17    290] #################################################################################
[03/12 15:33:19    291] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:33:19    291] Calculate delays in BcWc mode...
[03/12 15:33:19    291] Topological Sorting (CPU = 0:00:00.1, MEM = 1222.1M, InitMEM = 1215.3M)
[03/12 15:33:25    297] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 15:33:25    297] End delay calculation. (MEM=1315.2 CPU=0:00:05.7 REAL=0:00:06.0)
[03/12 15:33:25    297] *** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 1315.2M) ***
[03/12 15:33:25    298] *** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:04:58 mem=1315.2M)
[03/12 15:33:25    298] ** Profile ** Overall slacks :  cpu=0:00:08.4, mem=1315.2M
[03/12 15:33:26    299] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1315.2M
[03/12 15:33:26    299] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -14.915 |
|           TNS (ns):|-59990.9 |
|    Violating Paths:|  15837  |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    426 (426)     |   -0.782   |    426 (426)     |
|   max_tran     |   454 (24250)    |  -13.990   |   454 (24250)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.492%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1315.2M
[03/12 15:33:26    299] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1238.9M, totSessionCpu=0:04:59 **
[03/12 15:33:26    299] ** INFO : this run is activating medium effort placeOptDesign flow
[03/12 15:33:26    299] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:33:26    299] #spOpts: N=65 mergeVia=F 
[03/12 15:33:26    299] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:33:26    299] #spOpts: N=65 mergeVia=F 
[03/12 15:33:27    299] *** Starting optimizing excluded clock nets MEM= 1238.9M) ***
[03/12 15:33:27    299] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1238.9M) ***
[03/12 15:33:27    299] 
[03/12 15:33:27    299] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 15:33:27    299] 
[03/12 15:33:27    299] Type 'man IMPOPT-3663' for more detail.
[03/12 15:33:27    299] 
[03/12 15:33:27    299] Power view               = WC_VIEW
[03/12 15:33:27    299] Number of VT partitions  = 2
[03/12 15:33:27    299] Standard cells in design = 811
[03/12 15:33:27    299] Instances in design      = 44268
[03/12 15:33:27    299] 
[03/12 15:33:27    299] Instance distribution across the VT partitions:
[03/12 15:33:27    299] 
[03/12 15:33:27    299]  LVT : inst = 13860 (31.3%), cells = 335 (41%)
[03/12 15:33:27    299]    Lib tcbn65gpluswc        : inst = 13860 (31.3%)
[03/12 15:33:27    299] 
[03/12 15:33:27    299]  HVT : inst = 30384 (68.6%), cells = 457 (56%)
[03/12 15:33:27    299]    Lib tcbn65gpluswc        : inst = 30384 (68.6%)
[03/12 15:33:27    299] 
[03/12 15:33:27    299] Reporting took 0 sec
[03/12 15:33:27    299] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:27    299] optDesignOneStep: Leakage Power Flow
[03/12 15:33:27    300] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:27    300] Info: 1 clock net  excluded from IPO operation.
[03/12 15:33:27    300] Design State:
[03/12 15:33:27    300]     #signal nets       :  48821
[03/12 15:33:27    300]     #routed signal nets:  0
[03/12 15:33:27    300]     #clock nets        :  0
[03/12 15:33:27    300]     #routed clock nets :  0
[03/12 15:33:27    300] OptMgr: Begin leakage power optimization
[03/12 15:33:27    300] OptMgr: Number of active setup views: 1
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Power Net Detected:
[03/12 15:33:27    300]     Voltage	    Name
[03/12 15:33:27    300]     0.00V	    VSS
[03/12 15:33:27    300]     0.90V	    VDD
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Power Analysis
[03/12 15:33:27    300] 
[03/12 15:33:27    300]     0.00V	    VSS
[03/12 15:33:27    300]     0.90V	    VDD
[03/12 15:33:27    300] Begin Processing Timing Library for Power Calculation
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Processing Timing Library for Power Calculation
[03/12 15:33:27    300] 
[03/12 15:33:27    300] 
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Processing Power Net/Grid for Power Calculation
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.30MB/1035.30MB)
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Processing Timing Window Data for Power Calculation
[03/12 15:33:27    300] 
[03/12 15:33:27    300] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.42MB/1035.42MB)
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Processing User Attributes
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1035.45MB/1035.45MB)
[03/12 15:33:27    300] 
[03/12 15:33:27    300] Begin Processing Signal Activity
[03/12 15:33:27    300] 
[03/12 15:33:29    302] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1037.56MB/1037.56MB)
[03/12 15:33:29    302] 
[03/12 15:33:29    302] Begin Power Computation
[03/12 15:33:29    302] 
[03/12 15:33:29    302]       ----------------------------------------------------------
[03/12 15:33:29    302]       # of cell(s) missing both power/leakage table: 0
[03/12 15:33:29    302]       # of cell(s) missing power table: 1
[03/12 15:33:29    302]       # of cell(s) missing leakage table: 0
[03/12 15:33:29    302]       # of MSMV cell(s) missing power_level: 0
[03/12 15:33:29    302]       ----------------------------------------------------------
[03/12 15:33:29    302] CellName                                  Missing Table(s)
[03/12 15:33:29    302] TIEL                                      internal power, 
[03/12 15:33:29    302] 
[03/12 15:33:29    302] 
[03/12 15:33:29    302] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.72MB/1037.72MB)
[03/12 15:33:29    302] 
[03/12 15:33:29    302] Begin Processing User Attributes
[03/12 15:33:29    302] 
[03/12 15:33:29    302] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.72MB/1037.72MB)
[03/12 15:33:29    302] 
[03/12 15:33:29    302] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1037.75MB/1037.75MB)
[03/12 15:33:29    302] 
[03/12 15:33:30    303] OptMgr: Optimization mode is pre-route
[03/12 15:33:30    303] OptMgr: current WNS: -15.015 ns
[03/12 15:33:30    303] OptMgr: Using aggressive mode for Force Mode
[03/12 15:33:30    303] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:33:30    303] #spOpts: N=65 mergeVia=F 
[03/12 15:33:31    304] 
[03/12 15:33:31    304] Design leakage power (state independent) = 1.960 mW
[03/12 15:33:31    304] Resizable instances =  44244 (99.9%), leakage = 1.960 mW (100.0%)
[03/12 15:33:31    304] Leakage power distribution among resizable instances:
[03/12 15:33:31    304]  Total LVT =  13860 (31.3%), lkg = 0.565 mW (28.8%)
[03/12 15:33:31    304]    -ve slk =  13860 (31.3%), lkg = 0.565 mW (28.8%)
[03/12 15:33:31    304]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 15:33:31    304]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 15:33:31    304]  Total HVT =  30384 (68.6%), lkg = 1.395 mW (71.2%)
[03/12 15:33:31    304]    -ve slk =  30174 (68.2%), lkg = 1.393 mW (71.0%)
[03/12 15:33:31    304] 
[03/12 15:33:31    304] OptMgr: Begin forced downsizing
[03/12 15:33:32    305] OptMgr: 12621 instances resized in force mode
[03/12 15:33:32    305] OptMgr: Updating timing
[03/12 15:33:39    312] OptMgr: Design WNS: -17.493 ns
[03/12 15:33:40    313] OptMgr: 3737 (30%) instances reverted to original cell
[03/12 15:33:40    313] OptMgr: Updating timing
[03/12 15:33:45    318] OptMgr: Design WNS: -15.307 ns
[03/12 15:33:45    318] 
[03/12 15:33:45    318] Design leakage power (state independent) = 1.848 mW
[03/12 15:33:45    318] Resizable instances =  44244 (99.9%), leakage = 1.848 mW (100.0%)
[03/12 15:33:45    318] Leakage power distribution among resizable instances:
[03/12 15:33:45    318]  Total LVT =   6329 (14.3%), lkg = 0.318 mW (17.2%)
[03/12 15:33:45    318]    -ve slk =   6329 (14.3%), lkg = 0.318 mW (17.2%)
[03/12 15:33:45    318]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 15:33:45    318]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 15:33:45    318]  Total HVT =  37915 (85.6%), lkg = 1.530 mW (82.8%)
[03/12 15:33:45    318]    -ve slk =  37708 (85.2%), lkg = 1.528 mW (82.7%)
[03/12 15:33:45    318] 
[03/12 15:33:45    318] 
[03/12 15:33:45    318] Summary: cell sizing
[03/12 15:33:45    318] 
[03/12 15:33:45    318]  8884 instances changed cell type
[03/12 15:33:45    318] 
[03/12 15:33:45    318]                        UpSize    DownSize   SameSize   Total
[03/12 15:33:45    318]                        ------    --------   --------   -----
[03/12 15:33:45    318]     Sequential            0          0          0          0
[03/12 15:33:45    318]  Combinational            0          0       8884       8884
[03/12 15:33:45    318] 
[03/12 15:33:45    318]     1 instances changed cell type from        AN2D1   to    CKAN2D0
[03/12 15:33:45    318]    26 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/12 15:33:45    318]   369 instances changed cell type from       AO21D1   to     AO21D0
[03/12 15:33:45    318]     3 instances changed cell type from      AOI21D1   to    AOI21D0
[03/12 15:33:45    318]     7 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/12 15:33:45    318]   539 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/12 15:33:45    318]   202 instances changed cell type from      CKND2D1   to    CKND2D0
[03/12 15:33:45    318]   331 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/12 15:33:45    318]   109 instances changed cell type from       IND2D1   to     IND2D0
[03/12 15:33:45    318]   158 instances changed cell type from       INR2D1   to     INR2D0
[03/12 15:33:45    318]    12 instances changed cell type from       INR2D1   to    INR2XD0
[03/12 15:33:45    318]    67 instances changed cell type from       INR2D2   to    INR2XD1
[03/12 15:33:45    318]    58 instances changed cell type from      INR2XD0   to     INR2D0
[03/12 15:33:45    318]   227 instances changed cell type from        INVD1   to      CKND0
[03/12 15:33:45    318]     5 instances changed cell type from      IOA21D1   to    IOA21D0
[03/12 15:33:45    318]    16 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/12 15:33:45    318]    34 instances changed cell type from        ND2D0   to    CKND2D0
[03/12 15:33:45    318]   141 instances changed cell type from        ND2D1   to    CKND2D0
[03/12 15:33:45    318]   114 instances changed cell type from        ND2D2   to    CKND2D2
[03/12 15:33:45    318]    28 instances changed cell type from        ND2D3   to    CKND2D3
[03/12 15:33:45    318]    67 instances changed cell type from        ND2D4   to    CKND2D4
[03/12 15:33:45    318]     8 instances changed cell type from        ND2D8   to    CKND2D8
[03/12 15:33:45    318]     4 instances changed cell type from        ND3D1   to      ND3D0
[03/12 15:33:45    318]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/12 15:33:45    318]    36 instances changed cell type from        NR2D1   to      NR2D0
[03/12 15:33:45    318]    79 instances changed cell type from        NR2D1   to     NR2XD0
[03/12 15:33:45    318]    71 instances changed cell type from        NR2D2   to     NR2XD1
[03/12 15:33:45    318]     2 instances changed cell type from        NR2D4   to     NR2XD2
[03/12 15:33:45    318]     1 instances changed cell type from        NR2D8   to     NR2XD4
[03/12 15:33:45    318]    59 instances changed cell type from       NR2XD0   to      NR2D0
[03/12 15:33:45    318]    31 instances changed cell type from       OA21D1   to     OA21D0
[03/12 15:33:45    318]     6 instances changed cell type from     OAI211D1   to   OAI211D0
[03/12 15:33:45    318]    47 instances changed cell type from      OAI21D1   to    OAI21D0
[03/12 15:33:45    318]  1772 instances changed cell type from      OAI22D1   to    OAI22D0
[03/12 15:33:45    318]    25 instances changed cell type from        OR2D1   to      OR2D0
[03/12 15:33:45    318]     4 instances changed cell type from       OR2XD1   to      OR2D0
[03/12 15:33:45    318]  4167 instances changed cell type from       XNR2D1   to     XNR2D0
[03/12 15:33:45    318]     3 instances changed cell type from       XNR3D1   to     XNR3D0
[03/12 15:33:45    318]    54 instances changed cell type from       XOR3D1   to     XOR3D0
[03/12 15:33:45    318]   checkSum: 8884
[03/12 15:33:45    318] 
[03/12 15:33:45    318] 
[03/12 15:33:45    318] 
[03/12 15:33:45    318] Begin Power Analysis
[03/12 15:33:45    318] 
[03/12 15:33:45    318]     0.00V	    VSS
[03/12 15:33:45    318]     0.90V	    VDD
[03/12 15:33:46    318] Begin Processing Timing Library for Power Calculation
[03/12 15:33:46    318] 
[03/12 15:33:46    318] Begin Processing Timing Library for Power Calculation
[03/12 15:33:46    318] 
[03/12 15:33:46    318] 
[03/12 15:33:46    318] 
[03/12 15:33:46    318] Begin Processing Power Net/Grid for Power Calculation
[03/12 15:33:46    318] 
[03/12 15:33:46    318] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.88MB/1075.88MB)
[03/12 15:33:46    318] 
[03/12 15:33:46    318] Begin Processing Timing Window Data for Power Calculation
[03/12 15:33:46    318] 
[03/12 15:33:46    319] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.89MB/1075.89MB)
[03/12 15:33:46    319] 
[03/12 15:33:46    319] Begin Processing User Attributes
[03/12 15:33:46    319] 
[03/12 15:33:46    319] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1075.89MB/1075.89MB)
[03/12 15:33:46    319] 
[03/12 15:33:46    319] Begin Processing Signal Activity
[03/12 15:33:46    319] 
[03/12 15:33:48    321] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1083.19MB/1083.19MB)
[03/12 15:33:48    321] 
[03/12 15:33:48    321] Begin Power Computation
[03/12 15:33:48    321] 
[03/12 15:33:48    321]       ----------------------------------------------------------
[03/12 15:33:48    321]       # of cell(s) missing both power/leakage table: 0
[03/12 15:33:48    321]       # of cell(s) missing power table: 1
[03/12 15:33:48    321]       # of cell(s) missing leakage table: 0
[03/12 15:33:48    321]       # of MSMV cell(s) missing power_level: 0
[03/12 15:33:48    321]       ----------------------------------------------------------
[03/12 15:33:48    321] CellName                                  Missing Table(s)
[03/12 15:33:48    321] TIEL                                      internal power, 
[03/12 15:33:48    321] 
[03/12 15:33:48    321] 
[03/12 15:33:49    321] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.19MB/1083.19MB)
[03/12 15:33:49    321] 
[03/12 15:33:49    321] Begin Processing User Attributes
[03/12 15:33:49    321] 
[03/12 15:33:49    321] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.19MB/1083.19MB)
[03/12 15:33:49    321] 
[03/12 15:33:49    321] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1083.19MB/1083.19MB)
[03/12 15:33:49    321] 
[03/12 15:33:49    322] OptMgr: Leakage power optimization took: 23 seconds
[03/12 15:33:49    322] OptMgr: End leakage power optimization
[03/12 15:33:49    322] The useful skew maximum allowed delay is: 0.2
[03/12 15:33:49    322] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:49    322] optDesignOneStep: Leakage Power Flow
[03/12 15:33:49    322] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:50    322] Info: 1 clock net  excluded from IPO operation.
[03/12 15:33:51    324] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:33:51    324] #spOpts: N=65 
[03/12 15:33:51    324] *info: There are 18 candidate Buffer cells
[03/12 15:33:51    324] *info: There are 18 candidate Inverter cells
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Netlist preparation processing... 
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Constant propagation run...
[03/12 15:33:53    326] CPU of constant propagation run : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Dangling output instance removal run...
[03/12 15:33:53    326] CPU of dangling output instance removal run : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Dont care observability instance removal run...
[03/12 15:33:53    326] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Removed instances... 
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Replaced instances... 
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Removed 0 instance
[03/12 15:33:53    326] 	CPU for removing db instances : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] CPU of: netlist preparation :0:00:00.1 (mem :1444.1M)
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Mark undriven nets with IPOIgnored run...
[03/12 15:33:53    326] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1444.1M)
[03/12 15:33:53    326] *info: Marking 0 isolation instances dont touch
[03/12 15:33:53    326] *info: Marking 0 level shifter instances dont touch
[03/12 15:33:53    326] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:33:53    326] #spOpts: N=65 mergeVia=F 
[03/12 15:33:53    326] 
[03/12 15:33:53    326] Completed downsize cell map
[03/12 15:33:59    332] Forced downsizing resized 3243 out of 44268 instances
[03/12 15:33:59    332]      #inst not ok to resize: 24
[03/12 15:33:59    332]      #inst with no smaller cells: 32480
[03/12 15:33:59    332] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:59    332] optDesignOneStep: Leakage Power Flow
[03/12 15:33:59    332] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:33:59    332] Info: 1 clock net  excluded from IPO operation.
[03/12 15:33:59    332] Begin: Area Reclaim Optimization
[03/12 15:34:00    333] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:34:00    333] #spOpts: N=65 mergeVia=F 
[03/12 15:34:01    334] Reclaim Optimization WNS Slack -16.792  TNS Slack -77131.134 Density 48.43
[03/12 15:34:01    334] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:01    334] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/12 15:34:01    334] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:01    334] |    48.43%|        -| -16.792|-77131.134|   0:00:00.0| 1546.3M|
[03/12 15:34:03    336] |    48.43%|        8| -16.792|-77129.820|   0:00:02.0| 1546.3M|
[03/12 15:34:04    337] |    48.43%|        8| -16.792|-77129.516|   0:00:01.0| 1546.3M|
[03/12 15:34:04    337] |    48.43%|        8| -16.792|-77129.281|   0:00:00.0| 1546.3M|
[03/12 15:34:05    338] |    48.42%|        7| -16.792|-77129.062|   0:00:01.0| 1546.3M|
[03/12 15:34:05    338] |    48.42%|        5| -16.792|-77128.922|   0:00:00.0| 1546.3M|
[03/12 15:34:06    339] |    48.42%|        1| -16.792|-77128.922|   0:00:01.0| 1546.3M|
[03/12 15:34:12    345] |    48.15%|      888| -16.792|-77049.539|   0:00:06.0| 1546.3M|
[03/12 15:34:13    346] |    48.15%|        2| -16.792|-77049.539|   0:00:01.0| 1546.3M|
[03/12 15:34:13    346] |    48.15%|        0| -16.792|-77049.539|   0:00:00.0| 1546.3M|
[03/12 15:34:13    346] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:13    346] Reclaim Optimization End WNS Slack -16.792  TNS Slack -77049.539 Density 48.15
[03/12 15:34:13    346] 
[03/12 15:34:13    346] ** Summary: Restruct = 36 Buffer Deletion = 0 Declone = 1 Resize = 813 **
[03/12 15:34:13    346] --------------------------------------------------------------
[03/12 15:34:13    346] |                                   | Total     | Sequential |
[03/12 15:34:13    346] --------------------------------------------------------------
[03/12 15:34:13    346] | Num insts resized                 |     813  |       0    |
[03/12 15:34:13    346] | Num insts undone                  |      77  |       0    |
[03/12 15:34:13    346] | Num insts Downsized               |     813  |       0    |
[03/12 15:34:13    346] | Num insts Samesized               |       0  |       0    |
[03/12 15:34:13    346] | Num insts Upsized                 |       0  |       0    |
[03/12 15:34:13    346] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 15:34:13    346] --------------------------------------------------------------
[03/12 15:34:13    346] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:34:13    346] 0 Ndr or Layer constraints added by optimization 
[03/12 15:34:13    346] **** End NDR-Layer Usage Statistics ****
[03/12 15:34:13    346] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.7) (real = 0:00:14.0) **
[03/12 15:34:13    346] Executing incremental physical updates
[03/12 15:34:13    346] Executing incremental physical updates
[03/12 15:34:13    346] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1375.30M, totSessionCpu=0:05:46).
[03/12 15:34:14    347] Leakage Power Opt: re-selecting buf/inv list 
[03/12 15:34:14    347] Summary for sequential cells idenfication: 
[03/12 15:34:14    347] Identified SBFF number: 199
[03/12 15:34:14    347] Identified MBFF number: 0
[03/12 15:34:14    347] Not identified SBFF number: 0
[03/12 15:34:14    347] Not identified MBFF number: 0
[03/12 15:34:14    347] Number of sequential cells which are not FFs: 104
[03/12 15:34:14    347] 
[03/12 15:34:14    347] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:34:14    347] optDesignOneStep: Leakage Power Flow
[03/12 15:34:14    347] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:34:14    347] Begin: GigaOpt high fanout net optimization
[03/12 15:34:14    347] Info: 1 clock net  excluded from IPO operation.
[03/12 15:34:14    347] Summary for sequential cells idenfication: 
[03/12 15:34:14    347] Identified SBFF number: 199
[03/12 15:34:14    347] Identified MBFF number: 0
[03/12 15:34:14    347] Not identified SBFF number: 0
[03/12 15:34:14    347] Not identified MBFF number: 0
[03/12 15:34:14    347] Number of sequential cells which are not FFs: 104
[03/12 15:34:14    347] 
[03/12 15:34:14    347] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:34:14    347] #spOpts: N=65 
[03/12 15:34:19    352] DEBUG: @coeDRVCandCache::init.
[03/12 15:34:19    352] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:19    352] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/12 15:34:19    352] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:19    352] |    48.15%|        -| -16.792|-77049.539|   0:00:00.0| 1511.0M|
[03/12 15:34:19    353] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:34:19    353] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:34:19    353] |    48.15%|        -| -16.792|-77049.539|   0:00:00.0| 1511.0M|
[03/12 15:34:19    353] +----------+---------+--------+----------+------------+--------+
[03/12 15:34:19    353] 
[03/12 15:34:19    353] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1511.0M) ***
[03/12 15:34:19    353] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:34:19    353] 0 Ndr or Layer constraints added by optimization 
[03/12 15:34:19    353] **** End NDR-Layer Usage Statistics ****
[03/12 15:34:19    353] DEBUG: @coeDRVCandCache::cleanup.
[03/12 15:34:20    353] End: GigaOpt high fanout net optimization
[03/12 15:34:20    353] Begin: GigaOpt DRV Optimization
[03/12 15:34:20    353] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/12 15:34:20    353] Info: 1 clock net  excluded from IPO operation.
[03/12 15:34:20    353] PhyDesignGrid: maxLocalDensity 3.00
[03/12 15:34:20    353] #spOpts: N=65 mergeVia=F 
[03/12 15:34:23    356] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:34:23    356] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 15:34:23    356] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:34:23    356] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 15:34:23    356] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:34:23    356] DEBUG: @coeDRVCandCache::init.
[03/12 15:34:24    357] Info: violation cost 298940.781250 (cap = 1659.846436, tran = 297239.968750, len = 0.000000, fanout load = 0.000000, fanout count = 41.000000, glitch 0.000000)
[03/12 15:34:24    357] |  1129   | 30372   |   999   |    999  |     0   |     0   |     0   |     0   | -16.79 |          0|          0|          0|  48.15  |            |           |
[03/12 15:34:44    377] Info: violation cost 3.652544 (cap = 0.044430, tran = 3.608114, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:34:44    377] |     9   |   337   |     5   |      5  |     0   |     0   |     0   |     0   | -2.89 |        605|          2|        821|  48.55  |   0:00:20.0|    1545.3M|
[03/12 15:34:45    378] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 15:34:45    378] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.89 |          4|          0|          9|  48.55  |   0:00:01.0|    1545.3M|
[03/12 15:34:45    378] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 15:34:45    378] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:34:45    378] 0 Ndr or Layer constraints added by optimization 
[03/12 15:34:45    378] **** End NDR-Layer Usage Statistics ****
[03/12 15:34:45    378] 
[03/12 15:34:45    378] *** Finish DRV Fixing (cpu=0:00:21.7 real=0:00:22.0 mem=1545.3M) ***
[03/12 15:34:45    378] 
[03/12 15:34:45    378] DEBUG: @coeDRVCandCache::cleanup.
[03/12 15:34:45    378] End: GigaOpt DRV Optimization
[03/12 15:34:45    378] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/12 15:34:45    378] Leakage Power Opt: resetting the buf/inv selection
[03/12 15:34:45    378] **optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 1382.2M, totSessionCpu=0:06:18 **
[03/12 15:34:45    378] Leakage Power Opt: re-selecting buf/inv list 
[03/12 15:34:45    378] Summary for sequential cells idenfication: 
[03/12 15:34:45    378] Identified SBFF number: 199
[03/12 15:34:45    378] Identified MBFF number: 0
[03/12 15:34:45    378] Not identified SBFF number: 0
[03/12 15:34:45    378] Not identified MBFF number: 0
[03/12 15:34:45    378] Number of sequential cells which are not FFs: 104
[03/12 15:34:45    378] 
[03/12 15:34:45    378] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:34:45    378] optDesignOneStep: Leakage Power Flow
[03/12 15:34:45    378] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:34:45    378] Begin: GigaOpt Global Optimization
[03/12 15:34:45    378] *info: use new DP (enabled)
[03/12 15:34:45    378] Info: 1 clock net  excluded from IPO operation.
[03/12 15:34:45    378] PhyDesignGrid: maxLocalDensity 1.20
[03/12 15:34:45    378] #spOpts: N=65 mergeVia=F 
[03/12 15:34:45    378] Summary for sequential cells idenfication: 
[03/12 15:34:45    378] Identified SBFF number: 199
[03/12 15:34:45    378] Identified MBFF number: 0
[03/12 15:34:45    378] Not identified SBFF number: 0
[03/12 15:34:45    378] Not identified MBFF number: 0
[03/12 15:34:45    378] Number of sequential cells which are not FFs: 104
[03/12 15:34:45    378] 
[03/12 15:34:48    381] *info: 1 clock net excluded
[03/12 15:34:48    381] *info: 2 special nets excluded.
[03/12 15:34:48    381] *info: 177 no-driver nets excluded.
[03/12 15:34:54    388] ** GigaOpt Global Opt WNS Slack -2.894  TNS Slack -14517.947 
[03/12 15:34:54    388] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:34:54    388] |  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:34:54    388] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:34:54    388] |  -2.894|-14517.947|    48.55%|   0:00:00.0| 1529.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:34:54    388] |        |          |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:35:29    422] |  -2.674| -9989.908|    48.84%|   0:00:35.0| 1628.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:35:29    422] |        |          |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 15:36:02    455] |  -2.645| -7964.676|    49.62%|   0:00:33.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:36:02    455] |        |          |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 15:36:05    458] |  -2.645| -7964.676|    49.62%|   0:00:03.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:36:05    458] |        |          |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 15:37:30    543] |  -1.997| -5014.739|    50.44%|   0:01:25.0| 1621.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:37:30    543] |        |          |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 15:38:06    579] |  -1.987| -4798.613|    50.78%|   0:00:36.0| 1629.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:38:06    579] |        |          |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 15:38:27    601] |  -1.975| -4466.791|    51.10%|   0:00:21.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:38:27    601] |        |          |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 15:38:30    603] |  -1.975| -4466.791|    51.10%|   0:00:03.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:38:30    603] |        |          |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 15:39:05    639] |  -1.817| -3993.141|    51.54%|   0:00:35.0| 1648.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:39:05    639] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:39:28    661] |  -1.817| -3962.967|    51.60%|   0:00:23.0| 1631.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:39:28    661] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:39:40    673] |  -1.817| -3863.008|    51.73%|   0:00:12.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:39:40    673] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:39:42    675] |  -1.817| -3863.008|    51.73%|   0:00:02.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:39:42    675] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:39:58    692] |  -1.796| -3706.472|    52.06%|   0:00:16.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:39:58    692] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:13    706] |  -1.796| -3681.120|    52.06%|   0:00:15.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:40:13    706] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:21    714] |  -1.796| -3666.433|    52.12%|   0:00:08.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:40:21    714] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:23    716] |  -1.796| -3666.433|    52.12%|   0:00:02.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:40:23    716] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:31    725] |  -1.796| -3619.374|    52.23%|   0:00:08.0| 1650.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:40:31    725] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:53    747] |  -1.796| -3587.296|    52.05%|   0:00:22.0| 1631.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:40:53    747] |        |          |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:40:53    747] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:40:53    747] 
[03/12 15:40:53    747] *** Finish pre-CTS Global Setup Fixing (cpu=0:05:59 real=0:05:59 mem=1631.0M) ***
[03/12 15:40:53    747] 
[03/12 15:40:53    747] *** Finish pre-CTS Setup Fixing (cpu=0:05:59 real=0:05:59 mem=1631.0M) ***
[03/12 15:40:53    747] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:40:53    747] Layer 7 has 175 constrained nets 
[03/12 15:40:53    747] **** End NDR-Layer Usage Statistics ****
[03/12 15:40:53    747] ** GigaOpt Global Opt End WNS Slack -1.796  TNS Slack -3587.296 
[03/12 15:40:53    747] End: GigaOpt Global Optimization
[03/12 15:40:53    747] Leakage Power Opt: resetting the buf/inv selection
[03/12 15:40:53    747] 
[03/12 15:40:53    747] Active setup views:
[03/12 15:40:53    747]  WC_VIEW
[03/12 15:40:53    747]   Dominating endpoints: 0
[03/12 15:40:53    747]   Dominating TNS: -0.000
[03/12 15:40:53    747] 
[03/12 15:40:54    747] *** Timing NOT met, worst failing slack is -1.796
[03/12 15:40:54    747] *** Check timing (0:00:00.1)
[03/12 15:40:54    747] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:40:54    747] optDesignOneStep: Leakage Power Flow
[03/12 15:40:54    747] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:40:54    747] Info: 1 clock net  excluded from IPO operation.
[03/12 15:40:54    747] Begin: Area Reclaim Optimization
[03/12 15:40:55    748] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:40:55    748] #spOpts: N=65 mergeVia=F 
[03/12 15:40:56    749] Reclaim Optimization WNS Slack -1.796  TNS Slack -3587.296 Density 52.05
[03/12 15:40:56    749] +----------+---------+--------+---------+------------+--------+
[03/12 15:40:56    749] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 15:40:56    749] +----------+---------+--------+---------+------------+--------+
[03/12 15:40:56    749] |    52.05%|        -|  -1.796|-3587.296|   0:00:00.0| 1602.6M|
[03/12 15:41:01    754] |    52.03%|       49|  -1.796|-3586.394|   0:00:05.0| 1604.4M|
[03/12 15:41:01    754] |    52.03%|        1|  -1.796|-3586.394|   0:00:00.0| 1604.4M|
[03/12 15:41:02    755] |    52.03%|       79|  -1.796|-3586.293|   0:00:01.0| 1604.4M|
[03/12 15:41:05    759] |    51.97%|      125|  -1.796|-3586.172|   0:00:03.0| 1604.4M|
[03/12 15:41:19    772] |    51.49%|     2438|  -1.783|-3588.364|   0:00:14.0| 1604.4M|
[03/12 15:41:20    774] |    51.47%|      114|  -1.783|-3588.259|   0:00:01.0| 1604.4M|
[03/12 15:41:21    774] |    51.47%|        2|  -1.783|-3588.268|   0:00:01.0| 1604.4M|
[03/12 15:41:21    774] |    51.47%|        0|  -1.783|-3588.268|   0:00:00.0| 1604.4M|
[03/12 15:41:21    774] +----------+---------+--------+---------+------------+--------+
[03/12 15:41:21    774] Reclaim Optimization End WNS Slack -1.783  TNS Slack -3588.268 Density 51.47
[03/12 15:41:21    774] 
[03/12 15:41:21    774] ** Summary: Restruct = 50 Buffer Deletion = 108 Declone = 34 Resize = 2376 **
[03/12 15:41:21    774] --------------------------------------------------------------
[03/12 15:41:21    774] |                                   | Total     | Sequential |
[03/12 15:41:21    774] --------------------------------------------------------------
[03/12 15:41:21    774] | Num insts resized                 |    2271  |       0    |
[03/12 15:41:21    774] | Num insts undone                  |     176  |       0    |
[03/12 15:41:21    774] | Num insts Downsized               |    2271  |       0    |
[03/12 15:41:21    774] | Num insts Samesized               |       0  |       0    |
[03/12 15:41:21    774] | Num insts Upsized                 |       0  |       0    |
[03/12 15:41:21    774] | Num multiple commits+uncommits    |     109  |       -    |
[03/12 15:41:21    774] --------------------------------------------------------------
[03/12 15:41:21    774] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:41:21    774] Layer 7 has 95 constrained nets 
[03/12 15:41:21    774] **** End NDR-Layer Usage Statistics ****
[03/12 15:41:21    774] ** Finished Core Area Reclaim Optimization (cpu = 0:00:26.9) (real = 0:00:27.0) **
[03/12 15:41:21    774] Executing incremental physical updates
[03/12 15:41:21    774] Executing incremental physical updates
[03/12 15:41:21    774] *** Finished Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=1451.67M, totSessionCpu=0:12:55).
[03/12 15:41:21    775] setup target slack: 0.1
[03/12 15:41:21    775] extra slack: 0.1
[03/12 15:41:21    775] std delay: 0.0142
[03/12 15:41:21    775] real setup target slack: 0.0142
[03/12 15:41:21    775] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:41:21    775] #spOpts: N=65 
[03/12 15:41:22    775] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 15:41:22    775] [NR-eagl] Started earlyGlobalRoute kernel
[03/12 15:41:22    775] [NR-eagl] Initial Peak syMemory usage = 1453.8 MB
[03/12 15:41:22    775] (I)       Reading DB...
[03/12 15:41:22    775] (I)       congestionReportName   : 
[03/12 15:41:22    775] (I)       buildTerm2TermWires    : 0
[03/12 15:41:22    775] (I)       doTrackAssignment      : 1
[03/12 15:41:22    775] (I)       dumpBookshelfFiles     : 0
[03/12 15:41:22    775] (I)       numThreads             : 1
[03/12 15:41:22    775] [NR-eagl] honorMsvRouteConstraint: false
[03/12 15:41:22    775] (I)       honorPin               : false
[03/12 15:41:22    775] (I)       honorPinGuide          : true
[03/12 15:41:22    775] (I)       honorPartition         : false
[03/12 15:41:22    775] (I)       allowPartitionCrossover: false
[03/12 15:41:22    775] (I)       honorSingleEntry       : true
[03/12 15:41:22    775] (I)       honorSingleEntryStrong : true
[03/12 15:41:22    775] (I)       handleViaSpacingRule   : false
[03/12 15:41:22    775] (I)       PDConstraint           : none
[03/12 15:41:22    775] (I)       expBetterNDRHandling   : false
[03/12 15:41:22    775] [NR-eagl] honorClockSpecNDR      : 0
[03/12 15:41:22    775] (I)       routingEffortLevel     : 3
[03/12 15:41:22    775] [NR-eagl] minRouteLayer          : 2
[03/12 15:41:22    775] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 15:41:22    775] (I)       numRowsPerGCell        : 1
[03/12 15:41:22    775] (I)       speedUpLargeDesign     : 0
[03/12 15:41:22    775] (I)       speedUpBlkViolationClean: 0
[03/12 15:41:22    775] (I)       multiThreadingTA       : 0
[03/12 15:41:22    775] (I)       blockedPinEscape       : 1
[03/12 15:41:22    775] (I)       blkAwareLayerSwitching : 0
[03/12 15:41:22    775] (I)       betterClockWireModeling: 1
[03/12 15:41:22    775] (I)       punchThroughDistance   : 500.00
[03/12 15:41:22    775] (I)       scenicBound            : 1.15
[03/12 15:41:22    775] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 15:41:22    775] (I)       source-to-sink ratio   : 0.00
[03/12 15:41:22    775] (I)       targetCongestionRatioH : 1.00
[03/12 15:41:22    775] (I)       targetCongestionRatioV : 1.00
[03/12 15:41:22    775] (I)       layerCongestionRatio   : 0.70
[03/12 15:41:22    775] (I)       m1CongestionRatio      : 0.10
[03/12 15:41:22    775] (I)       m2m3CongestionRatio    : 0.70
[03/12 15:41:22    775] (I)       localRouteEffort       : 1.00
[03/12 15:41:22    775] (I)       numSitesBlockedByOneVia: 8.00
[03/12 15:41:22    775] (I)       supplyScaleFactorH     : 1.00
[03/12 15:41:22    775] (I)       supplyScaleFactorV     : 1.00
[03/12 15:41:22    775] (I)       highlight3DOverflowFactor: 0.00
[03/12 15:41:22    775] (I)       doubleCutViaModelingRatio: 0.00
[03/12 15:41:22    775] (I)       blockTrack             : 
[03/12 15:41:22    775] (I)       readTROption           : true
[03/12 15:41:22    775] (I)       extraSpacingBothSide   : false
[03/12 15:41:22    775] [NR-eagl] numTracksPerClockWire  : 0
[03/12 15:41:22    775] (I)       routeSelectedNetsOnly  : false
[03/12 15:41:22    775] (I)       before initializing RouteDB syMemory usage = 1495.1 MB
[03/12 15:41:22    775] (I)       starting read tracks
[03/12 15:41:22    775] (I)       build grid graph
[03/12 15:41:22    775] (I)       build grid graph start
[03/12 15:41:22    775] [NR-eagl] Layer1 has no routable track
[03/12 15:41:22    775] [NR-eagl] Layer2 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer3 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer4 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer5 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer6 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer7 has single uniform track structure
[03/12 15:41:22    775] [NR-eagl] Layer8 has single uniform track structure
[03/12 15:41:22    775] (I)       build grid graph end
[03/12 15:41:22    775] (I)       Layer1   numNetMinLayer=51518
[03/12 15:41:22    775] (I)       Layer2   numNetMinLayer=0
[03/12 15:41:22    775] (I)       Layer3   numNetMinLayer=0
[03/12 15:41:22    775] (I)       Layer4   numNetMinLayer=0
[03/12 15:41:22    775] (I)       Layer5   numNetMinLayer=0
[03/12 15:41:22    775] (I)       Layer6   numNetMinLayer=0
[03/12 15:41:22    775] (I)       Layer7   numNetMinLayer=95
[03/12 15:41:22    775] (I)       Layer8   numNetMinLayer=0
[03/12 15:41:22    775] (I)       numViaLayers=7
[03/12 15:41:22    775] (I)       end build via table
[03/12 15:41:22    775] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 15:41:22    775] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 15:41:22    775] (I)       readDataFromPlaceDB
[03/12 15:41:22    775] (I)       Read net information..
[03/12 15:41:22    775] [NR-eagl] Read numTotalNets=51613  numIgnoredNets=6
[03/12 15:41:22    775] (I)       Read testcase time = 0.010 seconds
[03/12 15:41:22    775] 
[03/12 15:41:22    776] (I)       totalPins=180105  totalGlobalPin=169297 (94.00%)
[03/12 15:41:22    776] (I)       Model blockage into capacity
[03/12 15:41:22    776] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 15:41:22    776] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 15:41:22    776] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 15:41:22    776] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 15:41:22    776] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 15:41:22    776] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 15:41:22    776] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 15:41:22    776] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 15:41:22    776] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 15:41:22    776] (I)       Modeling time = 0.050 seconds
[03/12 15:41:22    776] 
[03/12 15:41:22    776] (I)       Number of ignored nets = 6
[03/12 15:41:22    776] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of clock nets = 1.  Ignored: No
[03/12 15:41:22    776] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 15:41:22    776] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 15:41:22    776] (I)       Number of two pin nets which has pins at the same location = 6.  Ignored: Yes
[03/12 15:41:22    776] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 15:41:22    776] (I)       Before initializing earlyGlobalRoute syMemory usage = 1503.4 MB
[03/12 15:41:22    776] (I)       Layer1  viaCost=300.00
[03/12 15:41:22    776] (I)       Layer2  viaCost=100.00
[03/12 15:41:22    776] (I)       Layer3  viaCost=100.00
[03/12 15:41:22    776] (I)       Layer4  viaCost=100.00
[03/12 15:41:22    776] (I)       Layer5  viaCost=100.00
[03/12 15:41:22    776] (I)       Layer6  viaCost=200.00
[03/12 15:41:22    776] (I)       Layer7  viaCost=100.00
[03/12 15:41:22    776] (I)       ---------------------Grid Graph Info--------------------
[03/12 15:41:22    776] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 15:41:22    776] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 15:41:22    776] (I)       Site Width          :   400  (dbu)
[03/12 15:41:22    776] (I)       Row Height          :  3600  (dbu)
[03/12 15:41:22    776] (I)       GCell Width         :  3600  (dbu)
[03/12 15:41:22    776] (I)       GCell Height        :  3600  (dbu)
[03/12 15:41:22    776] (I)       grid                :   386   386     8
[03/12 15:41:22    776] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 15:41:22    776] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 15:41:22    776] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 15:41:22    776] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 15:41:22    776] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 15:41:22    776] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 15:41:22    776] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 15:41:22    776] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 15:41:22    776] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 15:41:22    776] (I)       --------------------------------------------------------
[03/12 15:41:22    776] 
[03/12 15:41:22    776] [NR-eagl] ============ Routing rule table ============
[03/12 15:41:22    776] [NR-eagl] Rule id 0. Nets 51607 
[03/12 15:41:22    776] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 15:41:22    776] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 15:41:22    776] [NR-eagl] ========================================
[03/12 15:41:22    776] [NR-eagl] 
[03/12 15:41:22    776] (I)       After initializing earlyGlobalRoute syMemory usage = 1503.4 MB
[03/12 15:41:22    776] (I)       Loading and dumping file time : 0.45 seconds
[03/12 15:41:22    776] (I)       ============= Initialization =============
[03/12 15:41:22    776] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 15:41:22    776] [NR-eagl] Layer group 1: route 95 net(s) in layer range [7, 8]
[03/12 15:41:22    776] (I)       ============  Phase 1a Route ============
[03/12 15:41:22    776] (I)       Phase 1a runs 0.02 seconds
[03/12 15:41:22    776] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/12 15:41:22    776] (I)       Usage: 56261 = (26889 H, 29372 V) = (8.02% H, 8.76% V) = (4.840e+04um H, 5.287e+04um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] (I)       ============  Phase 1b Route ============
[03/12 15:41:22    776] (I)       Phase 1b runs 0.01 seconds
[03/12 15:41:22    776] (I)       Usage: 56729 = (27119 H, 29610 V) = (8.08% H, 8.83% V) = (4.881e+04um H, 5.330e+04um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] (I)       earlyGlobalRoute overflow of layer group 1: 0.64% H + 1.37% V. EstWL: 1.021122e+05um
[03/12 15:41:22    776] (I)       ============  Phase 1c Route ============
[03/12 15:41:22    776] (I)       Level2 Grid: 78 x 78
[03/12 15:41:22    776] (I)       Phase 1c runs 0.01 seconds
[03/12 15:41:22    776] (I)       Usage: 56740 = (27126 H, 29614 V) = (8.09% H, 8.83% V) = (4.883e+04um H, 5.331e+04um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] (I)       ============  Phase 1d Route ============
[03/12 15:41:22    776] (I)       Phase 1d runs 0.00 seconds
[03/12 15:41:22    776] (I)       Usage: 56740 = (27126 H, 29614 V) = (8.09% H, 8.83% V) = (4.883e+04um H, 5.331e+04um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] (I)       ============  Phase 1e Route ============
[03/12 15:41:22    776] (I)       Phase 1e runs 0.00 seconds
[03/12 15:41:22    776] (I)       Usage: 56740 = (27126 H, 29614 V) = (8.09% H, 8.83% V) = (4.883e+04um H, 5.331e+04um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.60% H + 1.24% V. EstWL: 1.021320e+05um
[03/12 15:41:22    776] [NR-eagl] 
[03/12 15:41:22    776] (I)       dpBasedLA: time=0.01  totalOF=18920  totalVia=42687  totalWL=56723  total(Via+WL)=99410 
[03/12 15:41:22    776] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 15:41:22    776] [NR-eagl] Layer group 2: route 51512 net(s) in layer range [2, 8]
[03/12 15:41:22    776] (I)       ============  Phase 1a Route ============
[03/12 15:41:22    776] (I)       Phase 1a runs 0.17 seconds
[03/12 15:41:22    776] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/12 15:41:22    776] (I)       Usage: 854763 = (380546 H, 474217 V) = (13.04% H, 13.02% V) = (6.850e+05um H, 8.536e+05um V)
[03/12 15:41:22    776] (I)       
[03/12 15:41:22    776] (I)       ============  Phase 1b Route ============
[03/12 15:41:23    776] (I)       Phase 1b runs 0.05 seconds
[03/12 15:41:23    776] (I)       Usage: 855392 = (381014 H, 474378 V) = (13.06% H, 13.03% V) = (6.858e+05um H, 8.539e+05um V)
[03/12 15:41:23    776] (I)       
[03/12 15:41:23    776] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.62% V. EstWL: 1.437574e+06um
[03/12 15:41:23    776] (I)       ============  Phase 1c Route ============
[03/12 15:41:23    776] (I)       Level2 Grid: 78 x 78
[03/12 15:41:23    776] (I)       Phase 1c runs 0.02 seconds
[03/12 15:41:23    776] (I)       Usage: 855393 = (381015 H, 474378 V) = (13.06% H, 13.03% V) = (6.858e+05um H, 8.539e+05um V)
[03/12 15:41:23    776] (I)       
[03/12 15:41:23    776] (I)       ============  Phase 1d Route ============
[03/12 15:41:23    776] (I)       Phase 1d runs 0.03 seconds
[03/12 15:41:23    776] (I)       Usage: 855534 = (381112 H, 474422 V) = (13.06% H, 13.03% V) = (6.860e+05um H, 8.540e+05um V)
[03/12 15:41:23    776] (I)       
[03/12 15:41:23    776] (I)       ============  Phase 1e Route ============
[03/12 15:41:23    776] (I)       Phase 1e runs 0.00 seconds
[03/12 15:41:23    776] (I)       Usage: 855534 = (381112 H, 474422 V) = (13.06% H, 13.03% V) = (6.860e+05um H, 8.540e+05um V)
[03/12 15:41:23    776] (I)       
[03/12 15:41:23    776] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.45% V. EstWL: 1.437829e+06um
[03/12 15:41:23    776] [NR-eagl] 
[03/12 15:41:23    776] (I)       dpBasedLA: time=0.20  totalOF=35384  totalVia=357394  totalWL=798719  total(Via+WL)=1156113 
[03/12 15:41:23    776] (I)       ============  Phase 1l Route ============
[03/12 15:41:23    776] (I)       Total Global Routing Runtime: 0.90 seconds
[03/12 15:41:23    777] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[03/12 15:41:23    777] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
[03/12 15:41:23    777] (I)       
[03/12 15:41:23    777] [NR-eagl] End Peak syMemory usage = 1503.5 MB
[03/12 15:41:23    777] [NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
[03/12 15:41:23    777] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:41:23    777] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 15:41:23    777] 
[03/12 15:41:23    777] ** np local hotspot detection info verbose **
[03/12 15:41:23    777] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 15:41:23    777] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 15:41:23    777] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 15:41:23    777] 
[03/12 15:41:23    777] #spOpts: N=65 
[03/12 15:41:23    777] Apply auto density screen in post-place stage.
[03/12 15:41:23    777] Auto density screen increases utilization from 0.515 to 0.515
[03/12 15:41:23    777] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1503.5M
[03/12 15:41:23    777] *** Starting refinePlace (0:12:57 mem=1503.5M) ***
[03/12 15:41:23    777] Total net bbox length = 1.319e+06 (5.808e+05 7.377e+05) (ext = 4.683e+04)
[03/12 15:41:23    777] default core: bins with density >  0.75 =  9.9 % ( 143 / 1444 )
[03/12 15:41:23    777] Density distribution unevenness ratio = 18.221%
[03/12 15:41:23    777] RPlace IncrNP: Rollback Lev = -5
[03/12 15:41:23    777] RPlace: Density =1.090000, incremental np is triggered.
[03/12 15:41:23    777] incr SKP is on..., with optDC mode
[03/12 15:41:23    777] tdgpInitIgnoreNetLoadFix on 
[03/12 15:41:24    778] (cpu=0:00:01.1 mem=1503.5M) ***
[03/12 15:41:25    778] *** Build Virtual Sizing Timing Model
[03/12 15:41:25    778] (cpu=0:00:01.4 mem=1503.5M) ***
[03/12 15:41:30    782] Congestion driven padding in post-place stage.
[03/12 15:41:30    783] Congestion driven padding increases utilization from 0.715 to 0.716
[03/12 15:41:30    783] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 1583.3M
[03/12 15:43:56    929] default core: bins with density >  0.75 = 6.23 % ( 90 / 1444 )
[03/12 15:43:56    929] Density distribution unevenness ratio = 16.510%
[03/12 15:43:56    929] RPlace postIncrNP: Density = 1.090000 -> 0.873333.
[03/12 15:43:56    929] RPlace postIncrNP Info: Density distribution changes:
[03/12 15:43:56    929] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 15:43:56    929] [1.05 - 1.10] :	 2 (0.14%) -> 0 (0.00%)
[03/12 15:43:56    929] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/12 15:43:56    929] [0.95 - 1.00] :	 1 (0.07%) -> 0 (0.00%)
[03/12 15:43:56    929] [0.90 - 0.95] :	 1 (0.07%) -> 0 (0.00%)
[03/12 15:43:56    929] [0.85 - 0.90] :	 14 (0.97%) -> 1 (0.07%)
[03/12 15:43:56    929] [0.80 - 0.85] :	 36 (2.49%) -> 23 (1.59%)
[03/12 15:43:56    929] [CPU] RefinePlace/IncrNP (cpu=0:02:32, real=0:02:33, mem=1768.6MB) @(0:12:57 - 0:15:30).
[03/12 15:43:56    929] Move report: incrNP moves 47039 insts, mean move: 21.73 um, max move: 345.00 um
[03/12 15:43:56    929] 	Max move on inst (core_instance/qmem_instance/FE_OFC5409_n949): (29.20, 80.20) --> (61.00, 393.40)
[03/12 15:43:56    929] Move report: Timing Driven Placement moves 47039 insts, mean move: 21.73 um, max move: 345.00 um
[03/12 15:43:56    929] 	Max move on inst (core_instance/qmem_instance/FE_OFC5409_n949): (29.20, 80.20) --> (61.00, 393.40)
[03/12 15:43:56    929] 	Runtime: CPU: 0:02:32 REAL: 0:02:33 MEM: 1768.6MB
[03/12 15:43:56    929] Starting refinePlace ...
[03/12 15:43:57    929] default core: bins with density >  0.75 = 6.23 % ( 90 / 1444 )
[03/12 15:43:57    929] Density distribution unevenness ratio = 16.503%
[03/12 15:43:58    931]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:43:58    931] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=1768.6MB) @(0:15:30 - 0:15:31).
[03/12 15:43:58    931] Move report: preRPlace moves 5136 insts, mean move: 0.42 um, max move: 4.20 um
[03/12 15:43:58    931] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1989): (393.40, 454.60) --> (391.00, 452.80)
[03/12 15:43:58    931] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 15:43:58    931] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:43:58    931] Placement tweakage begins.
[03/12 15:43:58    931] wire length = 1.502e+06
[03/12 15:44:02    935] wire length = 1.444e+06
[03/12 15:44:02    935] Placement tweakage ends.
[03/12 15:44:02    935] Move report: tweak moves 4617 insts, mean move: 3.10 um, max move: 32.00 um
[03/12 15:44:02    935] 	Max move on inst (core_instance/kmem_instance/FE_OFC5882_n1246): (150.80, 85.60) --> (182.80, 85.60)
[03/12 15:44:02    935] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.1, real=0:00:04.0, mem=1768.6MB) @(0:15:31 - 0:15:35).
[03/12 15:44:03    935] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:44:03    935] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1768.6MB) @(0:15:35 - 0:15:36).
[03/12 15:44:03    935] Move report: Detail placement moves 8904 insts, mean move: 1.80 um, max move: 32.00 um
[03/12 15:44:03    935] 	Max move on inst (core_instance/kmem_instance/FE_OFC5882_n1246): (150.80, 85.60) --> (182.80, 85.60)
[03/12 15:44:03    935] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:07.0 MEM: 1768.6MB
[03/12 15:44:03    935] Statistics of distance of Instance movement in refine placement:
[03/12 15:44:03    935]   maximum (X+Y) =       345.00 um
[03/12 15:44:03    935]   inst (core_instance/qmem_instance/FE_OFC5409_n949) with max move: (29.2, 80.2) -> (61, 393.4)
[03/12 15:44:03    935]   mean    (X+Y) =        21.75 um
[03/12 15:44:03    935] Total instances flipped for WireLenOpt: 2858
[03/12 15:44:03    935] Total instances flipped, including legalization: 9
[03/12 15:44:03    935] Summary Report:
[03/12 15:44:03    935] Instances move: 47042 (out of 47060 movable)
[03/12 15:44:03    935] Mean displacement: 21.75 um
[03/12 15:44:03    935] Max displacement: 345.00 um (Instance: core_instance/qmem_instance/FE_OFC5409_n949) (29.2, 80.2) -> (61, 393.4)
[03/12 15:44:03    935] 	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
[03/12 15:44:03    935] Total instances moved : 47042
[03/12 15:44:03    935] Total net bbox length = 1.176e+06 (5.068e+05 6.691e+05) (ext = 4.675e+04)
[03/12 15:44:03    935] Runtime: CPU: 0:02:39 REAL: 0:02:40 MEM: 1768.6MB
[03/12 15:44:03    935] [CPU] RefinePlace/total (cpu=0:02:39, real=0:02:40, mem=1768.6MB) @(0:12:57 - 0:15:36).
[03/12 15:44:03    935] *** Finished refinePlace (0:15:36 mem=1768.6M) ***
[03/12 15:44:03    935] #spOpts: N=65 
[03/12 15:44:03    936] default core: bins with density >  0.75 = 5.75 % ( 83 / 1444 )
[03/12 15:44:03    936] Density distribution unevenness ratio = 16.496%
[03/12 15:44:03    936] Trial Route Overflow 0(H) 0(V)
[03/12 15:44:03    936] Starting congestion repair ...
[03/12 15:44:03    936] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/12 15:44:03    936] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 15:44:03    936] (I)       Reading DB...
[03/12 15:44:03    936] (I)       congestionReportName   : 
[03/12 15:44:03    936] (I)       buildTerm2TermWires    : 1
[03/12 15:44:03    936] (I)       doTrackAssignment      : 1
[03/12 15:44:03    936] (I)       dumpBookshelfFiles     : 0
[03/12 15:44:03    936] (I)       numThreads             : 1
[03/12 15:44:03    936] [NR-eagl] honorMsvRouteConstraint: false
[03/12 15:44:03    936] (I)       honorPin               : false
[03/12 15:44:03    936] (I)       honorPinGuide          : true
[03/12 15:44:03    936] (I)       honorPartition         : false
[03/12 15:44:03    936] (I)       allowPartitionCrossover: false
[03/12 15:44:03    936] (I)       honorSingleEntry       : true
[03/12 15:44:03    936] (I)       honorSingleEntryStrong : true
[03/12 15:44:03    936] (I)       handleViaSpacingRule   : false
[03/12 15:44:03    936] (I)       PDConstraint           : none
[03/12 15:44:03    936] (I)       expBetterNDRHandling   : false
[03/12 15:44:03    936] [NR-eagl] honorClockSpecNDR      : 0
[03/12 15:44:03    936] (I)       routingEffortLevel     : 3
[03/12 15:44:03    936] [NR-eagl] minRouteLayer          : 2
[03/12 15:44:03    936] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 15:44:03    936] (I)       numRowsPerGCell        : 1
[03/12 15:44:03    936] (I)       speedUpLargeDesign     : 0
[03/12 15:44:03    936] (I)       speedUpBlkViolationClean: 0
[03/12 15:44:03    936] (I)       multiThreadingTA       : 0
[03/12 15:44:03    936] (I)       blockedPinEscape       : 1
[03/12 15:44:03    936] (I)       blkAwareLayerSwitching : 0
[03/12 15:44:03    936] (I)       betterClockWireModeling: 1
[03/12 15:44:03    936] (I)       punchThroughDistance   : 500.00
[03/12 15:44:03    936] (I)       scenicBound            : 1.15
[03/12 15:44:03    936] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 15:44:03    936] (I)       source-to-sink ratio   : 0.00
[03/12 15:44:03    936] (I)       targetCongestionRatioH : 1.00
[03/12 15:44:03    936] (I)       targetCongestionRatioV : 1.00
[03/12 15:44:03    936] (I)       layerCongestionRatio   : 0.70
[03/12 15:44:03    936] (I)       m1CongestionRatio      : 0.10
[03/12 15:44:03    936] (I)       m2m3CongestionRatio    : 0.70
[03/12 15:44:03    936] (I)       localRouteEffort       : 1.00
[03/12 15:44:03    936] (I)       numSitesBlockedByOneVia: 8.00
[03/12 15:44:03    936] (I)       supplyScaleFactorH     : 1.00
[03/12 15:44:03    936] (I)       supplyScaleFactorV     : 1.00
[03/12 15:44:03    936] (I)       highlight3DOverflowFactor: 0.00
[03/12 15:44:03    936] (I)       doubleCutViaModelingRatio: 0.00
[03/12 15:44:03    936] (I)       blockTrack             : 
[03/12 15:44:03    936] (I)       readTROption           : true
[03/12 15:44:03    936] (I)       extraSpacingBothSide   : false
[03/12 15:44:03    936] [NR-eagl] numTracksPerClockWire  : 0
[03/12 15:44:03    936] (I)       routeSelectedNetsOnly  : false
[03/12 15:44:03    936] (I)       before initializing RouteDB syMemory usage = 1768.6 MB
[03/12 15:44:03    936] (I)       starting read tracks
[03/12 15:44:03    936] (I)       build grid graph
[03/12 15:44:03    936] (I)       build grid graph start
[03/12 15:44:03    936] [NR-eagl] Layer1 has no routable track
[03/12 15:44:03    936] [NR-eagl] Layer2 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer3 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer4 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer5 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer6 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer7 has single uniform track structure
[03/12 15:44:03    936] [NR-eagl] Layer8 has single uniform track structure
[03/12 15:44:03    936] (I)       build grid graph end
[03/12 15:44:03    936] (I)       Layer1   numNetMinLayer=51518
[03/12 15:44:03    936] (I)       Layer2   numNetMinLayer=0
[03/12 15:44:03    936] (I)       Layer3   numNetMinLayer=0
[03/12 15:44:03    936] (I)       Layer4   numNetMinLayer=0
[03/12 15:44:03    936] (I)       Layer5   numNetMinLayer=0
[03/12 15:44:03    936] (I)       Layer6   numNetMinLayer=0
[03/12 15:44:03    936] (I)       Layer7   numNetMinLayer=95
[03/12 15:44:03    936] (I)       Layer8   numNetMinLayer=0
[03/12 15:44:03    936] (I)       numViaLayers=7
[03/12 15:44:03    936] (I)       end build via table
[03/12 15:44:03    936] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 15:44:03    936] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 15:44:03    936] (I)       readDataFromPlaceDB
[03/12 15:44:03    936] (I)       Read net information..
[03/12 15:44:03    936] [NR-eagl] Read numTotalNets=51613  numIgnoredNets=0
[03/12 15:44:03    936] (I)       Read testcase time = 0.010 seconds
[03/12 15:44:03    936] 
[03/12 15:44:03    936] (I)       totalPins=180117  totalGlobalPin=177512 (98.55%)
[03/12 15:44:03    936] (I)       Model blockage into capacity
[03/12 15:44:03    936] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 15:44:03    936] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 15:44:03    936] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 15:44:03    936] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 15:44:03    936] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 15:44:03    936] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 15:44:03    936] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 15:44:03    936] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 15:44:03    936] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 15:44:03    936] (I)       Modeling time = 0.050 seconds
[03/12 15:44:03    936] 
[03/12 15:44:03    936] (I)       Number of ignored nets = 0
[03/12 15:44:03    936] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of clock nets = 1.  Ignored: No
[03/12 15:44:03    936] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 15:44:03    936] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 15:44:03    936] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:44:03    936] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 15:44:03    936] (I)       Before initializing earlyGlobalRoute syMemory usage = 1768.6 MB
[03/12 15:44:03    936] (I)       Layer1  viaCost=300.00
[03/12 15:44:03    936] (I)       Layer2  viaCost=100.00
[03/12 15:44:03    936] (I)       Layer3  viaCost=100.00
[03/12 15:44:03    936] (I)       Layer4  viaCost=100.00
[03/12 15:44:03    936] (I)       Layer5  viaCost=100.00
[03/12 15:44:03    936] (I)       Layer6  viaCost=200.00
[03/12 15:44:03    936] (I)       Layer7  viaCost=100.00
[03/12 15:44:03    936] (I)       ---------------------Grid Graph Info--------------------
[03/12 15:44:03    936] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 15:44:03    936] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 15:44:03    936] (I)       Site Width          :   400  (dbu)
[03/12 15:44:03    936] (I)       Row Height          :  3600  (dbu)
[03/12 15:44:03    936] (I)       GCell Width         :  3600  (dbu)
[03/12 15:44:03    936] (I)       GCell Height        :  3600  (dbu)
[03/12 15:44:03    936] (I)       grid                :   386   386     8
[03/12 15:44:03    936] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 15:44:03    936] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 15:44:03    936] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 15:44:03    936] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 15:44:03    936] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 15:44:03    936] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 15:44:03    936] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 15:44:03    936] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 15:44:03    936] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 15:44:03    936] (I)       --------------------------------------------------------
[03/12 15:44:03    936] 
[03/12 15:44:03    936] [NR-eagl] ============ Routing rule table ============
[03/12 15:44:03    936] [NR-eagl] Rule id 0. Nets 51613 
[03/12 15:44:03    936] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 15:44:03    936] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 15:44:03    936] [NR-eagl] ========================================
[03/12 15:44:03    936] [NR-eagl] 
[03/12 15:44:03    936] (I)       After initializing earlyGlobalRoute syMemory usage = 1768.6 MB
[03/12 15:44:03    936] (I)       Loading and dumping file time : 0.40 seconds
[03/12 15:44:03    936] (I)       ============= Initialization =============
[03/12 15:44:03    936] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 15:44:03    936] [NR-eagl] Layer group 1: route 95 net(s) in layer range [7, 8]
[03/12 15:44:03    936] (I)       ============  Phase 1a Route ============
[03/12 15:44:03    936] (I)       Phase 1a runs 0.01 seconds
[03/12 15:44:03    936] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 15:44:03    936] (I)       Usage: 48543 = (23476 H, 25067 V) = (7.00% H, 7.47% V) = (4.226e+04um H, 4.512e+04um V)
[03/12 15:44:03    936] (I)       
[03/12 15:44:03    936] (I)       ============  Phase 1b Route ============
[03/12 15:44:03    936] (I)       Phase 1b runs 0.00 seconds
[03/12 15:44:03    936] (I)       Usage: 48759 = (23576 H, 25183 V) = (7.03% H, 7.51% V) = (4.244e+04um H, 4.533e+04um V)
[03/12 15:44:03    936] (I)       
[03/12 15:44:03    936] (I)       earlyGlobalRoute overflow of layer group 1: 0.35% H + 0.21% V. EstWL: 8.776620e+04um
[03/12 15:44:03    936] (I)       ============  Phase 1c Route ============
[03/12 15:44:03    936] (I)       Level2 Grid: 78 x 78
[03/12 15:44:03    936] (I)       Phase 1c runs 0.01 seconds
[03/12 15:44:03    936] (I)       Usage: 48759 = (23576 H, 25183 V) = (7.03% H, 7.51% V) = (4.244e+04um H, 4.533e+04um V)
[03/12 15:44:03    936] (I)       
[03/12 15:44:03    936] (I)       ============  Phase 1d Route ============
[03/12 15:44:03    936] (I)       Phase 1d runs 0.00 seconds
[03/12 15:44:03    936] (I)       Usage: 48759 = (23576 H, 25183 V) = (7.03% H, 7.51% V) = (4.244e+04um H, 4.533e+04um V)
[03/12 15:44:03    936] (I)       
[03/12 15:44:03    936] (I)       ============  Phase 1e Route ============
[03/12 15:44:03    936] (I)       Phase 1e runs 0.00 seconds
[03/12 15:44:03    936] (I)       Usage: 48759 = (23576 H, 25183 V) = (7.03% H, 7.51% V) = (4.244e+04um H, 4.533e+04um V)
[03/12 15:44:03    936] (I)       
[03/12 15:44:03    936] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.34% H + 0.21% V. EstWL: 8.776620e+04um
[03/12 15:44:03    936] [NR-eagl] 
[03/12 15:44:03    936] (I)       dpBasedLA: time=0.01  totalOF=12869  totalVia=42971  totalWL=48717  total(Via+WL)=91688 
[03/12 15:44:03    936] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 15:44:03    936] [NR-eagl] Layer group 2: route 51518 net(s) in layer range [2, 8]
[03/12 15:44:03    936] (I)       ============  Phase 1a Route ============
[03/12 15:44:04    936] (I)       Phase 1a runs 0.18 seconds
[03/12 15:44:04    936] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 15:44:04    936] (I)       Usage: 781086 = (346746 H, 434340 V) = (11.89% H, 11.93% V) = (6.241e+05um H, 7.818e+05um V)
[03/12 15:44:04    936] (I)       
[03/12 15:44:04    936] (I)       ============  Phase 1b Route ============
[03/12 15:44:04    936] (I)       Phase 1b runs 0.04 seconds
[03/12 15:44:04    936] (I)       Usage: 781164 = (346814 H, 434350 V) = (11.89% H, 11.93% V) = (6.243e+05um H, 7.818e+05um V)
[03/12 15:44:04    936] (I)       
[03/12 15:44:04    936] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 1.318329e+06um
[03/12 15:44:04    936] (I)       ============  Phase 1c Route ============
[03/12 15:44:04    936] (I)       Level2 Grid: 78 x 78
[03/12 15:44:04    936] (I)       Phase 1c runs 0.02 seconds
[03/12 15:44:04    936] (I)       Usage: 781164 = (346814 H, 434350 V) = (11.89% H, 11.93% V) = (6.243e+05um H, 7.818e+05um V)
[03/12 15:44:04    936] (I)       
[03/12 15:44:04    936] (I)       ============  Phase 1d Route ============
[03/12 15:44:04    937] (I)       Phase 1d runs 0.06 seconds
[03/12 15:44:04    937] (I)       Usage: 781205 = (346838 H, 434367 V) = (11.89% H, 11.93% V) = (6.243e+05um H, 7.819e+05um V)
[03/12 15:44:04    937] (I)       
[03/12 15:44:04    937] (I)       ============  Phase 1e Route ============
[03/12 15:44:04    937] (I)       Phase 1e runs 0.00 seconds
[03/12 15:44:04    937] (I)       Usage: 781205 = (346838 H, 434367 V) = (11.89% H, 11.93% V) = (6.243e+05um H, 7.819e+05um V)
[03/12 15:44:04    937] (I)       
[03/12 15:44:04    937] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.318403e+06um
[03/12 15:44:04    937] [NR-eagl] 
[03/12 15:44:04    937] (I)       dpBasedLA: time=0.19  totalOF=20126  totalVia=352648  totalWL=732432  total(Via+WL)=1085080 
[03/12 15:44:04    937] (I)       ============  Phase 1l Route ============
[03/12 15:44:04    937] (I)       Total Global Routing Runtime: 0.90 seconds
[03/12 15:44:04    937] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 15:44:04    937] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 15:44:04    937] (I)       
[03/12 15:44:04    937] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:44:04    937] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 15:44:04    937] 
[03/12 15:44:04    937] ** np local hotspot detection info verbose **
[03/12 15:44:04    937] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 15:44:04    937] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 15:44:04    937] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 15:44:04    937] 
[03/12 15:44:04    937] describeCongestion: hCong = 0.00 vCong = 0.00
[03/12 15:44:04    937] Skipped repairing congestion.
[03/12 15:44:04    937] (I)       ============= track Assignment ============
[03/12 15:44:04    937] (I)       extract Global 3D Wires
[03/12 15:44:04    937] (I)       Extract Global WL : time=0.02
[03/12 15:44:04    937] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 15:44:04    937] (I)       Initialization real time=0.01 seconds
[03/12 15:44:05    938] (I)       Kernel real time=0.63 seconds
[03/12 15:44:05    938] (I)       End Greedy Track Assignment
[03/12 15:44:05    938] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179786
[03/12 15:44:05    938] [NR-eagl] Layer2(M2)(V) length: 4.434004e+05um, number of vias: 266148
[03/12 15:44:05    938] [NR-eagl] Layer3(M3)(H) length: 4.645725e+05um, number of vias: 23512
[03/12 15:44:05    938] [NR-eagl] Layer4(M4)(V) length: 1.777022e+05um, number of vias: 15671
[03/12 15:44:05    938] [NR-eagl] Layer5(M5)(H) length: 1.342061e+05um, number of vias: 12293
[03/12 15:44:05    938] [NR-eagl] Layer6(M6)(V) length: 1.288819e+05um, number of vias: 6041
[03/12 15:44:05    938] [NR-eagl] Layer7(M7)(H) length: 4.450080e+04um, number of vias: 8065
[03/12 15:44:05    938] [NR-eagl] Layer8(M8)(V) length: 4.871980e+04um, number of vias: 0
[03/12 15:44:05    938] [NR-eagl] Total length: 1.441984e+06um, number of vias: 511516
[03/12 15:44:05    938] End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
[03/12 15:44:05    938] Start to check current routing status for nets...
[03/12 15:44:05    938] Using hname+ instead name for net compare
[03/12 15:44:05    938] All nets are already routed correctly.
[03/12 15:44:05    938] End to check current routing status for nets (mem=1516.0M)
[03/12 15:44:05    938] Extraction called for design 'fullchip' of instances=47060 and nets=51792 using extraction engine 'preRoute' .
[03/12 15:44:05    938] PreRoute RC Extraction called for design fullchip.
[03/12 15:44:05    938] RC Extraction called in multi-corner(2) mode.
[03/12 15:44:05    938] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 15:44:05    938] RCMode: PreRoute
[03/12 15:44:05    938]       RC Corner Indexes            0       1   
[03/12 15:44:05    938] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 15:44:05    938] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 15:44:05    938] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 15:44:05    938] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 15:44:05    938] Shrink Factor                : 1.00000
[03/12 15:44:05    938] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:44:05    938] Using capacitance table file ...
[03/12 15:44:06    938] Updating RC grid for preRoute extraction ...
[03/12 15:44:06    938] Initializing multi-corner capacitance tables ... 
[03/12 15:44:06    939] Initializing multi-corner resistance tables ...
[03/12 15:44:06    939] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1516.043M)
[03/12 15:44:08    941] Compute RC Scale Done ...
[03/12 15:44:08    941] **optDesign ... cpu = 0:10:52, real = 0:10:52, mem = 1486.9M, totSessionCpu=0:15:41 **
[03/12 15:44:08    941] #################################################################################
[03/12 15:44:08    941] # Design Stage: PreRoute
[03/12 15:44:08    941] # Design Name: fullchip
[03/12 15:44:08    941] # Design Mode: 65nm
[03/12 15:44:08    941] # Analysis Mode: MMMC Non-OCV 
[03/12 15:44:08    941] # Parasitics Mode: No SPEF/RCDB
[03/12 15:44:08    941] # Signoff Settings: SI Off 
[03/12 15:44:08    941] #################################################################################
[03/12 15:44:09    942] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:44:09    942] Calculate delays in BcWc mode...
[03/12 15:44:09    942] Topological Sorting (CPU = 0:00:00.1, MEM = 1505.4M, InitMEM = 1498.2M)
[03/12 15:44:15    948] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:44:15    948] End delay calculation. (MEM=1598.57 CPU=0:00:05.9 REAL=0:00:05.0)
[03/12 15:44:15    948] *** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1598.6M) ***
[03/12 15:44:16    949] *** Timing NOT met, worst failing slack is -1.796
[03/12 15:44:16    949] *** Check timing (0:00:08.6)
[03/12 15:44:16    949] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:44:16    949] optDesignOneStep: Leakage Power Flow
[03/12 15:44:16    949] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:44:16    949] Begin: GigaOpt Optimization in TNS mode
[03/12 15:44:16    949] Effort level <high> specified for reg2reg path_group
[03/12 15:44:19    952] Info: 1 clock net  excluded from IPO operation.
[03/12 15:44:19    952] PhyDesignGrid: maxLocalDensity 0.95
[03/12 15:44:19    952] #spOpts: N=65 
[03/12 15:44:19    952] Core basic site is core
[03/12 15:44:19    952] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:44:23    956] *info: 1 clock net excluded
[03/12 15:44:23    956] *info: 2 special nets excluded.
[03/12 15:44:23    956] *info: 179 no-driver nets excluded.
[03/12 15:44:24    957] ** GigaOpt Optimizer WNS Slack -1.796 TNS Slack -3703.268 Density 51.47
[03/12 15:44:24    957] Optimizer TNS Opt
[03/12 15:44:24    957] Active Path Group: reg2reg  
[03/12 15:44:24    957] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:44:24    957] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:44:24    957] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:44:24    957] |  -1.796|   -1.796|-3563.111|-3703.268|    51.47%|   0:00:00.0| 1655.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:24    957] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/12 15:44:25    958] |  -1.756|   -1.756|-3555.138|-3695.295|    51.47%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:25    958] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/12 15:44:25    958] |  -1.743|   -1.743|-3549.998|-3690.155|    51.47%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:25    958] |        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
[03/12 15:44:25    958] |  -1.703|   -1.703|-3540.999|-3681.156|    51.47%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:25    958] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:44:26    959] |  -1.682|   -1.682|-3523.393|-3663.550|    51.48%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:26    959] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 15:44:27    960] |  -1.668|   -1.668|-3499.773|-3639.930|    51.48%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:27    960] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 15:44:27    960] |  -1.649|   -1.649|-3474.752|-3614.909|    51.49%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:27    960] |        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/12 15:44:28    961] |  -1.636|   -1.636|-3445.441|-3585.598|    51.50%|   0:00:01.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:28    961] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/12 15:44:28    961] |  -1.626|   -1.626|-3433.760|-3573.917|    51.50%|   0:00:00.0| 1658.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:28    961] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 15:44:29    962] |  -1.615|   -1.615|-3409.462|-3549.619|    51.51%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:29    962] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:44:29    962] |  -1.606|   -1.606|-3380.381|-3520.539|    51.52%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:29    962] |        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/12 15:44:30    963] |  -1.593|   -1.593|-3361.130|-3501.287|    51.52%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:30    963] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/12 15:44:31    963] |  -1.587|   -1.587|-3340.427|-3480.584|    51.52%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:31    963] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/12 15:44:31    964] |  -1.582|   -1.582|-3313.264|-3453.421|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:31    964] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/12 15:44:31    964] |  -1.577|   -1.577|-3306.056|-3446.213|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:31    964] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/12 15:44:32    965] |  -1.567|   -1.567|-3296.146|-3436.302|    51.53%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:44:32    965] |        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
[03/12 15:44:32    965] |  -1.551|   -1.551|-3283.820|-3423.977|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:32    965] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 15:44:33    966] |  -1.549|   -1.549|-3265.226|-3405.383|    51.53%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:33    966] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:33    966] |  -1.542|   -1.542|-3260.639|-3400.796|    51.53%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:33    966] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:44:34    967] |  -1.536|   -1.536|-3241.149|-3381.306|    51.54%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:34    967] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:34    967] |  -1.531|   -1.531|-3230.531|-3370.689|    51.54%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:34    967] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:35    968] |  -1.527|   -1.527|-3225.102|-3365.259|    51.54%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:35    968] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:35    968] |  -1.520|   -1.520|-3214.845|-3355.002|    51.54%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:35    968] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:36    969] |  -1.516|   -1.516|-3208.032|-3348.189|    51.55%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:36    969] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:44:37    970] |  -1.513|   -1.513|-3196.430|-3336.588|    51.55%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:37    970] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:37    970] |  -1.513|   -1.513|-3192.584|-3332.741|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:37    970] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:37    970] |  -1.513|   -1.513|-3191.994|-3332.152|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:37    970] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:37    970] |  -1.507|   -1.507|-3189.201|-3329.358|    51.56%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:37    970] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:38    971] |  -1.507|   -1.507|-3182.758|-3322.915|    51.57%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:38    971] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:38    971] |  -1.507|   -1.507|-3182.300|-3322.457|    51.57%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:38    971] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:38    971] |  -1.501|   -1.501|-3180.961|-3321.119|    51.57%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:38    971] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:39    972] |  -1.495|   -1.495|-3172.693|-3312.850|    51.58%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:39    972] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:40    973] |  -1.491|   -1.491|-3164.602|-3304.760|    51.59%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:40    973] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/12 15:44:41    974] |  -1.487|   -1.487|-3156.378|-3296.535|    51.59%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:41    974] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/12 15:44:42    975] |  -1.485|   -1.485|-3146.622|-3286.779|    51.60%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:42    975] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:42    975] |  -1.485|   -1.485|-3142.059|-3282.217|    51.61%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:42    975] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:42    975] |  -1.485|   -1.485|-3141.710|-3281.867|    51.61%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:42    975] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:43    976] |  -1.478|   -1.478|-3139.125|-3279.282|    51.61%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:43    976] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:43    976] |  -1.473|   -1.473|-3134.291|-3274.448|    51.62%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:43    976] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:44    977] |  -1.473|   -1.473|-3128.002|-3268.160|    51.62%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:44    977] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:44    977] |  -1.471|   -1.471|-3124.157|-3264.314|    51.63%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:44    977] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:45    978] |  -1.471|   -1.471|-3118.456|-3258.613|    51.63%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:45    978] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:45    978] |  -1.471|   -1.471|-3118.427|-3258.584|    51.63%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:45    978] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:45    978] |  -1.464|   -1.464|-3114.191|-3254.349|    51.64%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:45    978] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:46    979] |  -1.464|   -1.464|-3107.360|-3247.517|    51.65%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:46    979] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:46    979] |  -1.464|   -1.464|-3107.259|-3247.416|    51.65%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:46    979] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:47    980] |  -1.459|   -1.459|-3101.510|-3241.667|    51.66%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:47    980] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:47    980] |  -1.457|   -1.457|-3094.557|-3234.714|    51.67%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:47    980] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:48    981] |  -1.457|   -1.457|-3092.080|-3232.237|    51.67%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:48    981] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:48    981] |  -1.457|   -1.457|-3091.690|-3231.847|    51.67%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:48    981] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:48    981] |  -1.456|   -1.456|-3090.236|-3230.393|    51.68%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:48    981] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/12 15:44:48    981] |  -1.456|   -1.456|-3088.393|-3228.550|    51.69%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:48    981] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/12 15:44:48    981] |  -1.456|   -1.456|-3088.176|-3228.333|    51.69%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:48    981] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/12 15:44:49    982] |  -1.447|   -1.447|-3085.870|-3226.027|    51.70%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:49    982] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:44:50    983] |  -1.447|   -1.447|-3078.508|-3218.665|    51.70%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:50    983] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/12 15:44:50    983] |  -1.447|   -1.447|-3078.415|-3218.572|    51.70%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:50    983] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/12 15:44:51    984] |  -1.446|   -1.446|-3072.505|-3212.662|    51.72%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:44:51    984] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/12 15:44:51    984] |  -1.446|   -1.446|-3071.101|-3211.259|    51.72%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:44:51    984] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/12 15:44:51    984] |  -1.446|   -1.446|-3070.671|-3210.828|    51.72%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:44:51    984] |        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/12 15:44:51    984] |  -1.445|   -1.445|-3068.815|-3208.972|    51.73%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:51    984] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:44:52    985] |  -1.445|   -1.445|-3066.829|-3206.986|    51.73%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:44:52    985] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:44:52    985] |  -1.443|   -1.443|-3065.642|-3205.799|    51.73%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:52    985] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:44:52    985] |  -1.443|   -1.443|-3064.588|-3204.745|    51.74%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:52    985] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:44:52    985] |  -1.443|   -1.443|-3064.138|-3204.295|    51.74%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:52    985] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:44:53    986] |  -1.439|   -1.439|-3062.312|-3202.469|    51.74%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:53    986] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:44:53    986] |  -1.436|   -1.436|-3059.097|-3199.254|    51.75%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:53    986] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:54    987] |  -1.436|   -1.436|-3055.444|-3195.601|    51.75%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:54    987] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:54    987] |  -1.436|   -1.436|-3055.209|-3195.366|    51.75%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:54    987] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:54    987] |  -1.430|   -1.430|-3048.971|-3189.128|    51.77%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:54    987] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:55    988] |  -1.430|   -1.430|-3043.379|-3183.536|    51.77%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:55    988] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:55    988] |  -1.430|   -1.430|-3042.185|-3182.342|    51.77%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:44:55    988] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 15:44:56    989] |  -1.426|   -1.426|-3038.942|-3179.100|    51.79%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:56    989] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:44:57    990] |  -1.426|   -1.426|-3036.425|-3176.582|    51.80%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:57    990] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:44:58    991] |  -1.422|   -1.422|-3033.721|-3173.878|    51.81%|   0:00:01.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:58    991] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:58    991] |  -1.423|   -1.423|-3031.184|-3171.341|    51.82%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:44:58    991] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:44:58    991] |  -1.422|   -1.422|-3031.065|-3171.223|    51.82%|   0:00:00.0| 1659.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:44:58    991] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:44:59    992] |  -1.419|   -1.419|-3028.107|-3168.264|    51.84%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:44:59    992] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:45:00    993] |  -1.418|   -1.418|-3024.832|-3164.989|    51.85%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:45:00    993] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:00    993] |  -1.418|   -1.418|-3024.129|-3164.286|    51.85%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:45:00    993] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:00    993] |  -1.418|   -1.418|-3023.695|-3163.853|    51.85%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:45:00    993] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:01    994] |  -1.415|   -1.415|-3020.422|-3160.579|    51.86%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:01    994] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:45:01    994] |  -1.415|   -1.415|-3016.473|-3156.631|    51.87%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:01    994] |        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 15:45:02    995] |  -1.413|   -1.413|-3014.280|-3154.437|    51.87%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:45:02    995] |        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 15:45:02    995] |  -1.413|   -1.413|-3013.402|-3153.560|    51.88%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:45:02    995] |        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 15:45:03    996] |  -1.411|   -1.411|-3011.000|-3151.157|    51.88%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:03    996] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:03    996] |  -1.411|   -1.411|-3009.670|-3149.828|    51.88%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:03    996] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:03    996] |  -1.410|   -1.410|-3008.644|-3148.801|    51.89%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:03    996] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:45:04    997] |  -1.410|   -1.410|-3007.059|-3147.216|    51.89%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:04    997] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:45:04    997] |  -1.410|   -1.410|-3007.023|-3147.180|    51.89%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:04    997] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:45:04    997] |  -1.408|   -1.408|-3005.879|-3146.037|    51.90%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:04    997] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/12 15:45:05    998] |  -1.408|   -1.408|-3004.951|-3145.108|    51.90%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:05    998] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/12 15:45:05    998] |  -1.405|   -1.405|-3004.588|-3144.745|    51.91%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:05    998] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/12 15:45:05    998] |  -1.405|   -1.405|-3003.544|-3143.701|    51.91%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:05    998] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/12 15:45:06    999] |  -1.404|   -1.404|-3003.200|-3143.357|    51.91%|   0:00:01.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:06    999] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:06    999] |  -1.404|   -1.404|-3003.139|-3143.296|    51.92%|   0:00:00.0| 1660.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:06    999] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:06    999] |  -1.402|   -1.402|-3002.831|-3142.989|    51.92%|   0:00:00.0| 1661.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:06    999] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:45:07   1000] |  -1.402|   -1.402|-2999.547|-3139.704|    51.93%|   0:00:01.0| 1661.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:07   1000] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:45:07   1000] |  -1.403|   -1.403|-2999.310|-3139.467|    51.93%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:07   1000] |        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
[03/12 15:45:07   1000] |  -1.401|   -1.401|-2998.189|-3138.346|    51.93%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:07   1000] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:45:08   1001] |  -1.401|   -1.401|-2989.598|-3129.756|    51.94%|   0:00:01.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:08   1001] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:45:08   1001] |  -1.401|   -1.401|-2989.363|-3129.520|    51.94%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:08   1001] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:45:08   1001] |  -1.398|   -1.398|-2986.788|-3126.946|    51.95%|   0:00:00.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:45:08   1001] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/12 15:45:09   1002] |  -1.397|   -1.397|-2981.574|-3121.731|    51.96%|   0:00:01.0| 1662.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:09   1002] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/12 15:45:10   1003] |  -1.396|   -1.396|-2979.640|-3119.797|    51.96%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:10   1003] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:10   1003] |  -1.396|   -1.396|-2978.709|-3118.867|    51.97%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:10   1003] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:11   1004] |  -1.396|   -1.396|-2977.148|-3117.305|    51.99%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:11   1004] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:11   1004] |  -1.395|   -1.395|-2976.536|-3116.694|    51.99%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:11   1004] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:45:12   1005] |  -1.394|   -1.394|-2974.141|-3114.298|    52.00%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:45:12   1005] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 15:45:13   1006] |  -1.393|   -1.393|-2972.507|-3112.664|    52.01%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:13   1006] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:13   1006] |  -1.393|   -1.393|-2970.977|-3111.135|    52.01%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:13   1006] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:13   1006] |  -1.393|   -1.393|-2970.651|-3110.808|    52.01%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:13   1006] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:14   1007] |  -1.391|   -1.391|-2969.058|-3109.215|    52.04%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:14   1007] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 15:45:14   1007] |  -1.391|   -1.391|-2960.639|-3100.796|    52.04%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:14   1007] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:45:15   1008] |  -1.390|   -1.390|-2960.047|-3100.204|    52.04%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:15   1008] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:16   1009] |  -1.390|   -1.390|-2958.995|-3099.152|    52.05%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:16   1009] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:16   1009] |  -1.390|   -1.390|-2958.920|-3099.077|    52.05%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:16   1009] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:16   1009] |  -1.390|   -1.390|-2958.898|-3099.055|    52.05%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:16   1009] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:16   1009] |  -1.390|   -1.390|-2958.215|-3098.372|    52.06%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:16   1009] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:16   1009] |  -1.390|   -1.390|-2957.691|-3097.849|    52.06%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:16   1009] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:45:17   1010] |  -1.390|   -1.390|-2954.884|-3095.041|    52.07%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:17   1010] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 15:45:18   1011] |  -1.390|   -1.390|-2953.659|-3093.816|    52.07%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:18   1011] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 15:45:18   1011] |  -1.390|   -1.390|-2948.052|-3088.209|    52.08%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:18   1011] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 15:45:18   1011] |  -1.390|   -1.390|-2947.921|-3088.079|    52.08%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:18   1011] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 15:45:19   1012] |  -1.390|   -1.390|-2947.220|-3087.377|    52.08%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:19   1012] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 15:45:20   1013] |  -1.390|   -1.390|-2944.525|-3084.682|    52.10%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:20   1013] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:45:21   1014] |  -1.390|   -1.390|-2943.697|-3083.854|    52.10%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:21   1014] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:45:21   1014] |  -1.390|   -1.390|-2942.991|-3083.148|    52.11%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:45:21   1014] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:45:22   1015] |  -1.390|   -1.390|-2940.744|-3080.901|    52.12%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:22   1015] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 15:45:23   1016] |  -1.390|   -1.390|-2939.906|-3080.063|    52.12%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:23   1016] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 15:45:23   1016] |  -1.390|   -1.390|-2939.598|-3079.756|    52.12%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:23   1016] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 15:45:23   1016] |  -1.390|   -1.390|-2938.098|-3078.255|    52.13%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:23   1016] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:24   1017] |  -1.390|   -1.390|-2937.227|-3077.385|    52.13%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:24   1017] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:24   1017] |  -1.390|   -1.390|-2936.910|-3077.067|    52.14%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:24   1017] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:25   1018] |  -1.390|   -1.390|-2936.000|-3076.157|    52.15%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:25   1018] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:25   1018] |  -1.390|   -1.390|-2933.414|-3073.571|    52.16%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:25   1018] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:25   1018] |  -1.390|   -1.390|-2933.308|-3073.465|    52.16%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:25   1018] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:26   1019] |  -1.390|   -1.390|-2932.352|-3072.509|    52.17%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:26   1019] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:26   1019] |  -1.390|   -1.390|-2932.348|-3072.505|    52.17%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:26   1019] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:26   1019] |  -1.390|   -1.390|-2932.276|-3072.433|    52.17%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:26   1019] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 15:45:27   1020] |  -1.390|   -1.390|-2929.316|-3069.473|    52.18%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:45:27   1020] |        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
[03/12 15:45:27   1020] |  -1.390|   -1.390|-2928.036|-3068.193|    52.19%|   0:00:00.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:45:27   1020] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 15:45:28   1021] |  -1.390|   -1.390|-2925.561|-3065.718|    52.20%|   0:00:01.0| 1663.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:28   1021] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:29   1022] |  -1.390|   -1.390|-2925.086|-3065.244|    52.20%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:29   1022] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:29   1022] |  -1.390|   -1.390|-2923.360|-3063.517|    52.21%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:29   1022] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:29   1022] |  -1.390|   -1.390|-2922.574|-3062.731|    52.21%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:29   1022] |        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/12 15:45:30   1023] |  -1.390|   -1.390|-2920.919|-3061.076|    52.22%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:30   1023] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:30   1023] |  -1.390|   -1.390|-2919.802|-3059.959|    52.23%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:30   1023] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:32   1025] |  -1.390|   -1.390|-2914.909|-3055.066|    52.25%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:32   1025] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:32   1025] |  -1.390|   -1.390|-2913.978|-3054.135|    52.26%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:32   1025] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:33   1026] |  -1.390|   -1.390|-2909.753|-3049.910|    52.30%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:33   1026] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:34   1027] |  -1.390|   -1.390|-2908.589|-3048.747|    52.31%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:34   1027] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:35   1028] |  -1.390|   -1.390|-2905.218|-3045.375|    52.32%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:35   1028] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:36   1029] |  -1.390|   -1.390|-2902.541|-3042.698|    52.36%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:45:36   1029] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 15:45:39   1032] |  -1.390|   -1.390|-2898.238|-3038.396|    52.39%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:39   1032] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 15:45:39   1032] |  -1.390|   -1.390|-2898.063|-3038.221|    52.39%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:39   1032] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 15:45:40   1033] |  -1.390|   -1.390|-2893.697|-3033.854|    52.45%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:45:40   1033] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 15:45:41   1034] |  -1.390|   -1.390|-2892.454|-3032.611|    52.46%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:41   1034] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 15:45:44   1037] |  -1.390|   -1.390|-2890.169|-3030.326|    52.48%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:44   1037] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 15:45:45   1038] |  -1.390|   -1.390|-2886.953|-3027.111|    52.53%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:45   1038] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:45   1038] |  -1.390|   -1.390|-2886.732|-3026.889|    52.53%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:45   1038] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:46   1039] |  -1.390|   -1.390|-2885.659|-3025.816|    52.55%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:46   1039] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:46   1039] |  -1.390|   -1.390|-2885.658|-3025.815|    52.55%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:46   1039] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:47   1040] |  -1.390|   -1.390|-2882.816|-3022.973|    52.58%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:47   1040] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:47   1040] |  -1.390|   -1.390|-2882.815|-3022.972|    52.58%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:47   1040] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:48   1041] |  -1.390|   -1.390|-2881.775|-3021.932|    52.59%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:48   1041] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:49   1042] |  -1.390|   -1.390|-2880.598|-3020.755|    52.61%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:49   1042] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:49   1042] |  -1.390|   -1.390|-2880.530|-3020.688|    52.61%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:49   1042] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 15:45:51   1044] |  -1.390|   -1.390|-2875.238|-3015.396|    52.64%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:51   1044] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:51   1044] |  -1.390|   -1.390|-2874.457|-3014.614|    52.65%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:51   1044] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:52   1045] |  -1.390|   -1.390|-2871.680|-3011.837|    52.70%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:52   1045] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:52   1045] |  -1.390|   -1.390|-2870.937|-3011.094|    52.70%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:52   1045] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:54   1047] |  -1.390|   -1.390|-2870.221|-3010.378|    52.71%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:54   1047] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:54   1047] |  -1.390|   -1.390|-2870.216|-3010.373|    52.71%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:54   1047] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:54   1047] |  -1.390|   -1.390|-2869.371|-3009.529|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:54   1047] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:54   1047] |  -1.390|   -1.390|-2869.359|-3009.517|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:54   1047] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:55   1048] |  -1.390|   -1.390|-2869.004|-3009.161|    52.73%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:55   1048] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:55   1048] |  -1.390|   -1.390|-2868.896|-3009.054|    52.73%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:55   1048] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:55   1048] |  -1.390|   -1.390|-2868.625|-3008.782|    52.74%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:55   1048] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:55   1048] |  -1.390|   -1.390|-2868.620|-3008.777|    52.74%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:45:55   1048] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:45:58   1051] |  -1.390|   -1.390|-2865.417|-3005.574|    52.76%|   0:00:03.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:58   1051] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:45:58   1051] |  -1.390|   -1.390|-2864.431|-3004.588|    52.77%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:45:58   1051] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:00   1053] |  -1.390|   -1.390|-2862.293|-3002.450|    52.83%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:00   1053] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:01   1054] |  -1.390|   -1.390|-2861.336|-3001.493|    52.85%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:01   1054] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:02   1055] |  -1.390|   -1.390|-2858.067|-2998.225|    52.86%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:02   1055] |        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
[03/12 15:46:02   1055] |  -1.390|   -1.390|-2858.060|-2998.217|    52.86%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:02   1055] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:03   1056] |  -1.390|   -1.390|-2856.198|-2996.355|    52.91%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:03   1056] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:03   1056] |  -1.390|   -1.390|-2855.814|-2995.971|    52.91%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:03   1056] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:04   1057] |  -1.390|   -1.390|-2855.392|-2995.549|    52.92%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:04   1057] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:05   1058] |  -1.390|   -1.390|-2855.213|-2995.371|    52.93%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:05   1058] |        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/12 15:46:07   1060] |  -1.390|   -1.390|-2852.777|-2992.935|    52.94%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:07   1060] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:07   1060] |  -1.390|   -1.390|-2852.612|-2992.770|    52.94%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:07   1060] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:07   1060] |  -1.390|   -1.390|-2851.536|-2991.693|    52.96%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:07   1060] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:08   1061] |  -1.390|   -1.390|-2851.507|-2991.664|    52.96%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:08   1061] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:09   1062] |  -1.390|   -1.390|-2850.965|-2991.122|    52.97%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:09   1062] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:09   1062] |  -1.390|   -1.390|-2850.296|-2990.453|    52.98%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:09   1062] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:09   1062] |  -1.390|   -1.390|-2848.286|-2988.443|    52.98%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:09   1062] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:10   1063] |  -1.390|   -1.390|-2847.828|-2987.986|    52.98%|   0:00:01.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:10   1063] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/12 15:46:12   1065] |  -1.390|   -1.390|-2844.285|-2984.443|    53.00%|   0:00:02.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:12   1065] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:12   1065] |  -1.390|   -1.390|-2844.263|-2984.420|    53.00%|   0:00:00.0| 1663.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:12   1065] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:13   1066] |  -1.390|   -1.390|-2842.374|-2982.531|    53.05%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:13   1066] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:13   1066] |  -1.390|   -1.390|-2841.899|-2982.056|    53.05%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:13   1066] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:15   1068] |  -1.390|   -1.390|-2841.272|-2981.430|    53.06%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:15   1068] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:16   1069] |  -1.390|   -1.390|-2840.892|-2981.049|    53.08%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:16   1069] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:16   1069] |  -1.390|   -1.390|-2840.879|-2981.037|    53.08%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:16   1069] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:16   1069] |  -1.390|   -1.390|-2840.356|-2980.513|    53.09%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:16   1069] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:46:18   1071] |  -1.390|   -1.390|-2838.001|-2978.158|    53.10%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:18   1071] |        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
[03/12 15:46:18   1071] |  -1.390|   -1.390|-2837.995|-2978.153|    53.10%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:18   1071] |        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
[03/12 15:46:19   1072] |  -1.390|   -1.390|-2837.694|-2977.851|    53.12%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:19   1072] |        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
[03/12 15:46:19   1072] |  -1.390|   -1.390|-2837.546|-2977.703|    53.12%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:19   1072] |        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
[03/12 15:46:19   1072] |  -1.390|   -1.390|-2837.116|-2977.273|    53.13%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:19   1072] |        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
[03/12 15:46:21   1074] |  -1.390|   -1.390|-2835.657|-2975.814|    53.14%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:21   1074] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/12 15:46:21   1074] |  -1.390|   -1.390|-2835.622|-2975.779|    53.14%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:21   1074] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/12 15:46:22   1075] |  -1.390|   -1.390|-2835.478|-2975.635|    53.15%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:22   1075] |        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/12 15:46:22   1075] |  -1.390|   -1.390|-2835.253|-2975.410|    53.15%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:22   1075] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/12 15:46:22   1075] |  -1.390|   -1.390|-2835.164|-2975.321|    53.15%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:22   1075] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/12 15:46:23   1076] |  -1.390|   -1.390|-2835.066|-2975.224|    53.16%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:23   1076] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/12 15:46:25   1078] |  -1.390|   -1.390|-2831.437|-2971.594|    53.18%|   0:00:02.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:25   1078] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:25   1078] |  -1.390|   -1.390|-2831.390|-2971.547|    53.18%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:25   1078] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:25   1078] |  -1.390|   -1.390|-2831.250|-2971.407|    53.19%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:25   1078] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:25   1078] |  -1.390|   -1.390|-2831.140|-2971.298|    53.19%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:25   1078] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:26   1079] |  -1.390|   -1.390|-2830.921|-2971.078|    53.19%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:26   1079] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:26   1079] |  -1.390|   -1.390|-2830.767|-2970.924|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:26   1079] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:26   1079] |  -1.390|   -1.390|-2830.669|-2970.826|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:26   1079] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:26   1079] |  -1.390|   -1.390|-2830.647|-2970.804|    53.20%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:26   1079] |        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
[03/12 15:46:27   1080] |  -1.390|   -1.390|-2829.496|-2969.653|    53.20%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:27   1080] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:28   1081] |  -1.390|   -1.390|-2829.320|-2969.477|    53.22%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:28   1081] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:28   1081] |  -1.390|   -1.390|-2829.126|-2969.283|    53.22%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:28   1081] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:28   1081] |  -1.390|   -1.390|-2828.147|-2968.305|    53.22%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:28   1081] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:29   1082] |  -1.390|   -1.390|-2827.504|-2967.661|    53.23%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:29   1082] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:29   1082] |  -1.390|   -1.390|-2827.475|-2967.632|    53.23%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:29   1082] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:30   1083] |  -1.390|   -1.390|-2825.065|-2965.222|    53.24%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:30   1083] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:30   1083] |  -1.390|   -1.390|-2824.998|-2965.155|    53.24%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:30   1083] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:30   1083] |  -1.390|   -1.390|-2824.505|-2964.663|    53.25%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:30   1083] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:31   1084] |  -1.390|   -1.390|-2824.405|-2964.562|    53.25%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:31   1084] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:31   1084] |  -1.390|   -1.390|-2823.604|-2963.761|    53.25%|   0:00:00.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:31   1084] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:32   1085] |  -1.390|   -1.390|-2823.329|-2963.486|    53.26%|   0:00:01.0| 1664.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:32   1085] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 15:46:32   1085] |  -1.390|   -1.390|-2822.732|-2962.890|    53.26%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:32   1085] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 15:46:32   1085] |  -1.390|   -1.390|-2822.475|-2962.632|    53.26%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:32   1085] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 15:46:33   1086] |  -1.390|   -1.390|-2820.263|-2960.420|    53.26%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:33   1086] |        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
[03/12 15:46:35   1088] |  -1.390|   -1.390|-2818.489|-2958.646|    53.27%|   0:00:02.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:35   1088] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 15:46:35   1088] |  -1.390|   -1.390|-2818.340|-2958.497|    53.27%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:35   1088] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 15:46:35   1088] |  -1.390|   -1.390|-2815.702|-2955.859|    53.27%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:35   1088] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 15:46:36   1089] |  -1.390|   -1.390|-2815.517|-2955.674|    53.28%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:36   1089] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 15:46:36   1089] |  -1.390|   -1.390|-2815.417|-2955.574|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:36   1089] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 15:46:37   1090] |  -1.390|   -1.390|-2815.208|-2955.365|    53.28%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:37   1090] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:37   1090] |  -1.390|   -1.390|-2814.104|-2954.261|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:37   1090] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:37   1090] |  -1.390|   -1.390|-2814.086|-2954.243|    53.28%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:37   1090] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:37   1090] |  -1.390|   -1.390|-2814.031|-2954.189|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:37   1090] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:38   1091] |  -1.390|   -1.390|-2814.030|-2954.187|    53.29%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:38   1091] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:38   1091] |  -1.390|   -1.390|-2813.451|-2953.608|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:38   1091] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:38   1091] |  -1.390|   -1.390|-2813.448|-2953.605|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:38   1091] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 15:46:39   1092] |  -1.390|   -1.390|-2811.705|-2951.862|    53.29%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:39   1092] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:39   1092] |  -1.390|   -1.390|-2811.687|-2951.844|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:39   1092] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:39   1092] |  -1.390|   -1.390|-2811.641|-2951.798|    53.29%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:39   1092] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:40   1093] |  -1.390|   -1.390|-2811.188|-2951.345|    53.30%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:40   1093] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 15:46:40   1093] |  -1.390|   -1.390|-2811.123|-2951.280|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:40   1093] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 15:46:40   1093] |  -1.390|   -1.390|-2810.776|-2950.933|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:40   1093] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 15:46:40   1093] |  -1.390|   -1.390|-2810.425|-2950.583|    53.30%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:40   1093] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 15:46:41   1094] |  -1.390|   -1.390|-2806.732|-2946.889|    53.30%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:41   1094] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 15:46:41   1094] |  -1.390|   -1.390|-2806.645|-2946.802|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:41   1094] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 15:46:41   1094] |  -1.390|   -1.390|-2806.539|-2946.696|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:41   1094] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 15:46:42   1095] |  -1.390|   -1.390|-2806.376|-2946.534|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:42   1095] |        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/12 15:46:42   1095] |  -1.390|   -1.390|-2806.167|-2946.324|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:42   1095] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 15:46:42   1095] |  -1.390|   -1.390|-2805.714|-2945.871|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:42   1095] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:43   1096] |  -1.390|   -1.390|-2805.482|-2945.639|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:43   1096] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:43   1096] |  -1.390|   -1.390|-2805.473|-2945.631|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:43   1096] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 15:46:43   1096] |  -1.390|   -1.390|-2805.101|-2945.258|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:43   1096] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/12 15:46:44   1097] |  -1.390|   -1.390|-2805.095|-2945.252|    53.31%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:44   1097] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 15:46:44   1097] |  -1.390|   -1.390|-2804.965|-2945.122|    53.31%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:44   1097] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 15:46:45   1098] |  -1.390|   -1.390|-2804.827|-2944.984|    53.32%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:45   1098] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 15:46:45   1098] |  -1.390|   -1.390|-2804.701|-2944.858|    53.32%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:45   1098] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 15:46:45   1098] |  -1.390|   -1.390|-2804.415|-2944.572|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:45   1098] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 15:46:45   1098] |  -1.390|   -1.390|-2804.397|-2944.554|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:45   1098] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 15:46:45   1098] |  -1.390|   -1.390|-2804.363|-2944.521|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:45   1098] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 15:46:46   1099] |  -1.390|   -1.390|-2796.037|-2936.194|    53.33%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:46   1099] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:46   1099] |  -1.390|   -1.390|-2795.709|-2935.867|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:46   1099] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:46   1099] |  -1.390|   -1.390|-2794.673|-2934.830|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:46   1099] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 15:46:46   1099] |  -1.390|   -1.390|-2794.614|-2934.771|    53.33%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:46   1099] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 15:46:47   1100] |  -1.390|   -1.390|-2794.317|-2934.474|    53.33%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:47   1100] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:47   1100] |  -1.390|   -1.390|-2794.267|-2934.425|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:47   1100] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:47   1100] |  -1.390|   -1.390|-2794.183|-2934.340|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:47   1100] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:47   1100] |  -1.390|   -1.390|-2793.869|-2934.026|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:47   1100] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 15:46:47   1100] |  -1.390|   -1.390|-2793.838|-2933.995|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:47   1100] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/12 15:46:48   1101] |  -1.390|   -1.390|-2793.577|-2933.734|    53.34%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:48   1101] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 15:46:48   1101] |  -1.390|   -1.390|-2792.997|-2933.154|    53.34%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:48   1101] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:48   1101] |  -1.390|   -1.390|-2792.603|-2932.760|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:48   1101] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2792.302|-2932.459|    53.35%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2791.942|-2932.099|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2791.798|-2931.955|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2791.550|-2931.707|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2790.979|-2931.136|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2788.283|-2928.440|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 15:46:49   1102] |  -1.390|   -1.390|-2788.189|-2928.346|    53.35%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:49   1102] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 15:46:50   1103] |  -1.390|   -1.390|-2787.691|-2927.848|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:50   1103] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 15:46:50   1103] |  -1.390|   -1.390|-2787.652|-2927.809|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:50   1103] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 15:46:51   1104] |  -1.390|   -1.390|-2787.234|-2927.391|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:51   1104] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:51   1104] |  -1.390|   -1.390|-2787.098|-2927.255|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:51   1104] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 15:46:51   1104] |  -1.390|   -1.390|-2787.066|-2927.223|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:51   1104] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 15:46:51   1104] |  -1.390|   -1.390|-2786.979|-2927.136|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:51   1104] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 15:46:51   1104] |  -1.390|   -1.390|-2786.789|-2926.947|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:51   1104] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2783.959|-2924.116|    53.36%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2783.361|-2923.518|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2783.358|-2923.515|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2780.572|-2920.729|    53.36%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2780.354|-2920.511|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 15:46:52   1105] |  -1.390|   -1.390|-2780.161|-2920.319|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:52   1105] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 15:46:52   1106] |  -1.390|   -1.390|-2780.117|-2920.275|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:52   1106] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 15:46:53   1106] |  -1.390|   -1.390|-2780.106|-2920.263|    53.37%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:53   1106] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 15:46:53   1106] |  -1.390|   -1.390|-2779.463|-2919.620|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:53   1106] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 15:46:53   1106] |  -1.390|   -1.390|-2779.438|-2919.595|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:53   1106] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 15:46:53   1106] |  -1.390|   -1.390|-2778.896|-2919.054|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:53   1106] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 15:46:53   1106] |  -1.390|   -1.390|-2778.503|-2918.660|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:53   1106] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2777.789|-2917.946|    53.37%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2777.481|-2917.639|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2777.120|-2917.277|    53.37%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2776.781|-2916.938|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2776.694|-2916.851|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 15:46:54   1107] |  -1.390|   -1.390|-2776.680|-2916.837|    53.38%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:54   1107] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2776.537|-2916.694|    53.38%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2776.283|-2916.440|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2774.983|-2915.140|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2774.970|-2915.127|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2774.916|-2915.073|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q5_reg_3_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2772.188|-2912.345|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:55   1108] |  -1.390|   -1.390|-2772.141|-2912.298|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:46:55   1108] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:56   1109] |  -1.390|   -1.390|-2771.996|-2912.153|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:56   1109] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:56   1109] |  -1.390|   -1.390|-2771.962|-2912.119|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:56   1109] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:56   1109] |  -1.390|   -1.390|-2771.752|-2911.909|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:56   1109] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 15:46:56   1109] |  -1.390|   -1.390|-2771.719|-2911.876|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:46:56   1109] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 15:46:57   1110] |  -1.390|   -1.390|-2771.535|-2911.692|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:46:57   1110] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 15:46:57   1110] |  -1.390|   -1.390|-2771.367|-2911.524|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:46:57   1110] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 15:46:57   1110] |  -1.390|   -1.390|-2770.898|-2911.056|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:57   1110] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 15:46:57   1110] |  -1.390|   -1.390|-2770.623|-2910.780|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:57   1110] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 15:46:57   1110] |  -1.390|   -1.390|-2770.592|-2910.749|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:57   1110] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2770.575|-2910.732|    53.39%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2770.562|-2910.719|    53.39%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2770.370|-2910.527|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2770.317|-2910.474|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2770.314|-2910.471|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2769.953|-2910.111|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2769.750|-2909.907|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/12 15:46:58   1111] |  -1.390|   -1.390|-2769.693|-2909.850|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:58   1111] |        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2769.656|-2909.813|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2769.228|-2909.385|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2769.135|-2909.292|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2769.036|-2909.193|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2768.857|-2909.014|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2768.840|-2908.998|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2768.741|-2908.898|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 15:46:59   1112] |  -1.390|   -1.390|-2767.588|-2907.745|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:46:59   1112] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2767.413|-2907.570|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2767.398|-2907.555|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2767.396|-2907.553|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2766.271|-2906.429|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2766.247|-2906.404|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2766.242|-2906.399|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 15:47:00   1113] |  -1.390|   -1.390|-2766.220|-2906.377|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:47:00   1113] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 15:47:01   1114] |  -1.390|   -1.390|-2766.010|-2906.167|    53.40%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:47:01   1114] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 15:47:01   1114] |  -1.390|   -1.390|-2765.928|-2906.086|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:47:01   1114] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 15:47:01   1114] |  -1.390|   -1.390|-2765.891|-2906.048|    53.40%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:47:01   1114] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 15:47:01   1114] |  -1.390|   -1.390|-2765.602|-2905.759|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:47:01   1114] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2765.302|-2905.459|    53.41%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2765.179|-2905.336|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2765.035|-2905.192|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2765.015|-2905.173|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2765.009|-2905.167|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 15:47:02   1115] |  -1.390|   -1.390|-2764.952|-2905.109|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:47:02   1115] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2764.938|-2905.095|    53.41%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2764.935|-2905.092|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2763.226|-2903.384|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2761.301|-2901.458|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q1_reg_0_/D                                        |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2759.670|-2899.827|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2759.562|-2899.719|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2759.421|-2899.579|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2759.222|-2899.379|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2756.806|-2896.964|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:03   1116] |  -1.390|   -1.390|-2756.709|-2896.866|    53.41%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:03   1116] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 15:47:04   1117] |  -1.390|   -1.390|-2751.705|-2891.868|    53.42%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:04   1117] |        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
[03/12 15:47:04   1117] |  -1.390|   -1.390|-2751.110|-2891.273|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:04   1117] |        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
[03/12 15:47:04   1117] |  -1.390|   -1.390|-2751.074|-2891.236|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:04   1117] |        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
[03/12 15:47:04   1117] |  -1.390|   -1.390|-2751.031|-2891.199|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:47:04   1117] |        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
[03/12 15:47:04   1117] |  -1.390|   -1.390|-2748.516|-2888.685|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:47:04   1117] |        |         |         |         |          |            |        |          |         | q9_reg_0_/D                                        |
[03/12 15:47:05   1118] |  -1.390|   -1.390|-2743.397|-2883.566|    53.42%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:05   1118] |        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
[03/12 15:47:05   1118] |  -1.390|   -1.390|-2742.892|-2883.060|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:05   1118] |        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
[03/12 15:47:05   1118] |  -1.390|   -1.390|-2742.837|-2883.005|    53.42%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:05   1118] |        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
[03/12 15:47:05   1118] |  -1.390|   -1.390|-2742.739|-2882.907|    53.43%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:05   1118] |        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
[03/12 15:47:06   1119] |  -1.390|   -1.390|-2734.463|-2874.632|    53.43%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:06   1119] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/12 15:47:06   1119] |  -1.390|   -1.390|-2734.418|-2874.587|    53.43%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:06   1119] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/12 15:47:06   1119] |  -1.390|   -1.390|-2733.506|-2873.680|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:06   1119] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/12 15:47:06   1119] |  -1.390|   -1.390|-2733.304|-2873.478|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:06   1119] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/12 15:47:06   1119] |  -1.390|   -1.390|-2733.151|-2873.325|    53.44%|   0:00:00.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:47:06   1119] |        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
[03/12 15:47:07   1120] |  -1.390|   -1.390|-2732.534|-2872.708|    53.44%|   0:00:01.0| 1684.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory13_reg_62_/D |
[03/12 15:47:07   1120] |  -1.390|   -1.390|-2732.501|-2872.675|    53.45%|   0:00:00.0| 1703.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory13_reg_62_/D |
[03/12 15:47:08   1121] |  -1.390|   -1.390|-2732.501|-2872.675|    53.44%|   0:00:01.0| 1665.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:47:08   1121] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:47:08   1121] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:47:08   1121] 
[03/12 15:47:08   1121] *** Finish Core Optimize Step (cpu=0:02:43 real=0:02:44 mem=1665.3M) ***
[03/12 15:47:08   1121] 
[03/12 15:47:08   1121] *** Finished Optimize Step Cumulative (cpu=0:02:43 real=0:02:44 mem=1665.3M) ***
[03/12 15:47:08   1121] ** GigaOpt Optimizer WNS Slack -1.390 TNS Slack -2872.675 Density 53.44
[03/12 15:47:08   1121] Placement Snapshot: Density distribution:
[03/12 15:47:08   1121] [1.00 -  +++]: 134 (9.28%)
[03/12 15:47:08   1121] [0.95 - 1.00]: 12 (0.83%)
[03/12 15:47:08   1121] [0.90 - 0.95]: 20 (1.39%)
[03/12 15:47:08   1121] [0.85 - 0.90]: 23 (1.59%)
[03/12 15:47:08   1121] [0.80 - 0.85]: 26 (1.80%)
[03/12 15:47:08   1121] [0.75 - 0.80]: 29 (2.01%)
[03/12 15:47:08   1121] [0.70 - 0.75]: 47 (3.25%)
[03/12 15:47:08   1121] [0.65 - 0.70]: 65 (4.50%)
[03/12 15:47:08   1121] [0.60 - 0.65]: 63 (4.36%)
[03/12 15:47:08   1121] [0.55 - 0.60]: 85 (5.89%)
[03/12 15:47:08   1121] [0.50 - 0.55]: 95 (6.58%)
[03/12 15:47:08   1121] [0.45 - 0.50]: 134 (9.28%)
[03/12 15:47:08   1121] [0.40 - 0.45]: 191 (13.23%)
[03/12 15:47:08   1121] [0.35 - 0.40]: 204 (14.13%)
[03/12 15:47:08   1121] [0.30 - 0.35]: 149 (10.32%)
[03/12 15:47:08   1121] [0.25 - 0.30]: 81 (5.61%)
[03/12 15:47:08   1121] [0.20 - 0.25]: 48 (3.32%)
[03/12 15:47:08   1121] [0.15 - 0.20]: 15 (1.04%)
[03/12 15:47:08   1121] [0.10 - 0.15]: 14 (0.97%)
[03/12 15:47:08   1121] [0.05 - 0.10]: 7 (0.48%)
[03/12 15:47:08   1121] [0.00 - 0.05]: 2 (0.14%)
[03/12 15:47:08   1121] Begin: Area Reclaim Optimization
[03/12 15:47:08   1121] Reclaim Optimization WNS Slack -1.390  TNS Slack -2872.675 Density 53.44
[03/12 15:47:08   1121] +----------+---------+--------+---------+------------+--------+
[03/12 15:47:08   1121] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 15:47:08   1121] +----------+---------+--------+---------+------------+--------+
[03/12 15:47:08   1121] |    53.44%|        -|  -1.390|-2872.675|   0:00:00.0| 1665.3M|
[03/12 15:47:12   1125] |    53.38%|      165|  -1.390|-2871.729|   0:00:04.0| 1665.3M|
[03/12 15:47:20   1133] |    53.20%|      833|  -1.386|-2874.564|   0:00:08.0| 1665.3M|
[03/12 15:47:20   1133] |    53.20%|        4|  -1.386|-2874.564|   0:00:00.0| 1665.3M|
[03/12 15:47:20   1133] |    53.20%|        0|  -1.386|-2874.564|   0:00:00.0| 1665.3M|
[03/12 15:47:20   1133] +----------+---------+--------+---------+------------+--------+
[03/12 15:47:20   1133] Reclaim Optimization End WNS Slack -1.386  TNS Slack -2874.564 Density 53.20
[03/12 15:47:20   1133] 
[03/12 15:47:20   1133] ** Summary: Restruct = 0 Buffer Deletion = 76 Declone = 106 Resize = 714 **
[03/12 15:47:20   1133] --------------------------------------------------------------
[03/12 15:47:20   1133] |                                   | Total     | Sequential |
[03/12 15:47:20   1133] --------------------------------------------------------------
[03/12 15:47:20   1133] | Num insts resized                 |     710  |       0    |
[03/12 15:47:20   1133] | Num insts undone                  |     123  |       0    |
[03/12 15:47:20   1133] | Num insts Downsized               |     710  |       0    |
[03/12 15:47:20   1133] | Num insts Samesized               |       0  |       0    |
[03/12 15:47:20   1133] | Num insts Upsized                 |       0  |       0    |
[03/12 15:47:20   1133] | Num multiple commits+uncommits    |       4  |       -    |
[03/12 15:47:20   1133] --------------------------------------------------------------
[03/12 15:47:20   1133] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:47:20   1133] Layer 7 has 93 constrained nets 
[03/12 15:47:20   1133] **** End NDR-Layer Usage Statistics ****
[03/12 15:47:20   1133] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:12.0) **
[03/12 15:47:20   1133] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=1665.32M, totSessionCpu=0:18:54).
[03/12 15:47:20   1133] Placement Snapshot: Density distribution:
[03/12 15:47:20   1133] [1.00 -  +++]: 134 (9.28%)
[03/12 15:47:20   1133] [0.95 - 1.00]: 12 (0.83%)
[03/12 15:47:20   1133] [0.90 - 0.95]: 20 (1.39%)
[03/12 15:47:20   1133] [0.85 - 0.90]: 23 (1.59%)
[03/12 15:47:20   1133] [0.80 - 0.85]: 27 (1.87%)
[03/12 15:47:20   1133] [0.75 - 0.80]: 28 (1.94%)
[03/12 15:47:20   1133] [0.70 - 0.75]: 49 (3.39%)
[03/12 15:47:20   1133] [0.65 - 0.70]: 65 (4.50%)
[03/12 15:47:20   1133] [0.60 - 0.65]: 62 (4.29%)
[03/12 15:47:20   1133] [0.55 - 0.60]: 85 (5.89%)
[03/12 15:47:20   1133] [0.50 - 0.55]: 96 (6.65%)
[03/12 15:47:20   1133] [0.45 - 0.50]: 136 (9.42%)
[03/12 15:47:20   1133] [0.40 - 0.45]: 194 (13.43%)
[03/12 15:47:20   1133] [0.35 - 0.40]: 205 (14.20%)
[03/12 15:47:20   1133] [0.30 - 0.35]: 153 (10.60%)
[03/12 15:47:20   1133] [0.25 - 0.30]: 79 (5.47%)
[03/12 15:47:20   1133] [0.20 - 0.25]: 41 (2.84%)
[03/12 15:47:20   1133] [0.15 - 0.20]: 16 (1.11%)
[03/12 15:47:20   1133] [0.10 - 0.15]: 14 (0.97%)
[03/12 15:47:20   1133] [0.05 - 0.10]: 4 (0.28%)
[03/12 15:47:20   1133] [0.00 - 0.05]: 1 (0.07%)
[03/12 15:47:21   1134] ** GigaOpt Optimizer WNS Slack -1.386 TNS Slack -2874.564 Density 53.20
[03/12 15:47:21   1134] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:47:21   1134] Layer 7 has 93 constrained nets 
[03/12 15:47:21   1134] **** End NDR-Layer Usage Statistics ****
[03/12 15:47:21   1134] 
[03/12 15:47:21   1134] *** Finish pre-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=1665.3M) ***
[03/12 15:47:21   1134] 
[03/12 15:47:21   1134] End: GigaOpt Optimization in TNS mode
[03/12 15:47:21   1135] setup target slack: 0.1
[03/12 15:47:21   1135] extra slack: 0.1
[03/12 15:47:21   1135] std delay: 0.0142
[03/12 15:47:21   1135] real setup target slack: 0.0142
[03/12 15:47:21   1135] PhyDesignGrid: maxLocalDensity 0.98
[03/12 15:47:21   1135] #spOpts: N=65 
[03/12 15:47:22   1135] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 15:47:22   1135] [NR-eagl] Started earlyGlobalRoute kernel
[03/12 15:47:22   1135] [NR-eagl] Initial Peak syMemory usage = 1527.6 MB
[03/12 15:47:22   1135] (I)       Reading DB...
[03/12 15:47:22   1135] (I)       congestionReportName   : 
[03/12 15:47:22   1135] (I)       buildTerm2TermWires    : 0
[03/12 15:47:22   1135] (I)       doTrackAssignment      : 1
[03/12 15:47:22   1135] (I)       dumpBookshelfFiles     : 0
[03/12 15:47:22   1135] (I)       numThreads             : 1
[03/12 15:47:22   1135] [NR-eagl] honorMsvRouteConstraint: false
[03/12 15:47:22   1135] (I)       honorPin               : false
[03/12 15:47:22   1135] (I)       honorPinGuide          : true
[03/12 15:47:22   1135] (I)       honorPartition         : false
[03/12 15:47:22   1135] (I)       allowPartitionCrossover: false
[03/12 15:47:22   1135] (I)       honorSingleEntry       : true
[03/12 15:47:22   1135] (I)       honorSingleEntryStrong : true
[03/12 15:47:22   1135] (I)       handleViaSpacingRule   : false
[03/12 15:47:22   1135] (I)       PDConstraint           : none
[03/12 15:47:22   1135] (I)       expBetterNDRHandling   : false
[03/12 15:47:22   1135] [NR-eagl] honorClockSpecNDR      : 0
[03/12 15:47:22   1135] (I)       routingEffortLevel     : 3
[03/12 15:47:22   1135] [NR-eagl] minRouteLayer          : 2
[03/12 15:47:22   1135] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 15:47:22   1135] (I)       numRowsPerGCell        : 1
[03/12 15:47:22   1135] (I)       speedUpLargeDesign     : 0
[03/12 15:47:22   1135] (I)       speedUpBlkViolationClean: 0
[03/12 15:47:22   1135] (I)       multiThreadingTA       : 0
[03/12 15:47:22   1135] (I)       blockedPinEscape       : 1
[03/12 15:47:22   1135] (I)       blkAwareLayerSwitching : 0
[03/12 15:47:22   1135] (I)       betterClockWireModeling: 1
[03/12 15:47:22   1135] (I)       punchThroughDistance   : 500.00
[03/12 15:47:22   1135] (I)       scenicBound            : 1.15
[03/12 15:47:22   1135] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 15:47:22   1135] (I)       source-to-sink ratio   : 0.00
[03/12 15:47:22   1135] (I)       targetCongestionRatioH : 1.00
[03/12 15:47:22   1135] (I)       targetCongestionRatioV : 1.00
[03/12 15:47:22   1135] (I)       layerCongestionRatio   : 0.70
[03/12 15:47:22   1135] (I)       m1CongestionRatio      : 0.10
[03/12 15:47:22   1135] (I)       m2m3CongestionRatio    : 0.70
[03/12 15:47:22   1135] (I)       localRouteEffort       : 1.00
[03/12 15:47:22   1135] (I)       numSitesBlockedByOneVia: 8.00
[03/12 15:47:22   1135] (I)       supplyScaleFactorH     : 1.00
[03/12 15:47:22   1135] (I)       supplyScaleFactorV     : 1.00
[03/12 15:47:22   1135] (I)       highlight3DOverflowFactor: 0.00
[03/12 15:47:22   1135] (I)       doubleCutViaModelingRatio: 0.00
[03/12 15:47:22   1135] (I)       blockTrack             : 
[03/12 15:47:22   1135] (I)       readTROption           : true
[03/12 15:47:22   1135] (I)       extraSpacingBothSide   : false
[03/12 15:47:22   1135] [NR-eagl] numTracksPerClockWire  : 0
[03/12 15:47:22   1135] (I)       routeSelectedNetsOnly  : false
[03/12 15:47:22   1135] (I)       before initializing RouteDB syMemory usage = 1568.8 MB
[03/12 15:47:22   1135] (I)       starting read tracks
[03/12 15:47:22   1135] (I)       build grid graph
[03/12 15:47:22   1135] (I)       build grid graph start
[03/12 15:47:22   1135] [NR-eagl] Layer1 has no routable track
[03/12 15:47:22   1135] [NR-eagl] Layer2 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer3 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer4 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer5 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer6 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer7 has single uniform track structure
[03/12 15:47:22   1135] [NR-eagl] Layer8 has single uniform track structure
[03/12 15:47:22   1135] (I)       build grid graph end
[03/12 15:47:22   1135] (I)       Layer1   numNetMinLayer=53470
[03/12 15:47:22   1135] (I)       Layer2   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       Layer3   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       Layer4   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       Layer5   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       Layer6   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       Layer7   numNetMinLayer=93
[03/12 15:47:22   1135] (I)       Layer8   numNetMinLayer=0
[03/12 15:47:22   1135] (I)       numViaLayers=7
[03/12 15:47:22   1135] (I)       end build via table
[03/12 15:47:22   1135] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 15:47:22   1135] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 15:47:22   1135] (I)       readDataFromPlaceDB
[03/12 15:47:22   1135] (I)       Read net information..
[03/12 15:47:22   1135] [NR-eagl] Read numTotalNets=53563  numIgnoredNets=5
[03/12 15:47:22   1135] (I)       Read testcase time = 0.020 seconds
[03/12 15:47:22   1135] 
[03/12 15:47:22   1135] (I)       totalPins=185786  totalGlobalPin=179288 (96.50%)
[03/12 15:47:22   1135] (I)       Model blockage into capacity
[03/12 15:47:22   1135] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 15:47:22   1135] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 15:47:22   1135] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 15:47:22   1135] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 15:47:22   1135] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 15:47:22   1135] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 15:47:22   1135] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 15:47:22   1135] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 15:47:22   1135] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 15:47:22   1135] (I)       Modeling time = 0.050 seconds
[03/12 15:47:22   1135] 
[03/12 15:47:22   1135] (I)       Number of ignored nets = 5
[03/12 15:47:22   1135] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of clock nets = 1.  Ignored: No
[03/12 15:47:22   1135] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 15:47:22   1135] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 15:47:22   1135] (I)       Number of two pin nets which has pins at the same location = 5.  Ignored: Yes
[03/12 15:47:22   1135] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 15:47:22   1135] (I)       Before initializing earlyGlobalRoute syMemory usage = 1577.4 MB
[03/12 15:47:22   1135] (I)       Layer1  viaCost=300.00
[03/12 15:47:22   1135] (I)       Layer2  viaCost=100.00
[03/12 15:47:22   1135] (I)       Layer3  viaCost=100.00
[03/12 15:47:22   1135] (I)       Layer4  viaCost=100.00
[03/12 15:47:22   1135] (I)       Layer5  viaCost=100.00
[03/12 15:47:22   1135] (I)       Layer6  viaCost=200.00
[03/12 15:47:22   1135] (I)       Layer7  viaCost=100.00
[03/12 15:47:22   1135] (I)       ---------------------Grid Graph Info--------------------
[03/12 15:47:22   1135] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 15:47:22   1135] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 15:47:22   1135] (I)       Site Width          :   400  (dbu)
[03/12 15:47:22   1135] (I)       Row Height          :  3600  (dbu)
[03/12 15:47:22   1135] (I)       GCell Width         :  3600  (dbu)
[03/12 15:47:22   1135] (I)       GCell Height        :  3600  (dbu)
[03/12 15:47:22   1135] (I)       grid                :   386   386     8
[03/12 15:47:22   1135] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 15:47:22   1135] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 15:47:22   1135] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 15:47:22   1135] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 15:47:22   1135] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 15:47:22   1135] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 15:47:22   1135] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 15:47:22   1135] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 15:47:22   1135] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 15:47:22   1135] (I)       --------------------------------------------------------
[03/12 15:47:22   1135] 
[03/12 15:47:22   1135] [NR-eagl] ============ Routing rule table ============
[03/12 15:47:22   1135] [NR-eagl] Rule id 0. Nets 53558 
[03/12 15:47:22   1135] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 15:47:22   1135] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 15:47:22   1135] [NR-eagl] ========================================
[03/12 15:47:22   1135] [NR-eagl] 
[03/12 15:47:22   1135] (I)       After initializing earlyGlobalRoute syMemory usage = 1577.4 MB
[03/12 15:47:22   1135] (I)       Loading and dumping file time : 0.46 seconds
[03/12 15:47:22   1135] (I)       ============= Initialization =============
[03/12 15:47:22   1135] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 15:47:22   1135] [NR-eagl] Layer group 1: route 93 net(s) in layer range [7, 8]
[03/12 15:47:22   1135] (I)       ============  Phase 1a Route ============
[03/12 15:47:22   1135] (I)       Phase 1a runs 0.01 seconds
[03/12 15:47:22   1135] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 15:47:22   1135] (I)       Usage: 48410 = (23409 H, 25001 V) = (6.98% H, 7.45% V) = (4.214e+04um H, 4.500e+04um V)
[03/12 15:47:22   1135] (I)       
[03/12 15:47:22   1135] (I)       ============  Phase 1b Route ============
[03/12 15:47:22   1135] (I)       Phase 1b runs 0.01 seconds
[03/12 15:47:22   1135] (I)       Usage: 48625 = (23507 H, 25118 V) = (7.01% H, 7.49% V) = (4.231e+04um H, 4.521e+04um V)
[03/12 15:47:22   1135] (I)       
[03/12 15:47:22   1135] (I)       earlyGlobalRoute overflow of layer group 1: 0.35% H + 0.21% V. EstWL: 8.752500e+04um
[03/12 15:47:22   1135] (I)       ============  Phase 1c Route ============
[03/12 15:47:22   1135] (I)       Level2 Grid: 78 x 78
[03/12 15:47:22   1135] (I)       Phase 1c runs 0.00 seconds
[03/12 15:47:22   1135] (I)       Usage: 48625 = (23507 H, 25118 V) = (7.01% H, 7.49% V) = (4.231e+04um H, 4.521e+04um V)
[03/12 15:47:22   1135] (I)       
[03/12 15:47:22   1135] (I)       ============  Phase 1d Route ============
[03/12 15:47:22   1135] (I)       Phase 1d runs 0.00 seconds
[03/12 15:47:22   1135] (I)       Usage: 48625 = (23507 H, 25118 V) = (7.01% H, 7.49% V) = (4.231e+04um H, 4.521e+04um V)
[03/12 15:47:22   1135] (I)       
[03/12 15:47:22   1135] (I)       ============  Phase 1e Route ============
[03/12 15:47:22   1135] (I)       Phase 1e runs 0.00 seconds
[03/12 15:47:22   1135] (I)       Usage: 48625 = (23507 H, 25118 V) = (7.01% H, 7.49% V) = (4.231e+04um H, 4.521e+04um V)
[03/12 15:47:22   1135] (I)       
[03/12 15:47:22   1135] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.34% H + 0.21% V. EstWL: 8.752500e+04um
[03/12 15:47:22   1135] [NR-eagl] 
[03/12 15:47:22   1135] (I)       dpBasedLA: time=0.01  totalOF=14326  totalVia=42872  totalWL=48583  total(Via+WL)=91455 
[03/12 15:47:22   1135] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 15:47:22   1135] [NR-eagl] Layer group 2: route 53465 net(s) in layer range [2, 8]
[03/12 15:47:22   1135] (I)       ============  Phase 1a Route ============
[03/12 15:47:22   1136] (I)       Phase 1a runs 0.18 seconds
[03/12 15:47:22   1136] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/12 15:47:22   1136] (I)       Usage: 788503 = (352056 H, 436447 V) = (12.07% H, 11.99% V) = (6.337e+05um H, 7.856e+05um V)
[03/12 15:47:22   1136] (I)       
[03/12 15:47:23   1136] (I)       ============  Phase 1b Route ============
[03/12 15:47:23   1136] (I)       Phase 1b runs 0.05 seconds
[03/12 15:47:23   1136] (I)       Usage: 788594 = (352133 H, 436461 V) = (12.07% H, 11.99% V) = (6.338e+05um H, 7.856e+05um V)
[03/12 15:47:23   1136] (I)       
[03/12 15:47:23   1136] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.13% V. EstWL: 1.331944e+06um
[03/12 15:47:23   1136] (I)       ============  Phase 1c Route ============
[03/12 15:47:23   1136] (I)       Level2 Grid: 78 x 78
[03/12 15:47:23   1136] (I)       Phase 1c runs 0.02 seconds
[03/12 15:47:23   1136] (I)       Usage: 788594 = (352133 H, 436461 V) = (12.07% H, 11.99% V) = (6.338e+05um H, 7.856e+05um V)
[03/12 15:47:23   1136] (I)       
[03/12 15:47:23   1136] (I)       ============  Phase 1d Route ============
[03/12 15:47:23   1136] (I)       Phase 1d runs 0.04 seconds
[03/12 15:47:23   1136] (I)       Usage: 788648 = (352164 H, 436484 V) = (12.07% H, 11.99% V) = (6.339e+05um H, 7.857e+05um V)
[03/12 15:47:23   1136] (I)       
[03/12 15:47:23   1136] (I)       ============  Phase 1e Route ============
[03/12 15:47:23   1136] (I)       Phase 1e runs 0.00 seconds
[03/12 15:47:23   1136] (I)       Usage: 788648 = (352164 H, 436484 V) = (12.07% H, 11.99% V) = (6.339e+05um H, 7.857e+05um V)
[03/12 15:47:23   1136] (I)       
[03/12 15:47:23   1136] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 1.332041e+06um
[03/12 15:47:23   1136] [NR-eagl] 
[03/12 15:47:23   1136] (I)       dpBasedLA: time=0.19  totalOF=23548  totalVia=361698  totalWL=740011  total(Via+WL)=1101709 
[03/12 15:47:23   1136] (I)       ============  Phase 1l Route ============
[03/12 15:47:23   1136] (I)       Total Global Routing Runtime: 0.89 seconds
[03/12 15:47:23   1136] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/12 15:47:23   1136] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[03/12 15:47:23   1136] (I)       
[03/12 15:47:23   1136] [NR-eagl] End Peak syMemory usage = 1577.4 MB
[03/12 15:47:23   1136] [NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
[03/12 15:47:23   1136] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.84 (area is in unit of 4 std-cell row bins)
[03/12 15:47:23   1136] Local HotSpot Analysis: normalized congestion hotspot area = 0.26/1.84 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 15:47:23   1136] HotSpot [1] box (240.40 442.00 283.60 499.60)
[03/12 15:47:23   1136] HotSpot [1] area 0.52
[03/12 15:47:23   1136] HotSpot [2] box (10.00 254.80 38.80 298.00)
[03/12 15:47:23   1136] HotSpot [2] area 0.26
[03/12 15:47:23   1136] HotSpot [3] box (528.40 384.40 571.60 427.60)
[03/12 15:47:23   1136] HotSpot [3] area 0.26
[03/12 15:47:23   1136] HotSpot [4] box (571.60 442.00 614.80 485.20)
[03/12 15:47:23   1136] HotSpot [4] area 0.26
[03/12 15:47:23   1136] HotSpot [5] box (67.60 485.20 96.40 514.00)
[03/12 15:47:23   1136] HotSpot [5] area 0.26
[03/12 15:47:23   1136] Top 5 hotspots total area: 1.57
[03/12 15:47:23   1136] 
[03/12 15:47:23   1136] ** np local hotspot detection info verbose **
[03/12 15:47:23   1136] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 15:47:23   1136] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 15:47:23   1136] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 15:47:23   1136] 
[03/12 15:47:23   1136] #spOpts: N=65 
[03/12 15:47:23   1136] Apply auto density screen in post-place stage.
[03/12 15:47:23   1136] Auto density screen increases utilization from 0.532 to 0.532
[03/12 15:47:23   1136] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1577.4M
[03/12 15:47:23   1136] *** Starting refinePlace (0:18:57 mem=1577.4M) ***
[03/12 15:47:23   1136] Total net bbox length = 1.190e+06 (5.161e+05 6.736e+05) (ext = 4.675e+04)
[03/12 15:47:23   1137] default core: bins with density >  0.75 = 10.5 % ( 151 / 1444 )
[03/12 15:47:23   1137] Density distribution unevenness ratio = 16.823%
[03/12 15:47:23   1137] RPlace IncrNP: Rollback Lev = -5
[03/12 15:47:23   1137] RPlace: Density =1.056667, incremental np is triggered.
[03/12 15:47:23   1137] incr SKP is on..., with optDC mode
[03/12 15:47:23   1137] tdgpInitIgnoreNetLoadFix on 
[03/12 15:47:28   1141] Congestion driven padding in post-place stage.
[03/12 15:47:29   1142] Congestion driven padding increases utilization from 0.734 to 0.735
[03/12 15:47:29   1142] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 1625.2M
[03/12 15:49:43   1277] default core: bins with density >  0.75 = 12.5 % ( 180 / 1444 )
[03/12 15:49:43   1277] Density distribution unevenness ratio = 16.857%
[03/12 15:49:43   1277] RPlace postIncrNP: Density = 1.056667 -> 0.901111.
[03/12 15:49:43   1277] RPlace postIncrNP Info: Density distribution changes:
[03/12 15:49:43   1277] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 15:49:43   1277] [1.05 - 1.10] :	 1 (0.07%) -> 0 (0.00%)
[03/12 15:49:43   1277] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/12 15:49:43   1277] [0.95 - 1.00] :	 5 (0.35%) -> 0 (0.00%)
[03/12 15:49:43   1277] [0.90 - 0.95] :	 11 (0.76%) -> 1 (0.07%)
[03/12 15:49:43   1277] [0.85 - 0.90] :	 17 (1.18%) -> 10 (0.69%)
[03/12 15:49:43   1277] [0.80 - 0.85] :	 38 (2.63%) -> 68 (4.71%)
[03/12 15:49:43   1277] [CPU] RefinePlace/IncrNP (cpu=0:02:20, real=0:02:20, mem=1818.2MB) @(0:18:57 - 0:21:17).
[03/12 15:49:43   1277] Move report: incrNP moves 49039 insts, mean move: 8.74 um, max move: 114.60 um
[03/12 15:49:43   1277] 	Max move on inst (core_instance/qmem_instance/FE_OFC5410_n949): (57.00, 393.40) --> (58.20, 506.80)
[03/12 15:49:43   1277] Move report: Timing Driven Placement moves 49039 insts, mean move: 8.74 um, max move: 114.60 um
[03/12 15:49:43   1277] 	Max move on inst (core_instance/qmem_instance/FE_OFC5410_n949): (57.00, 393.40) --> (58.20, 506.80)
[03/12 15:49:43   1277] 	Runtime: CPU: 0:02:20 REAL: 0:02:20 MEM: 1818.2MB
[03/12 15:49:43   1277] Starting refinePlace ...
[03/12 15:49:43   1277] default core: bins with density >  0.75 = 12.5 % ( 180 / 1444 )
[03/12 15:49:43   1277] Density distribution unevenness ratio = 16.857%
[03/12 15:49:45   1278]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:49:45   1278] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=1818.2MB) @(0:21:17 - 0:21:18).
[03/12 15:49:45   1278] Move report: preRPlace moves 7274 insts, mean move: 0.46 um, max move: 4.00 um
[03/12 15:49:45   1278] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U428): (451.80, 407.80) --> (454.00, 406.00)
[03/12 15:49:45   1278] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 15:49:45   1278] wireLenOptFixPriorityInst 0 inst fixed
[03/12 15:49:45   1278] Placement tweakage begins.
[03/12 15:49:45   1278] wire length = 1.479e+06
[03/12 15:49:49   1282] wire length = 1.421e+06
[03/12 15:49:49   1282] Placement tweakage ends.
[03/12 15:49:49   1282] Move report: tweak moves 4646 insts, mean move: 2.82 um, max move: 39.00 um
[03/12 15:49:49   1282] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC4364_N262): (315.80, 343.00) --> (276.80, 343.00)
[03/12 15:49:49   1282] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.3, real=0:00:04.0, mem=1818.2MB) @(0:21:18 - 0:21:23).
[03/12 15:49:49   1283] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:49:49   1283] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1818.2MB) @(0:21:23 - 0:21:23).
[03/12 15:49:49   1283] Move report: Detail placement moves 10806 insts, mean move: 1.47 um, max move: 39.00 um
[03/12 15:49:49   1283] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC4364_N262): (315.80, 343.00) --> (276.80, 343.00)
[03/12 15:49:49   1283] 	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1818.2MB
[03/12 15:49:49   1283] Statistics of distance of Instance movement in refine placement:
[03/12 15:49:49   1283]   maximum (X+Y) =       119.00 um
[03/12 15:49:49   1283]   inst (core_instance/qmem_instance/FE_OFC5410_n949) with max move: (57, 393.4) -> (62.6, 506.8)
[03/12 15:49:49   1283]   mean    (X+Y) =         8.78 um
[03/12 15:49:49   1283] Total instances flipped for WireLenOpt: 2909
[03/12 15:49:49   1283] Total instances flipped, including legalization: 30
[03/12 15:49:49   1283] Summary Report:
[03/12 15:49:49   1283] Instances move: 49040 (out of 49148 movable)
[03/12 15:49:49   1283] Mean displacement: 8.78 um
[03/12 15:49:49   1283] Max displacement: 119.00 um (Instance: core_instance/qmem_instance/FE_OFC5410_n949) (57, 393.4) -> (62.6, 506.8)
[03/12 15:49:49   1283] 	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
[03/12 15:49:49   1283] Total instances moved : 49040
[03/12 15:49:49   1283] Total net bbox length = 1.161e+06 (5.025e+05 6.581e+05) (ext = 4.616e+04)
[03/12 15:49:49   1283] Runtime: CPU: 0:02:26 REAL: 0:02:26 MEM: 1818.2MB
[03/12 15:49:49   1283] [CPU] RefinePlace/total (cpu=0:02:26, real=0:02:26, mem=1818.2MB) @(0:18:57 - 0:21:23).
[03/12 15:49:49   1283] *** Finished refinePlace (0:21:23 mem=1818.2M) ***
[03/12 15:49:50   1283] #spOpts: N=65 
[03/12 15:49:50   1283] default core: bins with density >  0.75 = 12.3 % ( 177 / 1444 )
[03/12 15:49:50   1283] Density distribution unevenness ratio = 16.843%
[03/12 15:49:50   1283] Trial Route Overflow 0(H) 0(V)
[03/12 15:49:50   1283] Starting congestion repair ...
[03/12 15:49:50   1283] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/12 15:49:50   1283] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 15:49:50   1283] (I)       Reading DB...
[03/12 15:49:50   1283] (I)       congestionReportName   : 
[03/12 15:49:50   1283] (I)       buildTerm2TermWires    : 1
[03/12 15:49:50   1283] (I)       doTrackAssignment      : 1
[03/12 15:49:50   1283] (I)       dumpBookshelfFiles     : 0
[03/12 15:49:50   1283] (I)       numThreads             : 1
[03/12 15:49:50   1283] [NR-eagl] honorMsvRouteConstraint: false
[03/12 15:49:50   1283] (I)       honorPin               : false
[03/12 15:49:50   1283] (I)       honorPinGuide          : true
[03/12 15:49:50   1283] (I)       honorPartition         : false
[03/12 15:49:50   1283] (I)       allowPartitionCrossover: false
[03/12 15:49:50   1283] (I)       honorSingleEntry       : true
[03/12 15:49:50   1283] (I)       honorSingleEntryStrong : true
[03/12 15:49:50   1283] (I)       handleViaSpacingRule   : false
[03/12 15:49:50   1283] (I)       PDConstraint           : none
[03/12 15:49:50   1283] (I)       expBetterNDRHandling   : false
[03/12 15:49:50   1283] [NR-eagl] honorClockSpecNDR      : 0
[03/12 15:49:50   1283] (I)       routingEffortLevel     : 3
[03/12 15:49:50   1283] [NR-eagl] minRouteLayer          : 2
[03/12 15:49:50   1283] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 15:49:50   1283] (I)       numRowsPerGCell        : 1
[03/12 15:49:50   1283] (I)       speedUpLargeDesign     : 0
[03/12 15:49:50   1283] (I)       speedUpBlkViolationClean: 0
[03/12 15:49:50   1283] (I)       multiThreadingTA       : 0
[03/12 15:49:50   1283] (I)       blockedPinEscape       : 1
[03/12 15:49:50   1283] (I)       blkAwareLayerSwitching : 0
[03/12 15:49:50   1283] (I)       betterClockWireModeling: 1
[03/12 15:49:50   1283] (I)       punchThroughDistance   : 500.00
[03/12 15:49:50   1283] (I)       scenicBound            : 1.15
[03/12 15:49:50   1283] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 15:49:50   1283] (I)       source-to-sink ratio   : 0.00
[03/12 15:49:50   1283] (I)       targetCongestionRatioH : 1.00
[03/12 15:49:50   1283] (I)       targetCongestionRatioV : 1.00
[03/12 15:49:50   1283] (I)       layerCongestionRatio   : 0.70
[03/12 15:49:50   1283] (I)       m1CongestionRatio      : 0.10
[03/12 15:49:50   1283] (I)       m2m3CongestionRatio    : 0.70
[03/12 15:49:50   1283] (I)       localRouteEffort       : 1.00
[03/12 15:49:50   1283] (I)       numSitesBlockedByOneVia: 8.00
[03/12 15:49:50   1283] (I)       supplyScaleFactorH     : 1.00
[03/12 15:49:50   1283] (I)       supplyScaleFactorV     : 1.00
[03/12 15:49:50   1283] (I)       highlight3DOverflowFactor: 0.00
[03/12 15:49:50   1283] (I)       doubleCutViaModelingRatio: 0.00
[03/12 15:49:50   1283] (I)       blockTrack             : 
[03/12 15:49:50   1283] (I)       readTROption           : true
[03/12 15:49:50   1283] (I)       extraSpacingBothSide   : false
[03/12 15:49:50   1283] [NR-eagl] numTracksPerClockWire  : 0
[03/12 15:49:50   1283] (I)       routeSelectedNetsOnly  : false
[03/12 15:49:50   1283] (I)       before initializing RouteDB syMemory usage = 1818.2 MB
[03/12 15:49:50   1283] (I)       starting read tracks
[03/12 15:49:50   1283] (I)       build grid graph
[03/12 15:49:50   1283] (I)       build grid graph start
[03/12 15:49:50   1283] [NR-eagl] Layer1 has no routable track
[03/12 15:49:50   1283] [NR-eagl] Layer2 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer3 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer4 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer5 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer6 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer7 has single uniform track structure
[03/12 15:49:50   1283] [NR-eagl] Layer8 has single uniform track structure
[03/12 15:49:50   1283] (I)       build grid graph end
[03/12 15:49:50   1283] (I)       Layer1   numNetMinLayer=53470
[03/12 15:49:50   1283] (I)       Layer2   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       Layer3   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       Layer4   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       Layer5   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       Layer6   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       Layer7   numNetMinLayer=93
[03/12 15:49:50   1283] (I)       Layer8   numNetMinLayer=0
[03/12 15:49:50   1283] (I)       numViaLayers=7
[03/12 15:49:50   1283] (I)       end build via table
[03/12 15:49:50   1283] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 15:49:50   1283] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 15:49:50   1283] (I)       readDataFromPlaceDB
[03/12 15:49:50   1283] (I)       Read net information..
[03/12 15:49:50   1283] [NR-eagl] Read numTotalNets=53563  numIgnoredNets=0
[03/12 15:49:50   1283] (I)       Read testcase time = 0.010 seconds
[03/12 15:49:50   1283] 
[03/12 15:49:50   1283] (I)       totalPins=185796  totalGlobalPin=182372 (98.16%)
[03/12 15:49:50   1283] (I)       Model blockage into capacity
[03/12 15:49:50   1283] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 15:49:50   1284] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 15:49:50   1284] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 15:49:50   1284] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 15:49:50   1284] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 15:49:50   1284] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 15:49:50   1284] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 15:49:50   1284] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 15:49:50   1284] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 15:49:50   1284] (I)       Modeling time = 0.040 seconds
[03/12 15:49:50   1284] 
[03/12 15:49:50   1284] (I)       Number of ignored nets = 0
[03/12 15:49:50   1284] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of clock nets = 1.  Ignored: No
[03/12 15:49:50   1284] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 15:49:50   1284] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 15:49:50   1284] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 15:49:50   1284] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 15:49:50   1284] (I)       Before initializing earlyGlobalRoute syMemory usage = 1818.2 MB
[03/12 15:49:50   1284] (I)       Layer1  viaCost=300.00
[03/12 15:49:50   1284] (I)       Layer2  viaCost=100.00
[03/12 15:49:50   1284] (I)       Layer3  viaCost=100.00
[03/12 15:49:50   1284] (I)       Layer4  viaCost=100.00
[03/12 15:49:50   1284] (I)       Layer5  viaCost=100.00
[03/12 15:49:50   1284] (I)       Layer6  viaCost=200.00
[03/12 15:49:50   1284] (I)       Layer7  viaCost=100.00
[03/12 15:49:50   1284] (I)       ---------------------Grid Graph Info--------------------
[03/12 15:49:50   1284] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 15:49:50   1284] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 15:49:50   1284] (I)       Site Width          :   400  (dbu)
[03/12 15:49:50   1284] (I)       Row Height          :  3600  (dbu)
[03/12 15:49:50   1284] (I)       GCell Width         :  3600  (dbu)
[03/12 15:49:50   1284] (I)       GCell Height        :  3600  (dbu)
[03/12 15:49:50   1284] (I)       grid                :   386   386     8
[03/12 15:49:50   1284] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 15:49:50   1284] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 15:49:50   1284] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 15:49:50   1284] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 15:49:50   1284] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 15:49:50   1284] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 15:49:50   1284] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 15:49:50   1284] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 15:49:50   1284] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 15:49:50   1284] (I)       --------------------------------------------------------
[03/12 15:49:50   1284] 
[03/12 15:49:50   1284] [NR-eagl] ============ Routing rule table ============
[03/12 15:49:50   1284] [NR-eagl] Rule id 0. Nets 53563 
[03/12 15:49:50   1284] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 15:49:50   1284] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 15:49:50   1284] [NR-eagl] ========================================
[03/12 15:49:50   1284] [NR-eagl] 
[03/12 15:49:50   1284] (I)       After initializing earlyGlobalRoute syMemory usage = 1818.2 MB
[03/12 15:49:50   1284] (I)       Loading and dumping file time : 0.39 seconds
[03/12 15:49:50   1284] (I)       ============= Initialization =============
[03/12 15:49:50   1284] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 15:49:50   1284] [NR-eagl] Layer group 1: route 93 net(s) in layer range [7, 8]
[03/12 15:49:50   1284] (I)       ============  Phase 1a Route ============
[03/12 15:49:50   1284] (I)       Phase 1a runs 0.01 seconds
[03/12 15:49:50   1284] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 15:49:50   1284] (I)       Usage: 46523 = (22285 H, 24238 V) = (6.64% H, 7.23% V) = (4.011e+04um H, 4.363e+04um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       ============  Phase 1b Route ============
[03/12 15:49:50   1284] (I)       Phase 1b runs 0.00 seconds
[03/12 15:49:50   1284] (I)       Usage: 46666 = (22352 H, 24314 V) = (6.66% H, 7.25% V) = (4.023e+04um H, 4.377e+04um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.22% V. EstWL: 8.399880e+04um
[03/12 15:49:50   1284] (I)       ============  Phase 1c Route ============
[03/12 15:49:50   1284] (I)       Level2 Grid: 78 x 78
[03/12 15:49:50   1284] (I)       Phase 1c runs 0.01 seconds
[03/12 15:49:50   1284] (I)       Usage: 46667 = (22353 H, 24314 V) = (6.66% H, 7.25% V) = (4.024e+04um H, 4.377e+04um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       ============  Phase 1d Route ============
[03/12 15:49:50   1284] (I)       Phase 1d runs 0.00 seconds
[03/12 15:49:50   1284] (I)       Usage: 46667 = (22353 H, 24314 V) = (6.66% H, 7.25% V) = (4.024e+04um H, 4.377e+04um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       ============  Phase 1e Route ============
[03/12 15:49:50   1284] (I)       Phase 1e runs 0.00 seconds
[03/12 15:49:50   1284] (I)       Usage: 46667 = (22353 H, 24314 V) = (6.66% H, 7.25% V) = (4.024e+04um H, 4.377e+04um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.17% V. EstWL: 8.400060e+04um
[03/12 15:49:50   1284] [NR-eagl] 
[03/12 15:49:50   1284] (I)       dpBasedLA: time=0.01  totalOF=12419  totalVia=42621  totalWL=46632  total(Via+WL)=89253 
[03/12 15:49:50   1284] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 15:49:50   1284] [NR-eagl] Layer group 2: route 53470 net(s) in layer range [2, 8]
[03/12 15:49:50   1284] (I)       ============  Phase 1a Route ============
[03/12 15:49:50   1284] (I)       Phase 1a runs 0.16 seconds
[03/12 15:49:50   1284] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 15:49:50   1284] (I)       Usage: 768750 = (342530 H, 426220 V) = (11.74% H, 11.70% V) = (6.166e+05um H, 7.672e+05um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       ============  Phase 1b Route ============
[03/12 15:49:50   1284] (I)       Phase 1b runs 0.03 seconds
[03/12 15:49:50   1284] (I)       Usage: 768818 = (342582 H, 426236 V) = (11.74% H, 11.70% V) = (6.166e+05um H, 7.672e+05um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.299872e+06um
[03/12 15:49:50   1284] (I)       ============  Phase 1c Route ============
[03/12 15:49:50   1284] (I)       Level2 Grid: 78 x 78
[03/12 15:49:50   1284] (I)       Phase 1c runs 0.02 seconds
[03/12 15:49:50   1284] (I)       Usage: 768820 = (342584 H, 426236 V) = (11.74% H, 11.70% V) = (6.167e+05um H, 7.672e+05um V)
[03/12 15:49:50   1284] (I)       
[03/12 15:49:50   1284] (I)       ============  Phase 1d Route ============
[03/12 15:49:51   1284] (I)       Phase 1d runs 0.04 seconds
[03/12 15:49:51   1284] (I)       Usage: 768855 = (342607 H, 426248 V) = (11.74% H, 11.70% V) = (6.167e+05um H, 7.672e+05um V)
[03/12 15:49:51   1284] (I)       
[03/12 15:49:51   1284] (I)       ============  Phase 1e Route ============
[03/12 15:49:51   1284] (I)       Phase 1e runs 0.00 seconds
[03/12 15:49:51   1284] (I)       Usage: 768855 = (342607 H, 426248 V) = (11.74% H, 11.70% V) = (6.167e+05um H, 7.672e+05um V)
[03/12 15:49:51   1284] (I)       
[03/12 15:49:51   1284] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 1.299938e+06um
[03/12 15:49:51   1284] [NR-eagl] 
[03/12 15:49:51   1284] (I)       dpBasedLA: time=0.19  totalOF=19843  totalVia=360440  totalWL=722176  total(Via+WL)=1082616 
[03/12 15:49:51   1284] (I)       ============  Phase 1l Route ============
[03/12 15:49:51   1284] (I)       Total Global Routing Runtime: 0.84 seconds
[03/12 15:49:51   1284] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 15:49:51   1284] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 15:49:51   1284] (I)       
[03/12 15:49:51   1284] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 15:49:51   1284] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 15:49:51   1284] 
[03/12 15:49:51   1284] ** np local hotspot detection info verbose **
[03/12 15:49:51   1284] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 15:49:51   1284] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 15:49:51   1284] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 15:49:51   1284] 
[03/12 15:49:51   1284] describeCongestion: hCong = 0.00 vCong = 0.00
[03/12 15:49:51   1284] Skipped repairing congestion.
[03/12 15:49:51   1284] (I)       ============= track Assignment ============
[03/12 15:49:51   1284] (I)       extract Global 3D Wires
[03/12 15:49:51   1284] (I)       Extract Global WL : time=0.03
[03/12 15:49:51   1284] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 15:49:51   1284] (I)       Initialization real time=0.01 seconds
[03/12 15:49:52   1285] (I)       Kernel real time=0.62 seconds
[03/12 15:49:52   1285] (I)       End Greedy Track Assignment
[03/12 15:49:52   1285] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 185465
[03/12 15:49:52   1285] [NR-eagl] Layer2(M2)(V) length: 4.392369e+05um, number of vias: 272928
[03/12 15:49:52   1285] [NR-eagl] Layer3(M3)(H) length: 4.568650e+05um, number of vias: 23453
[03/12 15:49:52   1285] [NR-eagl] Layer4(M4)(V) length: 1.673805e+05um, number of vias: 15746
[03/12 15:49:52   1285] [NR-eagl] Layer5(M5)(H) length: 1.362060e+05um, number of vias: 12467
[03/12 15:49:52   1285] [NR-eagl] Layer6(M6)(V) length: 1.301012e+05um, number of vias: 6046
[03/12 15:49:52   1285] [NR-eagl] Layer7(M7)(H) length: 4.276860e+04um, number of vias: 7835
[03/12 15:49:52   1285] [NR-eagl] Layer8(M8)(V) length: 4.798420e+04um, number of vias: 0
[03/12 15:49:52   1285] [NR-eagl] Total length: 1.420542e+06um, number of vias: 523940
[03/12 15:49:52   1286] End of congRepair (cpu=0:00:02.5, real=0:00:02.0)
[03/12 15:49:52   1286] Start to check current routing status for nets...
[03/12 15:49:52   1286] Using hname+ instead name for net compare
[03/12 15:49:52   1286] All nets are already routed correctly.
[03/12 15:49:52   1286] End to check current routing status for nets (mem=1523.1M)
[03/12 15:49:52   1286] Extraction called for design 'fullchip' of instances=49148 and nets=53742 using extraction engine 'preRoute' .
[03/12 15:49:52   1286] PreRoute RC Extraction called for design fullchip.
[03/12 15:49:52   1286] RC Extraction called in multi-corner(2) mode.
[03/12 15:49:52   1286] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 15:49:52   1286] RCMode: PreRoute
[03/12 15:49:52   1286]       RC Corner Indexes            0       1   
[03/12 15:49:52   1286] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 15:49:52   1286] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 15:49:52   1286] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 15:49:52   1286] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 15:49:52   1286] Shrink Factor                : 1.00000
[03/12 15:49:52   1286] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 15:49:52   1286] Using capacitance table file ...
[03/12 15:49:52   1286] Updating RC grid for preRoute extraction ...
[03/12 15:49:52   1286] Initializing multi-corner capacitance tables ... 
[03/12 15:49:52   1286] Initializing multi-corner resistance tables ...
[03/12 15:49:53   1286] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1523.121M)
[03/12 15:49:54   1288] Compute RC Scale Done ...
[03/12 15:49:54   1288] **optDesign ... cpu = 0:16:39, real = 0:16:38, mem = 1497.6M, totSessionCpu=0:21:28 **
[03/12 15:49:55   1288] Include MVT Delays for Hold Opt
[03/12 15:49:55   1288] #################################################################################
[03/12 15:49:55   1288] # Design Stage: PreRoute
[03/12 15:49:55   1288] # Design Name: fullchip
[03/12 15:49:55   1288] # Design Mode: 65nm
[03/12 15:49:55   1288] # Analysis Mode: MMMC Non-OCV 
[03/12 15:49:55   1288] # Parasitics Mode: No SPEF/RCDB
[03/12 15:49:55   1288] # Signoff Settings: SI Off 
[03/12 15:49:55   1288] #################################################################################
[03/12 15:49:57   1290] AAE_INFO: 1 threads acquired from CTE.
[03/12 15:49:57   1290] Calculate delays in BcWc mode...
[03/12 15:49:57   1290] Topological Sorting (CPU = 0:00:00.1, MEM = 1506.9M, InitMEM = 1499.4M)
[03/12 15:50:03   1297] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 15:50:03   1297] End delay calculation. (MEM=1600.04 CPU=0:00:06.1 REAL=0:00:06.0)
[03/12 15:50:03   1297] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1600.0M) ***
[03/12 15:50:05   1299] *** Timing NOT met, worst failing slack is -1.452
[03/12 15:50:05   1299] *** Check timing (0:00:00.1)
[03/12 15:50:05   1299] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:50:05   1299] optDesignOneStep: Leakage Power Flow
[03/12 15:50:05   1299] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 15:50:05   1299] Begin: GigaOpt Optimization in WNS mode
[03/12 15:50:05   1299] Info: 1 clock net  excluded from IPO operation.
[03/12 15:50:05   1299] PhyDesignGrid: maxLocalDensity 1.00
[03/12 15:50:05   1299] #spOpts: N=65 
[03/12 15:50:05   1299] Core basic site is core
[03/12 15:50:05   1299] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 15:50:05   1299] Summary for sequential cells idenfication: 
[03/12 15:50:05   1299] Identified SBFF number: 199
[03/12 15:50:05   1299] Identified MBFF number: 0
[03/12 15:50:05   1299] Not identified SBFF number: 0
[03/12 15:50:05   1299] Not identified MBFF number: 0
[03/12 15:50:05   1299] Number of sequential cells which are not FFs: 104
[03/12 15:50:05   1299] 
[03/12 15:50:08   1302] *info: 1 clock net excluded
[03/12 15:50:08   1302] *info: 2 special nets excluded.
[03/12 15:50:09   1302] *info: 179 no-driver nets excluded.
[03/12 15:50:11   1304] ** GigaOpt Optimizer WNS Slack -1.452 TNS Slack -2966.066 Density 53.20
[03/12 15:50:11   1304] Optimizer WNS Pass 0
[03/12 15:50:11   1304] Active Path Group: reg2reg  
[03/12 15:50:11   1305] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:50:11   1305] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:50:11   1305] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:50:11   1305] |  -1.452|   -1.452|-2857.014|-2966.066|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:11   1305] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 15:50:11   1305] |  -1.421|   -1.421|-2839.343|-2948.395|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:11   1305] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:12   1305] |  -1.409|   -1.409|-2836.764|-2945.816|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:50:12   1305] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:50:12   1306] |  -1.398|   -1.398|-2830.879|-2939.931|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:12   1306] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:13   1306] |  -1.390|   -1.390|-2816.326|-2925.378|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:13   1306] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:13   1307] |  -1.382|   -1.382|-2814.902|-2923.954|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:13   1307] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:13   1307] |  -1.380|   -1.380|-2811.629|-2920.681|    53.20%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:13   1307] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:14   1307] |  -1.373|   -1.373|-2810.778|-2919.830|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:14   1307] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:15   1308] |  -1.365|   -1.365|-2802.365|-2911.417|    53.20%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:15   1308] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:15   1309] |  -1.362|   -1.362|-2794.392|-2903.444|    53.21%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:15   1309] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:16   1310] |  -1.356|   -1.356|-2788.024|-2897.076|    53.21%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:16   1310] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:17   1310] |  -1.354|   -1.354|-2784.204|-2893.256|    53.22%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:17   1310] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:17   1311] |  -1.347|   -1.347|-2780.438|-2889.490|    53.22%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:17   1311] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:18   1312] |  -1.344|   -1.344|-2769.212|-2878.264|    53.23%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:18   1312] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:18   1312] |  -1.338|   -1.338|-2765.058|-2874.110|    53.23%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:18   1312] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:19   1313] |  -1.337|   -1.337|-2755.671|-2864.723|    53.24%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:19   1313] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:19   1313] |  -1.329|   -1.329|-2753.585|-2862.637|    53.24%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:19   1313] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:20   1314] |  -1.329|   -1.329|-2743.675|-2852.727|    53.25%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:20   1314] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:20   1314] |  -1.329|   -1.329|-2742.163|-2851.215|    53.25%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:20   1314] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:20   1314] |  -1.322|   -1.322|-2741.504|-2850.556|    53.25%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:50:20   1314] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:50:22   1315] |  -1.321|   -1.321|-2729.500|-2838.552|    53.27%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:50:22   1315] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:50:22   1315] |  -1.316|   -1.316|-2728.053|-2837.105|    53.27%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:22   1315] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:23   1316] |  -1.314|   -1.314|-2723.816|-2832.868|    53.28%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:23   1316] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:23   1317] |  -1.308|   -1.308|-2719.278|-2828.330|    53.28%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:23   1317] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:24   1318] |  -1.306|   -1.306|-2707.914|-2816.966|    53.30%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:24   1318] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:25   1319] |  -1.305|   -1.305|-2705.160|-2814.212|    53.31%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:25   1319] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:26   1319] |  -1.305|   -1.305|-2703.448|-2812.500|    53.31%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:26   1319] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:26   1319] |  -1.305|   -1.305|-2703.145|-2812.197|    53.31%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:26   1319] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:26   1319] |  -1.297|   -1.297|-2702.145|-2811.197|    53.31%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:50:26   1319] |        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
[03/12 15:50:28   1322] |  -1.297|   -1.297|-2689.061|-2798.113|    53.33%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:28   1322] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:28   1322] |  -1.297|   -1.297|-2687.388|-2796.440|    53.34%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:28   1322] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:29   1322] |  -1.290|   -1.290|-2686.661|-2795.713|    53.34%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:50:29   1322] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 15:50:31   1324] |  -1.291|   -1.291|-2674.860|-2783.912|    53.37%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:31   1324] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:31   1325] |  -1.291|   -1.291|-2672.706|-2781.758|    53.37%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:31   1325] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:31   1325] |  -1.283|   -1.283|-2672.031|-2781.083|    53.38%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:31   1325] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:33   1327] |  -1.283|   -1.283|-2664.787|-2773.839|    53.40%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:33   1327] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:33   1327] |  -1.283|   -1.283|-2658.968|-2768.020|    53.40%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:33   1327] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:34   1327] |  -1.275|   -1.275|-2658.162|-2767.214|    53.41%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:50:34   1327] |        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/12 15:50:36   1330] |  -1.275|   -1.275|-2650.100|-2759.152|    53.43%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:36   1330] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:36   1330] |  -1.273|   -1.273|-2646.706|-2755.758|    53.44%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:36   1330] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:37   1331] |  -1.273|   -1.273|-2643.973|-2753.025|    53.45%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:37   1331] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:37   1331] |  -1.273|   -1.273|-2643.911|-2752.963|    53.45%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:37   1331] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:37   1331] |  -1.268|   -1.268|-2641.620|-2750.672|    53.46%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:37   1331] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:40   1333] |  -1.266|   -1.266|-2634.046|-2743.098|    53.49%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:40   1333] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:40   1334] |  -1.263|   -1.263|-2629.612|-2738.664|    53.50%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:40   1334] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:41   1335] |  -1.264|   -1.264|-2624.241|-2733.293|    53.52%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:41   1335] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:41   1335] |  -1.264|   -1.264|-2624.028|-2733.080|    53.52%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:41   1335] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:42   1335] |  -1.260|   -1.260|-2623.564|-2732.616|    53.52%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:42   1335] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:42   1336] |  -1.260|   -1.260|-2619.763|-2728.815|    53.53%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:42   1336] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:42   1336] |  -1.260|   -1.260|-2619.648|-2728.700|    53.53%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:42   1336] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:43   1337] |  -1.258|   -1.258|-2619.007|-2728.059|    53.54%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:43   1337] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:44   1338] |  -1.258|   -1.258|-2617.089|-2726.141|    53.55%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:44   1338] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:44   1338] |  -1.258|   -1.258|-2616.772|-2725.824|    53.55%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:44   1338] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:44   1338] |  -1.251|   -1.251|-2614.735|-2723.787|    53.55%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:44   1338] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:47   1340] |  -1.251|   -1.251|-2605.012|-2714.064|    53.58%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:47   1340] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:47   1341] |  -1.251|   -1.251|-2603.125|-2712.183|    53.59%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:50:47   1341] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:47   1341] |  -1.245|   -1.245|-2601.653|-2710.711|    53.60%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:47   1341] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:50   1343] |  -1.245|   -1.245|-2594.864|-2703.928|    53.63%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:50   1343] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:50   1344] |  -1.245|   -1.245|-2593.194|-2702.259|    53.63%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:50   1344] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:50:50   1344] |  -1.243|   -1.243|-2591.606|-2700.671|    53.65%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:50   1344] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:52   1345] |  -1.243|   -1.243|-2588.453|-2697.523|    53.66%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:52   1345] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:52   1345] |  -1.243|   -1.243|-2588.363|-2697.433|    53.66%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:52   1345] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:52   1346] |  -1.239|   -1.239|-2586.945|-2696.015|    53.67%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:52   1346] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:53   1347] |  -1.240|   -1.240|-2579.577|-2688.654|    53.68%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:53   1347] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:53   1347] |  -1.240|   -1.240|-2579.354|-2688.432|    53.69%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:53   1347] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:53   1347] |  -1.239|   -1.239|-2578.617|-2687.695|    53.69%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:50:53   1347] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 15:50:54   1347] |  -1.234|   -1.234|-2576.981|-2686.058|    53.70%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:54   1347] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:55   1349] |  -1.234|   -1.234|-2570.069|-2679.153|    53.72%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:55   1349] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:56   1349] |  -1.234|   -1.234|-2567.588|-2676.672|    53.72%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:56   1349] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 15:50:56   1350] |  -1.232|   -1.232|-2566.306|-2675.389|    53.72%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:56   1350] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:50:57   1351] |  -1.233|   -1.233|-2564.356|-2673.440|    53.73%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:57   1351] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:50:57   1351] |  -1.233|   -1.233|-2564.141|-2673.225|    53.73%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:57   1351] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:50:57   1351] |  -1.230|   -1.230|-2564.002|-2673.086|    53.73%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:57   1351] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:58   1352] |  -1.230|   -1.230|-2558.152|-2667.236|    53.74%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:58   1352] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:58   1352] |  -1.230|   -1.230|-2557.853|-2666.937|    53.74%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:58   1352] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 15:50:59   1352] |  -1.227|   -1.227|-2556.588|-2665.671|    53.75%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:50:59   1352] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:00   1353] |  -1.227|   -1.227|-2552.389|-2661.473|    53.76%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:00   1353] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:00   1353] |  -1.227|   -1.227|-2552.023|-2661.107|    53.76%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:00   1353] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:00   1354] |  -1.225|   -1.225|-2550.312|-2659.396|    53.77%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:00   1354] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:01   1354] |  -1.225|   -1.225|-2549.830|-2658.920|    53.78%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:01   1354] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:01   1355] |  -1.225|   -1.225|-2549.364|-2658.454|    53.78%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:01   1355] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:01   1355] |  -1.223|   -1.223|-2547.266|-2656.356|    53.78%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:01   1355] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:02   1356] |  -1.223|   -1.223|-2545.081|-2654.171|    53.79%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:02   1356] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:02   1356] |  -1.223|   -1.223|-2544.913|-2654.002|    53.79%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:02   1356] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:02   1356] |  -1.221|   -1.221|-2544.667|-2653.757|    53.80%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:02   1356] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:03   1357] |  -1.221|   -1.221|-2543.378|-2652.474|    53.81%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:03   1357] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:03   1357] |  -1.221|   -1.221|-2543.321|-2652.417|    53.81%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:03   1357] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:51:04   1357] |  -1.220|   -1.220|-2542.648|-2651.744|    53.81%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:04   1357] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 15:51:04   1358] |  -1.220|   -1.220|-2541.972|-2651.068|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:04   1358] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 15:51:04   1358] |  -1.220|   -1.220|-2541.918|-2651.014|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:04   1358] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 15:51:04   1358] |  -1.217|   -1.217|-2541.618|-2650.714|    53.82%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:51:04   1358] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:51:05   1359] |  -1.217|   -1.217|-2538.832|-2647.928|    53.83%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:51:05   1359] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:51:05   1359] |  -1.217|   -1.217|-2538.779|-2647.875|    53.83%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:51:05   1359] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:51:05   1359] |  -1.215|   -1.215|-2538.250|-2647.346|    53.83%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:05   1359] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:06   1360] |  -1.215|   -1.215|-2536.404|-2645.501|    53.84%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:06   1360] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:07   1360] |  -1.215|   -1.215|-2536.395|-2645.492|    53.85%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:07   1360] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:07   1361] |  -1.213|   -1.213|-2535.881|-2644.978|    53.85%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:07   1361] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/12 15:51:08   1361] |  -1.213|   -1.213|-2533.814|-2642.911|    53.86%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:08   1361] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/12 15:51:08   1361] |  -1.213|   -1.213|-2533.714|-2642.811|    53.86%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:08   1361] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/12 15:51:08   1362] |  -1.211|   -1.211|-2532.758|-2641.855|    53.86%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:51:08   1362] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 15:51:09   1362] |  -1.211|   -1.211|-2531.341|-2640.438|    53.87%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:51:09   1362] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 15:51:09   1362] |  -1.211|   -1.211|-2531.301|-2640.398|    53.87%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:51:09   1362] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 15:51:09   1363] |  -1.209|   -1.209|-2529.738|-2638.835|    53.88%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:09   1363] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:10   1364] |  -1.209|   -1.209|-2528.630|-2637.727|    53.89%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:10   1364] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:11   1364] |  -1.209|   -1.209|-2528.210|-2637.307|    53.89%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:11   1364] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:11   1365] |  -1.207|   -1.207|-2526.729|-2635.825|    53.90%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:11   1365] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:12   1365] |  -1.207|   -1.207|-2525.286|-2634.383|    53.91%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:12   1365] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:12   1366] |  -1.204|   -1.204|-2523.705|-2632.802|    53.91%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:12   1366] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:13   1367] |  -1.204|   -1.204|-2520.289|-2629.386|    53.93%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:13   1367] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:14   1367] |  -1.204|   -1.204|-2520.182|-2629.279|    53.93%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:14   1367] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:14   1368] |  -1.202|   -1.202|-2519.217|-2628.314|    53.94%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:51:14   1368] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 15:51:15   1369] |  -1.202|   -1.202|-2516.341|-2625.438|    53.94%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:51:15   1369] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 15:51:16   1369] |  -1.201|   -1.201|-2514.500|-2623.597|    53.95%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:16   1369] |        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/12 15:51:16   1370] |  -1.199|   -1.199|-2513.578|-2622.675|    53.95%|   0:00:00.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:51:16   1370] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:51:17   1371] |  -1.197|   -1.197|-2511.041|-2620.138|    53.96%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:51:17   1371] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:51:20   1373] |  -1.195|   -1.195|-2508.997|-2618.094|    53.98%|   0:00:03.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:20   1373] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:22   1376] |  -1.194|   -1.194|-2505.321|-2614.418|    53.99%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:51:22   1376] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 15:51:24   1378] |  -1.192|   -1.192|-2503.094|-2612.191|    54.01%|   0:00:02.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:24   1378] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:51:25   1379] |  -1.192|   -1.192|-2502.341|-2611.438|    54.01%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:25   1379] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:51:26   1380] |  -1.190|   -1.190|-2501.760|-2610.857|    54.01%|   0:00:01.0| 1676.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:51:26   1380] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:27   1381] |  -1.189|   -1.189|-2499.963|-2609.061|    54.02%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:27   1381] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:51:30   1384] |  -1.188|   -1.188|-2499.109|-2608.206|    54.03%|   0:00:03.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:30   1384] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 15:51:34   1387] |  -1.187|   -1.187|-2495.989|-2605.086|    54.04%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:34   1387] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:36   1389] |  -1.183|   -1.183|-2494.838|-2603.935|    54.05%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:51:36   1389] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:42   1396] |  -1.181|   -1.181|-2489.120|-2598.217|    54.07%|   0:00:06.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:42   1396] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:46   1400] |  -1.183|   -1.183|-2485.461|-2594.559|    54.09%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:51:46   1400] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:51:47   1400] |  -1.179|   -1.179|-2484.632|-2593.729|    54.09%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:47   1400] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:48   1402] |  -1.177|   -1.177|-2479.760|-2588.857|    54.10%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:48   1402] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:51:52   1406] |  -1.175|   -1.175|-2474.902|-2583.999|    54.12%|   0:00:04.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:51:52   1406] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:55   1409] |  -1.174|   -1.174|-2472.352|-2581.449|    54.14%|   0:00:03.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:55   1409] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:57   1411] |  -1.174|   -1.174|-2469.538|-2578.635|    54.16%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:57   1411] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:57   1411] |  -1.172|   -1.172|-2468.902|-2577.999|    54.16%|   0:00:00.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:51:57   1411] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:51:59   1413] |  -1.170|   -1.170|-2466.838|-2575.935|    54.17%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:51:59   1413] |        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/12 15:52:01   1414] |  -1.170|   -1.170|-2463.965|-2573.062|    54.19%|   0:00:02.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:52:01   1414] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:02   1415] |  -1.166|   -1.166|-2461.830|-2570.927|    54.19%|   0:00:01.0| 1695.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:02   1415] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:06   1420] |  -1.166|   -1.166|-2456.719|-2565.816|    54.23%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:52:06   1420] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:52:07   1421] |  -1.164|   -1.164|-2454.989|-2564.086|    54.23%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:07   1421] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:10   1424] |  -1.162|   -1.162|-2450.279|-2559.377|    54.25%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:52:10   1424] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:14   1428] |  -1.160|   -1.160|-2445.497|-2554.594|    54.27%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:52:14   1428] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/12 15:52:18   1431] |  -1.159|   -1.159|-2441.206|-2550.303|    54.28%|   0:00:04.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:18   1431] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:21   1434] |  -1.159|   -1.159|-2440.245|-2549.342|    54.30%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:21   1434] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:21   1435] |  -1.158|   -1.158|-2439.923|-2549.020|    54.30%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:52:21   1435] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 15:52:23   1437] |  -1.158|   -1.158|-2436.019|-2545.116|    54.31%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:52:23   1437] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:52:24   1437] |  -1.157|   -1.157|-2435.912|-2545.009|    54.31%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:24   1437] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:26   1439] |  -1.154|   -1.154|-2434.443|-2543.540|    54.32%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:26   1439] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:31   1445] |  -1.153|   -1.153|-2429.955|-2539.069|    54.35%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:52:31   1445] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:36   1450] |  -1.152|   -1.152|-2426.411|-2535.524|    54.36%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:52:36   1450] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:39   1453] |  -1.151|   -1.151|-2425.454|-2534.568|    54.37%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:52:39   1453] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:44   1458] |  -1.150|   -1.150|-2421.969|-2531.083|    54.39%|   0:00:05.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:52:44   1458] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:46   1459] |  -1.150|   -1.150|-2421.443|-2530.557|    54.40%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:46   1459] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:46   1460] |  -1.150|   -1.150|-2421.329|-2530.443|    54.40%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:46   1460] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:47   1461] |  -1.149|   -1.149|-2416.484|-2525.598|    54.46%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:47   1461] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:48   1462] |  -1.149|   -1.149|-2414.320|-2523.434|    54.47%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:48   1462] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:48   1462] |  -1.149|   -1.149|-2414.297|-2523.411|    54.47%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:48   1462] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:52:48   1462] |  -1.143|   -1.143|-2412.930|-2522.044|    54.49%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:52:48   1462] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:52:55   1469] |  -1.145|   -1.145|-2410.364|-2519.477|    54.53%|   0:00:07.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:52:55   1469] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:52:56   1470] |  -1.141|   -1.141|-2409.005|-2518.118|    54.54%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:52:56   1470] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:03   1477] |  -1.141|   -1.141|-2406.927|-2516.042|    54.56%|   0:00:07.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:03   1477] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:05   1478] |  -1.141|   -1.141|-2406.052|-2515.166|    54.57%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:05   1478] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:05   1478] |  -1.141|   -1.141|-2405.997|-2515.111|    54.57%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:05   1478] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:05   1479] |  -1.141|   -1.141|-2404.077|-2513.190|    54.57%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:05   1479] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:06   1480] |  -1.140|   -1.140|-2400.850|-2509.964|    54.64%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:06   1480] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:09   1482] |  -1.139|   -1.139|-2399.212|-2508.325|    54.65%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:09   1482] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:10   1484] |  -1.139|   -1.139|-2397.333|-2506.447|    54.66%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:10   1484] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:10   1484] |  -1.139|   -1.139|-2397.329|-2506.442|    54.66%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:10   1484] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:11   1485] |  -1.138|   -1.138|-2394.995|-2504.109|    54.69%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:11   1485] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:12   1486] |  -1.136|   -1.136|-2393.977|-2503.091|    54.72%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:12   1486] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:15   1489] |  -1.138|   -1.138|-2393.319|-2502.433|    54.73%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:15   1489] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:16   1489] |  -1.135|   -1.135|-2392.934|-2502.047|    54.74%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:16   1489] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:18   1492] |  -1.134|   -1.134|-2392.418|-2501.532|    54.75%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:18   1492] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:21   1495] |  -1.133|   -1.133|-2391.156|-2500.269|    54.76%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:53:21   1495] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:53:27   1501] |  -1.132|   -1.132|-2389.573|-2498.704|    54.78%|   0:00:06.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:27   1501] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:30   1504] |  -1.132|   -1.132|-2389.244|-2498.375|    54.79%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:30   1504] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:30   1504] |  -1.132|   -1.132|-2389.137|-2498.268|    54.79%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:30   1504] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:31   1504] |  -1.132|   -1.132|-2389.078|-2498.209|    54.79%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:31   1504] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:53:33   1506] |  -1.131|   -1.131|-2386.522|-2495.653|    54.89%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:33   1506] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:35   1508] |  -1.131|   -1.131|-2385.477|-2494.608|    54.90%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:35   1508] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:35   1509] |  -1.131|   -1.131|-2385.399|-2494.530|    54.90%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:35   1509] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:35   1509] |  -1.131|   -1.131|-2384.667|-2493.797|    54.92%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:35   1509] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:36   1509] |  -1.130|   -1.130|-2384.327|-2493.458|    54.92%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:53:36   1509] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:53:38   1511] |  -1.130|   -1.130|-2383.265|-2492.402|    54.93%|   0:00:02.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:38   1511] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:38   1512] |  -1.130|   -1.130|-2383.161|-2492.298|    54.93%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:38   1512] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:39   1512] |  -1.130|   -1.130|-2382.351|-2491.488|    54.96%|   0:00:01.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:39   1512] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:42   1516] |  -1.133|   -1.133|-2382.222|-2491.360|    55.01%|   0:00:03.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:42   1516] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:42   1516] |  -1.133|   -1.133|-2382.218|-2491.355|    55.02%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:42   1516] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:42   1516] |  -1.133|   -1.133|-2382.219|-2491.356|    55.03%|   0:00:00.0| 1695.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:53:42   1516] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:53:42   1516] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:53:42   1516] 
[03/12 15:53:42   1516] *** Finish Core Optimize Step (cpu=0:03:32 real=0:03:31 mem=1695.5M) ***
[03/12 15:53:42   1516] Active Path Group: default 
[03/12 15:53:43   1516] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:53:43   1516] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:53:43   1516] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:53:43   1516] |  -0.231|   -1.133|-109.137|-2491.356|    55.03%|   0:00:01.0| 1695.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
[03/12 15:53:43   1516] |  -0.216|   -1.133| -84.896|-2467.115|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_141_/D       |
[03/12 15:53:43   1517] |  -0.198|   -1.133| -81.820|-2464.039|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
[03/12 15:53:43   1517] |  -0.180|   -1.133| -74.560|-2456.779|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
[03/12 15:53:43   1517] |  -0.170|   -1.133| -71.484|-2453.703|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_73_/D        |
[03/12 15:53:43   1517] |  -0.161|   -1.133| -62.056|-2444.275|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
[03/12 15:53:43   1517] |  -0.152|   -1.133| -61.675|-2443.894|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_141_/D       |
[03/12 15:53:43   1517] |  -0.143|   -1.133| -53.710|-2435.929|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 15:53:43   1517] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/D                             |
[03/12 15:53:44   1517] |  -0.134|   -1.133| -49.908|-2432.127|    55.03%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 15:53:44   1517] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/D                             |
[03/12 15:53:44   1517] |  -0.124|   -1.133| -49.371|-2431.590|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_115_/D       |
[03/12 15:53:44   1518] |  -0.120|   -1.133| -49.274|-2431.493|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
[03/12 15:53:44   1518] |  -0.116|   -1.133| -46.507|-2428.726|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_123_/D       |
[03/12 15:53:44   1518] |  -0.116|   -1.133| -43.847|-2426.065|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_123_/D       |
[03/12 15:53:44   1518] |  -0.106|   -1.133| -43.723|-2425.942|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_73_/D        |
[03/12 15:53:44   1518] |  -0.093|   -1.133| -42.555|-2424.774|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_26_/D        |
[03/12 15:53:45   1518] |  -0.086|   -1.133| -39.328|-2421.547|    55.03%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_49_/D            |
[03/12 15:53:45   1519] |  -0.079|   -1.133| -33.522|-2415.741|    55.03%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:53:45   1519] |  -0.071|   -1.133| -21.986|-2404.206|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_49_/D            |
[03/12 15:53:45   1519] |  -0.062|   -1.133| -19.205|-2401.424|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_31_/D            |
[03/12 15:53:46   1520] |  -0.058|   -1.133| -16.836|-2399.055|    55.04%|   0:00:01.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_24_/D        |
[03/12 15:53:46   1520] |  -0.054|   -1.133| -16.432|-2398.651|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
[03/12 15:53:46   1520] |  -0.054|   -1.133| -15.847|-2398.066|    55.04%|   0:00:00.0| 1714.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
[03/12 15:53:47   1520] |  -0.051|   -1.133| -15.680|-2397.899|    55.04%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
[03/12 15:53:47   1520] |  -0.051|   -1.133| -15.608|-2397.827|    55.04%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
[03/12 15:53:47   1521] |  -0.051|   -1.133| -14.660|-2396.879|    55.04%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_136_/E |
[03/12 15:53:47   1521] |  -0.043|   -1.133| -11.226|-2393.446|    55.05%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_80_/D            |
[03/12 15:53:47   1521] |  -0.041|   -1.133|  -6.300|-2388.519|    55.05%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
[03/12 15:53:48   1521] |  -0.037|   -1.133|  -5.411|-2387.631|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_10_/D            |
[03/12 15:53:48   1522] |  -0.031|   -1.133|  -5.179|-2387.398|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_95_/D            |
[03/12 15:53:48   1522] |  -0.023|   -1.133|  -3.892|-2386.111|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_50_/D            |
[03/12 15:53:49   1523] |  -0.021|   -1.133|  -1.299|-2383.518|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_56_/D        |
[03/12 15:53:49   1523] |  -0.018|   -1.133|  -1.046|-2383.265|    55.06%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_56_/D        |
[03/12 15:53:50   1524] |  -0.014|   -1.133|  -0.780|-2382.999|    55.06%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
[03/12 15:53:51   1525] |  -0.014|   -1.133|  -0.437|-2382.656|    55.07%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
[03/12 15:53:51   1525] |  -0.014|   -1.133|  -0.402|-2382.621|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
[03/12 15:53:51   1525] |  -0.006|   -1.133|  -0.120|-2382.339|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_90_/D        |
[03/12 15:53:52   1526] |  -0.007|   -1.133|  -0.015|-2382.234|    55.07%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:53:52   1526] |  -0.007|   -1.133|  -0.007|-2382.227|    55.07%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:53:52   1526] |  -0.004|   -1.133|  -0.006|-2382.225|    55.08%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_24_/D        |
[03/12 15:53:53   1527] |  -0.002|   -1.133|  -0.003|-2382.222|    55.08%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:53:54   1528] |  -0.001|   -1.133|  -0.002|-2382.221|    55.08%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
[03/12 15:53:54   1528] |   0.001|   -1.133|   0.000|-2382.219|    55.09%|   0:00:00.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_113_/D       |
[03/12 15:53:55   1529] |   0.006|   -1.133|   0.000|-2382.219|    55.09%|   0:00:01.0| 1752.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_155_/D       |
[03/12 15:53:57   1531] |   0.006|   -1.133|   0.000|-2382.219|    55.09%|   0:00:02.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_75_/D        |
[03/12 15:53:57   1531] |   0.007|   -1.133|   0.000|-2382.219|    55.09%|   0:00:00.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
[03/12 15:53:59   1532] |   0.012|   -1.133|   0.000|-2382.219|    55.10%|   0:00:02.0| 1737.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_120_/D           |
[03/12 15:54:00   1533] |   0.014|   -1.133|   0.000|-2382.219|    55.10%|   0:00:01.0| 1737.6M|   WC_VIEW|  default| core_instance/qmem_instance/memory13_reg_126_/E    |
[03/12 15:54:01   1534] |   0.018|   -1.133|   0.000|-2382.219|    55.11%|   0:00:01.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:54:01   1534] |   0.018|   -1.133|   0.000|-2382.219|    55.11%|   0:00:00.0| 1737.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_51_/D        |
[03/12 15:54:01   1534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:54:01   1534] 
[03/12 15:54:01   1534] *** Finish Core Optimize Step (cpu=0:00:18.1 real=0:00:19.0 mem=1737.6M) ***
[03/12 15:54:01   1534] 
[03/12 15:54:01   1534] *** Finished Optimize Step Cumulative (cpu=0:03:50 real=0:03:50 mem=1737.6M) ***
[03/12 15:54:01   1534] ** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -2382.219 Density 55.11
[03/12 15:54:01   1534] Placement Snapshot: Density distribution:
[03/12 15:54:01   1534] [1.00 -  +++]: 106 (7.34%)
[03/12 15:54:01   1534] [0.95 - 1.00]: 21 (1.45%)
[03/12 15:54:01   1534] [0.90 - 0.95]: 17 (1.18%)
[03/12 15:54:01   1534] [0.85 - 0.90]: 26 (1.80%)
[03/12 15:54:01   1534] [0.80 - 0.85]: 34 (2.35%)
[03/12 15:54:01   1534] [0.75 - 0.80]: 32 (2.22%)
[03/12 15:54:01   1534] [0.70 - 0.75]: 53 (3.67%)
[03/12 15:54:01   1534] [0.65 - 0.70]: 59 (4.09%)
[03/12 15:54:01   1534] [0.60 - 0.65]: 80 (5.54%)
[03/12 15:54:01   1534] [0.55 - 0.60]: 96 (6.65%)
[03/12 15:54:01   1534] [0.50 - 0.55]: 84 (5.82%)
[03/12 15:54:01   1534] [0.45 - 0.50]: 112 (7.76%)
[03/12 15:54:01   1534] [0.40 - 0.45]: 157 (10.87%)
[03/12 15:54:01   1534] [0.35 - 0.40]: 152 (10.53%)
[03/12 15:54:01   1534] [0.30 - 0.35]: 125 (8.66%)
[03/12 15:54:01   1534] [0.25 - 0.30]: 118 (8.17%)
[03/12 15:54:01   1534] [0.20 - 0.25]: 92 (6.37%)
[03/12 15:54:01   1534] [0.15 - 0.20]: 61 (4.22%)
[03/12 15:54:01   1534] [0.10 - 0.15]: 18 (1.25%)
[03/12 15:54:01   1534] [0.05 - 0.10]: 0 (0.00%)
[03/12 15:54:01   1534] [0.00 - 0.05]: 1 (0.07%)
[03/12 15:54:01   1534] Begin: Area Reclaim Optimization
[03/12 15:54:01   1535] Reclaim Optimization WNS Slack -1.133  TNS Slack -2382.219 Density 55.11
[03/12 15:54:01   1535] +----------+---------+--------+---------+------------+--------+
[03/12 15:54:01   1535] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 15:54:01   1535] +----------+---------+--------+---------+------------+--------+
[03/12 15:54:01   1535] |    55.11%|        -|  -1.133|-2382.219|   0:00:00.0| 1737.6M|
[03/12 15:54:05   1539] |    54.89%|      225|  -1.133|-2380.125|   0:00:04.0| 1737.6M|
[03/12 15:54:14   1548] |    54.71%|      802|  -1.133|-2380.249|   0:00:09.0| 1737.6M|
[03/12 15:54:15   1548] |    54.71%|        9|  -1.133|-2380.249|   0:00:01.0| 1737.6M|
[03/12 15:54:15   1548] |    54.71%|        0|  -1.133|-2380.249|   0:00:00.0| 1737.6M|
[03/12 15:54:15   1548] +----------+---------+--------+---------+------------+--------+
[03/12 15:54:15   1548] Reclaim Optimization End WNS Slack -1.133  TNS Slack -2380.249 Density 54.71
[03/12 15:54:15   1548] 
[03/12 15:54:15   1548] ** Summary: Restruct = 0 Buffer Deletion = 197 Declone = 32 Resize = 680 **
[03/12 15:54:15   1548] --------------------------------------------------------------
[03/12 15:54:15   1548] |                                   | Total     | Sequential |
[03/12 15:54:15   1548] --------------------------------------------------------------
[03/12 15:54:15   1548] | Num insts resized                 |     671  |       0    |
[03/12 15:54:15   1548] | Num insts undone                  |     131  |       0    |
[03/12 15:54:15   1548] | Num insts Downsized               |     671  |       0    |
[03/12 15:54:15   1548] | Num insts Samesized               |       0  |       0    |
[03/12 15:54:15   1548] | Num insts Upsized                 |       0  |       0    |
[03/12 15:54:15   1548] | Num multiple commits+uncommits    |       9  |       -    |
[03/12 15:54:15   1548] --------------------------------------------------------------
[03/12 15:54:15   1548] **** Begin NDR-Layer Usage Statistics ****
[03/12 15:54:15   1548] Layer 7 has 226 constrained nets 
[03/12 15:54:15   1548] **** End NDR-Layer Usage Statistics ****
[03/12 15:54:15   1548] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.0) (real = 0:00:14.0) **
[03/12 15:54:15   1548] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1681.52M, totSessionCpu=0:25:49).
[03/12 15:54:15   1548] Placement Snapshot: Density distribution:
[03/12 15:54:15   1548] [1.00 -  +++]: 107 (7.41%)
[03/12 15:54:15   1548] [0.95 - 1.00]: 21 (1.45%)
[03/12 15:54:15   1548] [0.90 - 0.95]: 16 (1.11%)
[03/12 15:54:15   1548] [0.85 - 0.90]: 28 (1.94%)
[03/12 15:54:15   1548] [0.80 - 0.85]: 32 (2.22%)
[03/12 15:54:15   1548] [0.75 - 0.80]: 36 (2.49%)
[03/12 15:54:15   1548] [0.70 - 0.75]: 50 (3.46%)
[03/12 15:54:15   1548] [0.65 - 0.70]: 59 (4.09%)
[03/12 15:54:15   1548] [0.60 - 0.65]: 81 (5.61%)
[03/12 15:54:15   1548] [0.55 - 0.60]: 101 (6.99%)
[03/12 15:54:15   1548] [0.50 - 0.55]: 81 (5.61%)
[03/12 15:54:15   1548] [0.45 - 0.50]: 115 (7.96%)
[03/12 15:54:15   1548] [0.40 - 0.45]: 158 (10.94%)
[03/12 15:54:15   1548] [0.35 - 0.40]: 156 (10.80%)
[03/12 15:54:15   1548] [0.30 - 0.35]: 132 (9.14%)
[03/12 15:54:15   1548] [0.25 - 0.30]: 113 (7.83%)
[03/12 15:54:15   1548] [0.20 - 0.25]: 96 (6.65%)
[03/12 15:54:15   1548] [0.15 - 0.20]: 50 (3.46%)
[03/12 15:54:15   1548] [0.10 - 0.15]: 11 (0.76%)
[03/12 15:54:15   1548] [0.05 - 0.10]: 1 (0.07%)
[03/12 15:54:15   1548] [0.00 - 0.05]: 0 (0.00%)
[03/12 15:54:15   1549] *** Starting refinePlace (0:25:49 mem=1713.5M) ***
[03/12 15:54:15   1549] Total net bbox length = 1.170e+06 (5.105e+05 6.593e+05) (ext = 4.616e+04)
[03/12 15:54:15   1549] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:54:15   1549] default core: bins with density >  0.75 = 18.6 % ( 268 / 1444 )
[03/12 15:54:15   1549] Density distribution unevenness ratio = 17.089%
[03/12 15:54:15   1549] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1713.5MB) @(0:25:49 - 0:25:49).
[03/12 15:54:15   1549] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:54:15   1549] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.5MB
[03/12 15:54:15   1549] Starting refinePlace ...
[03/12 15:54:15   1549] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 15:54:15   1549] default core: bins with density >  0.75 = 18.6 % ( 268 / 1444 )
[03/12 15:54:15   1549] Density distribution unevenness ratio = 17.088%
[03/12 15:54:17   1550]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 15:54:17   1550] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=1727.4MB) @(0:25:49 - 0:25:51).
[03/12 15:54:17   1550] Move report: preRPlace moves 7160 insts, mean move: 0.69 um, max move: 5.00 um
[03/12 15:54:17   1550] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0): (478.20, 645.40) --> (481.40, 643.60)
[03/12 15:54:17   1550] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/12 15:54:17   1550] Move report: Detail placement moves 7160 insts, mean move: 0.69 um, max move: 5.00 um
[03/12 15:54:17   1550] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0): (478.20, 645.40) --> (481.40, 643.60)
[03/12 15:54:17   1550] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1727.4MB
[03/12 15:54:17   1550] Statistics of distance of Instance movement in refine placement:
[03/12 15:54:17   1550]   maximum (X+Y) =         5.00 um
[03/12 15:54:17   1550]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0) with max move: (478.2, 645.4) -> (481.4, 643.6)
[03/12 15:54:17   1550]   mean    (X+Y) =         0.69 um
[03/12 15:54:17   1550] Summary Report:
[03/12 15:54:17   1550] Instances move: 7160 (out of 49467 movable)
[03/12 15:54:17   1550] Mean displacement: 0.69 um
[03/12 15:54:17   1550] Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3912_0) (478.2, 645.4) -> (481.4, 643.6)
[03/12 15:54:17   1550] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/12 15:54:17   1550] Total instances moved : 7160
[03/12 15:54:17   1550] Total net bbox length = 1.172e+06 (5.121e+05 6.601e+05) (ext = 4.616e+04)
[03/12 15:54:17   1550] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1727.4MB
[03/12 15:54:17   1550] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1727.4MB) @(0:25:49 - 0:25:51).
[03/12 15:54:17   1550] *** Finished refinePlace (0:25:51 mem=1727.4M) ***
[03/12 15:54:17   1551] Finished re-routing un-routed nets (0:00:00.0 1727.4M)
[03/12 15:54:17   1551] 
[03/12 15:54:17   1551] 
[03/12 15:54:17   1551] Density : 0.5471
[03/12 15:54:17   1551] Max route overflow : 0.0000
[03/12 15:54:17   1551] 
[03/12 15:54:17   1551] 
[03/12 15:54:17   1551] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1727.4M) ***
[03/12 15:54:17   1551] ** GigaOpt Optimizer WNS Slack -1.133 TNS Slack -2380.249 Density 54.71
[03/12 15:54:17   1551] Optimizer WNS Pass 1
[03/12 15:54:18   1551] Active Path Group: reg2reg  
[03/12 15:54:18   1552] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:54:18   1552] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:54:18   1552] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:54:18   1552] |  -1.133|   -1.133|-2380.249|-2380.249|    54.71%|   0:00:00.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:54:18   1552] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:54:21   1555] |  -1.132|   -1.132|-2379.163|-2379.163|    54.72%|   0:00:03.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:54:21   1555] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:54:22   1556] |  -1.130|   -1.130|-2379.388|-2379.388|    54.72%|   0:00:01.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:54:22   1556] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:54:25   1559] |  -1.129|   -1.129|-2378.197|-2378.197|    54.72%|   0:00:03.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:54:25   1559] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:54:29   1563] |  -1.125|   -1.125|-2376.757|-2376.757|    54.73%|   0:00:04.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:54:29   1563] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:55:00   1594] |  -1.125|   -1.125|-2372.802|-2372.802|    54.75%|   0:00:31.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:00   1594] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:55:04   1598] |  -1.125|   -1.125|-2369.394|-2369.394|    54.76%|   0:00:04.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:04   1598] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:55:05   1598] |  -1.120|   -1.120|-2368.120|-2368.120|    54.78%|   0:00:01.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:05   1598] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:55:25   1619] |  -1.118|   -1.118|-2361.854|-2361.854|    54.81%|   0:00:20.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:55:25   1619] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:55:42   1636] |  -1.117|   -1.117|-2358.722|-2358.722|    54.84%|   0:00:17.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 15:55:42   1636] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:55:47   1641] |  -1.116|   -1.116|-2355.073|-2355.073|    54.85%|   0:00:05.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:47   1641] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:55:57   1651] |  -1.116|   -1.116|-2352.856|-2352.856|    54.86%|   0:00:10.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:57   1651] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:55:59   1653] |  -1.116|   -1.116|-2351.864|-2351.864|    54.87%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:55:59   1653] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:56:00   1654] |  -1.112|   -1.112|-2350.285|-2350.285|    54.90%|   0:00:01.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:56:00   1654] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:56:28   1682] |  -1.112|   -1.112|-2347.196|-2347.196|    54.92%|   0:00:28.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:56:28   1682] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:56:33   1687] |  -1.111|   -1.111|-2345.968|-2345.968|    54.93%|   0:00:05.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:56:33   1687] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:56:35   1689] |  -1.110|   -1.110|-2345.612|-2345.612|    54.94%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:56:35   1689] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:56:49   1703] |  -1.110|   -1.110|-2342.497|-2342.497|    54.95%|   0:00:14.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:56:49   1703] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 15:56:52   1706] |  -1.110|   -1.110|-2341.738|-2341.738|    54.96%|   0:00:03.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:56:52   1706] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 15:56:54   1708] |  -1.107|   -1.107|-2339.383|-2339.383|    55.02%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:56:54   1708] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:57:19   1733] |  -1.106|   -1.106|-2336.706|-2336.706|    55.03%|   0:00:25.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:57:19   1733] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:57:23   1737] |  -1.106|   -1.106|-2335.619|-2335.619|    55.04%|   0:00:04.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:57:23   1737] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:57:23   1737] |  -1.106|   -1.106|-2335.613|-2335.613|    55.04%|   0:00:00.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:57:23   1737] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 15:57:25   1739] |  -1.102|   -1.102|-2333.596|-2333.596|    55.10%|   0:00:02.0| 1736.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:57:25   1739] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:57:58   1772] |  -1.102|   -1.102|-2331.621|-2331.621|    55.13%|   0:00:33.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:57:58   1772] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:02   1776] |  -1.102|   -1.102|-2329.479|-2329.479|    55.13%|   0:00:04.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:02   1776] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/12 15:58:03   1777] |  -1.102|   -1.102|-2329.267|-2329.267|    55.13%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:03   1777] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/12 15:58:03   1777] |  -1.102|   -1.102|-2329.005|-2329.005|    55.14%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:03   1777] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/12 15:58:05   1779] |  -1.102|   -1.102|-2327.258|-2327.258|    55.19%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:05   1779] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:58:06   1780] |  -1.099|   -1.099|-2326.760|-2326.760|    55.19%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:06   1780] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:58:09   1783] |  -1.099|   -1.099|-2322.440|-2322.440|    55.22%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:09   1783] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:58:10   1784] |  -1.099|   -1.099|-2322.061|-2322.061|    55.22%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:10   1784] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:58:11   1785] |  -1.098|   -1.098|-2320.769|-2320.769|    55.29%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:11   1785] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:13   1787] |  -1.098|   -1.098|-2319.407|-2319.407|    55.31%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:13   1787] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:16   1790] |  -1.095|   -1.095|-2317.895|-2317.895|    55.37%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:16   1790] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:19   1793] |  -1.095|   -1.095|-2316.640|-2316.640|    55.40%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:19   1793] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:21   1795] |  -1.095|   -1.095|-2316.375|-2316.375|    55.41%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:21   1795] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:21   1795] |  -1.095|   -1.095|-2316.316|-2316.316|    55.41%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:58:21   1795] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:24   1798] |  -1.094|   -1.094|-2314.220|-2314.220|    55.51%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:24   1798] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:26   1800] |  -1.094|   -1.094|-2313.228|-2313.228|    55.52%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:26   1800] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:29   1803] |  -1.093|   -1.093|-2310.938|-2310.938|    55.57%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:29   1803] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:31   1805] |  -1.093|   -1.093|-2310.171|-2310.171|    55.57%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:31   1805] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:31   1805] |  -1.093|   -1.093|-2310.145|-2310.145|    55.57%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:31   1805] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:32   1806] |  -1.092|   -1.092|-2309.005|-2309.005|    55.61%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:58:32   1806] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:58:34   1808] |  -1.092|   -1.092|-2308.095|-2308.095|    55.62%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 15:58:34   1808] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 15:58:35   1809] |  -1.090|   -1.090|-2306.587|-2306.587|    55.66%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:35   1809] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:37   1811] |  -1.090|   -1.090|-2305.832|-2305.832|    55.67%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:37   1811] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:37   1811] |  -1.090|   -1.090|-2305.814|-2305.814|    55.67%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:37   1811] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:39   1813] |  -1.089|   -1.089|-2304.573|-2304.573|    55.71%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:58:39   1813] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:41   1815] |  -1.089|   -1.089|-2304.092|-2304.092|    55.72%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:58:41   1815] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:41   1815] |  -1.089|   -1.089|-2304.062|-2304.062|    55.72%|   0:00:00.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 15:58:41   1815] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:43   1817] |  -1.089|   -1.089|-2303.408|-2303.408|    55.76%|   0:00:02.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 15:58:43   1817] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:44   1818] |  -1.088|   -1.088|-2302.021|-2302.021|    55.79%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:58:44   1818] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:58:47   1821] |  -1.087|   -1.087|-2301.545|-2301.545|    55.83%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:47   1821] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:50   1824] |  -1.086|   -1.086|-2301.078|-2301.078|    55.87%|   0:00:03.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:50   1824] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:51   1825] |  -1.086|   -1.086|-2300.636|-2300.636|    55.88%|   0:00:01.0| 1741.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:51   1825] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:55   1829] |  -1.086|   -1.086|-2299.613|-2299.613|    55.91%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:58:55   1829] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:58:56   1830] |  -1.085|   -1.085|-2299.580|-2299.580|    55.93%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:56   1830] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:58:58   1832] |  -1.085|   -1.085|-2299.465|-2299.465|    55.93%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:58:58   1832] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:59:00   1834] |  -1.084|   -1.084|-2298.818|-2298.818|    55.97%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:59:00   1834] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:01   1835] |  -1.084|   -1.084|-2297.325|-2297.325|    55.98%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 15:59:01   1835] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:05   1839] |  -1.083|   -1.083|-2296.280|-2296.280|    56.03%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:05   1839] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:08   1842] |  -1.082|   -1.082|-2294.947|-2294.947|    56.06%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:59:08   1842] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:59:12   1846] |  -1.082|   -1.082|-2294.496|-2294.496|    56.06%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:59:12   1846] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:59:12   1846] |  -1.082|   -1.082|-2293.834|-2293.834|    56.07%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:59:12   1846] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:59:12   1846] |  -1.082|   -1.082|-2293.796|-2293.796|    56.07%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 15:59:12   1846] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 15:59:15   1849] |  -1.084|   -1.084|-2291.850|-2291.850|    56.12%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:15   1849] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:15   1849] |  -1.081|   -1.081|-2291.417|-2291.417|    56.13%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:15   1849] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:17   1851] |  -1.082|   -1.082|-2290.198|-2290.198|    56.14%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:17   1851] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:18   1852] |  -1.082|   -1.082|-2290.187|-2290.187|    56.14%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:18   1852] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:19   1853] |  -1.081|   -1.081|-2289.496|-2289.496|    56.16%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:59:19   1853] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:59:20   1854] |  -1.081|   -1.081|-2287.073|-2287.073|    56.17%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:59:20   1854] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:59:21   1855] |  -1.081|   -1.081|-2287.006|-2287.006|    56.17%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 15:59:21   1855] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 15:59:22   1856] |  -1.079|   -1.079|-2286.561|-2286.561|    56.22%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:22   1856] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:25   1859] |  -1.079|   -1.079|-2285.971|-2285.971|    56.23%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:25   1859] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:25   1859] |  -1.079|   -1.079|-2285.182|-2285.182|    56.23%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:25   1859] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:28   1862] |  -1.081|   -1.081|-2284.516|-2284.516|    56.27%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:28   1862] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:29   1863] |  -1.078|   -1.078|-2284.306|-2284.306|    56.27%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:29   1863] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:33   1867] |  -1.078|   -1.078|-2284.303|-2284.303|    56.29%|   0:00:04.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:33   1867] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:36   1870] |  -1.078|   -1.078|-2283.729|-2283.729|    56.34%|   0:00:03.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:36   1870] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:38   1872] |  -1.078|   -1.078|-2282.991|-2282.991|    56.38%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:38   1872] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:38   1872] |  -1.078|   -1.078|-2282.872|-2282.872|    56.38%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:38   1872] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:39   1873] |  -1.078|   -1.078|-2282.722|-2282.722|    56.39%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:39   1873] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:39   1873] |  -1.078|   -1.078|-2282.585|-2282.585|    56.39%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:39   1873] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:39   1873] |  -1.078|   -1.078|-2282.581|-2282.581|    56.39%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:39   1873] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:44   1878] |  -1.079|   -1.079|-2282.205|-2282.205|    56.43%|   0:00:05.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:44   1878] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:46   1880] |  -1.079|   -1.079|-2282.135|-2282.135|    56.46%|   0:00:02.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:46   1880] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:46   1880] |  -1.079|   -1.079|-2282.099|-2282.099|    56.46%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:46   1880] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:47   1881] |  -1.079|   -1.079|-2281.961|-2281.961|    56.49%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:47   1881] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:48   1882] |  -1.079|   -1.079|-2281.842|-2281.842|    56.50%|   0:00:01.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:48   1882] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:48   1882] |  -1.079|   -1.079|-2281.842|-2281.842|    56.50%|   0:00:00.0| 1738.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 15:59:48   1882] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 15:59:48   1882] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:59:48   1882] 
[03/12 15:59:48   1882] *** Finish Core Optimize Step (cpu=0:05:31 real=0:05:30 mem=1738.6M) ***
[03/12 15:59:48   1882] Active Path Group: default 
[03/12 15:59:48   1882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:59:48   1882] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 15:59:48   1882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:59:48   1882] |   0.004|   -1.079|   0.000|-2281.842|    56.50%|   0:00:00.0| 1738.6M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
[03/12 15:59:50   1884] |   0.006|   -1.079|   0.000|-2281.842|    56.51%|   0:00:02.0| 1757.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_59_/D        |
[03/12 15:59:50   1885] |   0.013|   -1.079|   0.000|-2281.842|    56.51%|   0:00:00.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_43_/D            |
[03/12 15:59:51   1885] |   0.014|   -1.079|   0.000|-2281.842|    56.51%|   0:00:01.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_123_/D           |
[03/12 15:59:51   1885] |   0.014|   -1.079|   0.000|-2281.842|    56.51%|   0:00:00.0| 1757.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_123_/D           |
[03/12 15:59:51   1885] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 15:59:51   1885] 
[03/12 15:59:51   1885] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1757.7M) ***
[03/12 15:59:51   1885] 
[03/12 15:59:51   1885] *** Finished Optimize Step Cumulative (cpu=0:05:34 real=0:05:33 mem=1757.7M) ***
[03/12 15:59:51   1885] ** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -2281.842 Density 56.51
[03/12 15:59:51   1885] Placement Snapshot: Density distribution:
[03/12 15:59:51   1885] [1.00 -  +++]: 106 (7.34%)
[03/12 15:59:51   1885] [0.95 - 1.00]: 20 (1.39%)
[03/12 15:59:51   1885] [0.90 - 0.95]: 16 (1.11%)
[03/12 15:59:51   1885] [0.85 - 0.90]: 27 (1.87%)
[03/12 15:59:51   1885] [0.80 - 0.85]: 35 (2.42%)
[03/12 15:59:51   1885] [0.75 - 0.80]: 35 (2.42%)
[03/12 15:59:51   1885] [0.70 - 0.75]: 48 (3.32%)
[03/12 15:59:51   1885] [0.65 - 0.70]: 56 (3.88%)
[03/12 15:59:51   1885] [0.60 - 0.65]: 81 (5.61%)
[03/12 15:59:51   1885] [0.55 - 0.60]: 94 (6.51%)
[03/12 15:59:51   1885] [0.50 - 0.55]: 84 (5.82%)
[03/12 15:59:51   1885] [0.45 - 0.50]: 103 (7.13%)
[03/12 15:59:51   1885] [0.40 - 0.45]: 152 (10.53%)
[03/12 15:59:51   1885] [0.35 - 0.40]: 143 (9.90%)
[03/12 15:59:51   1885] [0.30 - 0.35]: 114 (7.89%)
[03/12 15:59:51   1885] [0.25 - 0.30]: 85 (5.89%)
[03/12 15:59:51   1885] [0.20 - 0.25]: 78 (5.40%)
[03/12 15:59:51   1885] [0.15 - 0.20]: 79 (5.47%)
[03/12 15:59:51   1885] [0.10 - 0.15]: 48 (3.32%)
[03/12 15:59:51   1885] [0.05 - 0.10]: 27 (1.87%)
[03/12 15:59:51   1885] [0.00 - 0.05]: 13 (0.90%)
[03/12 15:59:51   1885] Begin: Area Reclaim Optimization
[03/12 15:59:52   1886] Reclaim Optimization WNS Slack -1.079  TNS Slack -2281.842 Density 56.51
[03/12 15:59:52   1886] +----------+---------+--------+---------+------------+--------+
[03/12 15:59:52   1886] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 15:59:52   1886] +----------+---------+--------+---------+------------+--------+
[03/12 15:59:52   1886] |    56.51%|        -|  -1.079|-2281.842|   0:00:00.0| 1757.7M|
[03/12 15:59:55   1889] |    56.40%|      108|  -1.080|-2281.632|   0:00:03.0| 1757.7M|
[03/12 16:00:04   1898] |    56.23%|      789|  -1.079|-2282.823|   0:00:09.0| 1757.7M|
[03/12 16:00:05   1899] |    56.23%|        4|  -1.079|-2282.823|   0:00:01.0| 1757.7M|
[03/12 16:00:05   1899] |    56.23%|        0|  -1.079|-2282.823|   0:00:00.0| 1757.7M|
[03/12 16:00:05   1899] +----------+---------+--------+---------+------------+--------+
[03/12 16:00:05   1899] Reclaim Optimization End WNS Slack -1.079  TNS Slack -2282.823 Density 56.23
[03/12 16:00:05   1899] 
[03/12 16:00:05   1899] ** Summary: Restruct = 0 Buffer Deletion = 85 Declone = 30 Resize = 650 **
[03/12 16:00:05   1899] --------------------------------------------------------------
[03/12 16:00:05   1899] |                                   | Total     | Sequential |
[03/12 16:00:05   1899] --------------------------------------------------------------
[03/12 16:00:05   1899] | Num insts resized                 |     646  |       0    |
[03/12 16:00:05   1899] | Num insts undone                  |     143  |       0    |
[03/12 16:00:05   1899] | Num insts Downsized               |     646  |       0    |
[03/12 16:00:05   1899] | Num insts Samesized               |       0  |       0    |
[03/12 16:00:05   1899] | Num insts Upsized                 |       0  |       0    |
[03/12 16:00:05   1899] | Num multiple commits+uncommits    |       4  |       -    |
[03/12 16:00:05   1899] --------------------------------------------------------------
[03/12 16:00:05   1899] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:00:05   1899] Layer 7 has 289 constrained nets 
[03/12 16:00:05   1899] **** End NDR-Layer Usage Statistics ****
[03/12 16:00:05   1899] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:14.0) **
[03/12 16:00:05   1899] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:14, mem=1735.85M, totSessionCpu=0:31:39).
[03/12 16:00:05   1899] Placement Snapshot: Density distribution:
[03/12 16:00:05   1899] [1.00 -  +++]: 106 (7.34%)
[03/12 16:00:05   1899] [0.95 - 1.00]: 21 (1.45%)
[03/12 16:00:05   1899] [0.90 - 0.95]: 16 (1.11%)
[03/12 16:00:05   1899] [0.85 - 0.90]: 26 (1.80%)
[03/12 16:00:05   1899] [0.80 - 0.85]: 35 (2.42%)
[03/12 16:00:05   1899] [0.75 - 0.80]: 36 (2.49%)
[03/12 16:00:05   1899] [0.70 - 0.75]: 48 (3.32%)
[03/12 16:00:05   1899] [0.65 - 0.70]: 56 (3.88%)
[03/12 16:00:05   1899] [0.60 - 0.65]: 83 (5.75%)
[03/12 16:00:05   1899] [0.55 - 0.60]: 92 (6.37%)
[03/12 16:00:05   1899] [0.50 - 0.55]: 85 (5.89%)
[03/12 16:00:05   1899] [0.45 - 0.50]: 109 (7.55%)
[03/12 16:00:05   1899] [0.40 - 0.45]: 153 (10.60%)
[03/12 16:00:05   1899] [0.35 - 0.40]: 146 (10.11%)
[03/12 16:00:05   1899] [0.30 - 0.35]: 108 (7.48%)
[03/12 16:00:05   1899] [0.25 - 0.30]: 88 (6.09%)
[03/12 16:00:05   1899] [0.20 - 0.25]: 78 (5.40%)
[03/12 16:00:05   1899] [0.15 - 0.20]: 77 (5.33%)
[03/12 16:00:05   1899] [0.10 - 0.15]: 47 (3.25%)
[03/12 16:00:05   1899] [0.05 - 0.10]: 27 (1.87%)
[03/12 16:00:05   1899] [0.00 - 0.05]: 7 (0.48%)
[03/12 16:00:05   1899] *** Starting refinePlace (0:31:40 mem=1735.9M) ***
[03/12 16:00:05   1899] Total net bbox length = 1.182e+06 (5.203e+05 6.617e+05) (ext = 4.616e+04)
[03/12 16:00:05   1899] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:00:05   1899] default core: bins with density >  0.75 =   22 % ( 317 / 1444 )
[03/12 16:00:05   1899] Density distribution unevenness ratio = 17.545%
[03/12 16:00:05   1899] RPlace IncrNP: Rollback Lev = -3
[03/12 16:00:05   1899] RPlace: Density =1.085556, incremental np is triggered.
[03/12 16:00:06   1900] nrCritNet: 1.96% ( 1071 / 54734 ) cutoffSlk: -1093.7ps stdDelay: 14.2ps
[03/12 16:00:10   1904] default core: bins with density >  0.75 = 23.1 % ( 334 / 1444 )
[03/12 16:00:10   1904] Density distribution unevenness ratio = 17.435%
[03/12 16:00:10   1904] RPlace postIncrNP: Density = 1.085556 -> 1.014444.
[03/12 16:00:10   1904] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:00:10   1904] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:00:10   1904] [1.05 - 1.10] :	 4 (0.28%) -> 0 (0.00%)
[03/12 16:00:10   1904] [1.00 - 1.05] :	 6 (0.42%) -> 1 (0.07%)
[03/12 16:00:10   1904] [0.95 - 1.00] :	 18 (1.25%) -> 9 (0.62%)
[03/12 16:00:10   1904] [0.90 - 0.95] :	 51 (3.53%) -> 29 (2.01%)
[03/12 16:00:10   1904] [0.85 - 0.90] :	 76 (5.26%) -> 98 (6.79%)
[03/12 16:00:10   1904] [0.80 - 0.85] :	 81 (5.61%) -> 125 (8.66%)
[03/12 16:00:10   1904] [CPU] RefinePlace/IncrNP (cpu=0:00:05.0, real=0:00:05.0, mem=1776.8MB) @(0:31:40 - 0:31:45).
[03/12 16:00:10   1904] Move report: incrNP moves 5192 insts, mean move: 3.98 um, max move: 23.00 um
[03/12 16:00:10   1904] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277): (505.40, 654.40) --> (508.60, 674.20)
[03/12 16:00:10   1904] Move report: Timing Driven Placement moves 5192 insts, mean move: 3.98 um, max move: 23.00 um
[03/12 16:00:10   1904] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277): (505.40, 654.40) --> (508.60, 674.20)
[03/12 16:00:10   1904] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1776.8MB
[03/12 16:00:10   1904] Starting refinePlace ...
[03/12 16:00:10   1904] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:00:10   1904] default core: bins with density >  0.75 = 23.1 % ( 333 / 1444 )
[03/12 16:00:10   1904] Density distribution unevenness ratio = 17.397%
[03/12 16:00:12   1906]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:00:12   1906] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=1776.8MB) @(0:31:45 - 0:31:46).
[03/12 16:00:12   1906] Move report: preRPlace moves 9714 insts, mean move: 0.71 um, max move: 6.60 um
[03/12 16:00:12   1906] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1007): (252.40, 461.80) --> (249.40, 465.40)
[03/12 16:00:12   1906] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 16:00:12   1906] Move report: Detail placement moves 9714 insts, mean move: 0.71 um, max move: 6.60 um
[03/12 16:00:12   1906] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1007): (252.40, 461.80) --> (249.40, 465.40)
[03/12 16:00:12   1906] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1776.8MB
[03/12 16:00:12   1906] Statistics of distance of Instance movement in refine placement:
[03/12 16:00:12   1906]   maximum (X+Y) =        23.00 um
[03/12 16:00:12   1906]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277) with max move: (505.4, 654.4) -> (508.6, 674.2)
[03/12 16:00:12   1906]   mean    (X+Y) =         2.13 um
[03/12 16:00:12   1906] Total instances flipped for legalization: 54
[03/12 16:00:12   1906] Summary Report:
[03/12 16:00:12   1906] Instances move: 12506 (out of 50368 movable)
[03/12 16:00:12   1906] Mean displacement: 2.13 um
[03/12 16:00:12   1906] Max displacement: 23.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U277) (505.4, 654.4) -> (508.6, 674.2)
[03/12 16:00:12   1906] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/12 16:00:12   1906] Total instances moved : 12506
[03/12 16:00:12   1906] Total net bbox length = 1.193e+06 (5.282e+05 6.651e+05) (ext = 4.616e+04)
[03/12 16:00:12   1906] Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 1776.8MB
[03/12 16:00:12   1906] [CPU] RefinePlace/total (cpu=0:00:06.7, real=0:00:07.0, mem=1776.8MB) @(0:31:40 - 0:31:46).
[03/12 16:00:12   1906] *** Finished refinePlace (0:31:46 mem=1776.8M) ***
[03/12 16:00:12   1906] Finished re-routing un-routed nets (0:00:00.0 1776.8M)
[03/12 16:00:12   1906] 
[03/12 16:00:12   1907] 
[03/12 16:00:12   1907] Density : 0.5623
[03/12 16:00:12   1907] Max route overflow : 0.0000
[03/12 16:00:12   1907] 
[03/12 16:00:12   1907] 
[03/12 16:00:12   1907] *** Finish Physical Update (cpu=0:00:07.8 real=0:00:07.0 mem=1776.8M) ***
[03/12 16:00:13   1907] ** GigaOpt Optimizer WNS Slack -1.091 TNS Slack -2286.178 Density 56.23
[03/12 16:00:13   1907] Skipped Place ECO bump recovery (WNS opt)
[03/12 16:00:13   1907] Optimizer WNS Pass 2
[03/12 16:00:13   1907] Active Path Group: reg2reg  
[03/12 16:00:13   1907] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:00:13   1907] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:00:13   1907] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:00:13   1907] |  -1.091|   -1.091|-2286.110|-2286.178|    56.23%|   0:00:00.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:00:13   1907] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:00:14   1909] |  -1.082|   -1.082|-2284.469|-2284.537|    56.24%|   0:00:01.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:00:14   1909] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 16:00:24   1918] |  -1.078|   -1.078|-2282.812|-2282.880|    56.25%|   0:00:10.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:00:24   1918] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:01:07   1961] |  -1.075|   -1.075|-2280.491|-2280.559|    56.26%|   0:00:43.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:01:07   1961] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 16:01:36   1990] |  -1.074|   -1.074|-2277.615|-2277.684|    56.29%|   0:00:29.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:01:36   1990] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:01:52   2006] |  -1.075|   -1.075|-2275.282|-2275.350|    56.31%|   0:00:16.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:01:52   2006] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:01:52   2007] |  -1.075|   -1.075|-2274.953|-2275.021|    56.31%|   0:00:00.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:01:52   2007] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:01:56   2010] |  -1.075|   -1.075|-2274.835|-2274.903|    56.32%|   0:00:04.0| 1776.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:01:56   2010] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:01:57   2012] |  -1.075|   -1.075|-2274.649|-2274.717|    56.32%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:01:57   2012] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:02:00   2014] |  -1.072|   -1.072|-2273.219|-2273.286|    56.39%|   0:00:03.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:02:00   2014] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:02:20   2034] |  -1.071|   -1.071|-2270.917|-2270.984|    56.39%|   0:00:20.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:20   2034] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:02:35   2050] |  -1.071|   -1.071|-2269.879|-2269.947|    56.41%|   0:00:15.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:35   2050] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:02:35   2050] |  -1.071|   -1.071|-2269.822|-2269.889|    56.41%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:35   2050] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:02:39   2053] |  -1.071|   -1.071|-2269.725|-2269.793|    56.41%|   0:00:04.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:39   2053] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:02:39   2053] |  -1.071|   -1.071|-2269.709|-2269.777|    56.41%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:39   2053] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:02:42   2057] |  -1.070|   -1.070|-2268.755|-2268.823|    56.49%|   0:00:03.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:42   2057] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:02:57   2072] |  -1.070|   -1.070|-2267.598|-2267.666|    56.50%|   0:00:15.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:57   2072] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:02:59   2073] |  -1.070|   -1.070|-2267.222|-2267.290|    56.50%|   0:00:02.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:02:59   2073] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:03:00   2074] |  -1.068|   -1.068|-2265.958|-2266.025|    56.54%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:03:00   2074] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:03:22   2096] |  -1.067|   -1.067|-2264.791|-2264.859|    56.55%|   0:00:22.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:03:22   2096] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:03:48   2122] |  -1.067|   -1.067|-2263.280|-2263.347|    56.56%|   0:00:26.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:03:48   2122] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:03:48   2123] |  -1.067|   -1.067|-2263.215|-2263.283|    56.56%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:03:48   2123] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:03:52   2126] |  -1.067|   -1.067|-2263.081|-2263.148|    56.56%|   0:00:04.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:03:52   2126] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:03:53   2127] |  -1.067|   -1.067|-2263.053|-2263.121|    56.56%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:03:53   2127] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:04:00   2134] |  -1.066|   -1.066|-2261.476|-2261.544|    56.66%|   0:00:07.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:00   2134] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:01   2136] |  -1.066|   -1.066|-2261.163|-2261.231|    56.67%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:01   2136] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:02   2136] |  -1.066|   -1.066|-2261.054|-2261.122|    56.67%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:02   2136] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:03   2137] |  -1.064|   -1.064|-2260.726|-2260.793|    56.72%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:03   2137] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:05   2139] |  -1.065|   -1.065|-2258.930|-2258.998|    56.73%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:05   2139] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:05   2139] |  -1.065|   -1.065|-2258.910|-2258.978|    56.73%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:05   2139] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:07   2141] |  -1.064|   -1.064|-2258.431|-2258.499|    56.77%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:07   2141] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:09   2144] |  -1.064|   -1.064|-2256.917|-2256.985|    56.83%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:09   2144] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:10   2144] |  -1.064|   -1.064|-2256.651|-2256.719|    56.83%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:10   2144] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:11   2146] |  -1.064|   -1.064|-2256.460|-2256.528|    56.84%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:11   2146] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:17   2152] |  -1.064|   -1.064|-2255.742|-2255.810|    56.92%|   0:00:06.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:17   2152] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:21   2156] |  -1.064|   -1.064|-2255.698|-2255.766|    56.95%|   0:00:04.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:21   2156] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:22   2156] |  -1.064|   -1.064|-2254.994|-2255.062|    56.95%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:22   2156] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:22   2157] |  -1.064|   -1.064|-2254.946|-2255.014|    56.96%|   0:00:00.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:22   2157] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:24   2158] |  -1.064|   -1.064|-2254.946|-2255.014|    57.00%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:04:24   2158] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 16:04:24   2158] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:24   2158] 
[03/12 16:04:24   2158] *** Finish Core Optimize Step (cpu=0:04:11 real=0:04:11 mem=1770.4M) ***
[03/12 16:04:24   2158] Active Path Group: default 
[03/12 16:04:24   2159] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:24   2159] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:04:24   2159] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:24   2159] |  -0.004|   -1.064|  -0.068|-2255.014|    57.00%|   0:00:00.0| 1770.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory0_reg_100_/E     |
[03/12 16:04:24   2159] |   0.005|   -1.064|   0.000|-2254.946|    57.00%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_88_/D            |
[03/12 16:04:25   2159] |   0.012|   -1.064|   0.000|-2254.946|    57.00%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
[03/12 16:04:26   2160] |   0.017|   -1.064|   0.000|-2254.946|    57.01%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_27_/D            |
[03/12 16:04:26   2160] |   0.017|   -1.064|   0.000|-2254.946|    57.01%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_27_/D            |
[03/12 16:04:26   2160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:26   2160] 
[03/12 16:04:26   2160] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1789.4M) ***
[03/12 16:04:26   2160] 
[03/12 16:04:26   2160] *** Finished Optimize Step Cumulative (cpu=0:04:13 real=0:04:13 mem=1789.4M) ***
[03/12 16:04:26   2160] ** GigaOpt Optimizer WNS Slack -1.064 TNS Slack -2254.946 Density 57.01
[03/12 16:04:26   2160] Placement Snapshot: Density distribution:
[03/12 16:04:26   2160] [1.00 -  +++]: 106 (7.34%)
[03/12 16:04:26   2160] [0.95 - 1.00]: 20 (1.39%)
[03/12 16:04:26   2160] [0.90 - 0.95]: 16 (1.11%)
[03/12 16:04:26   2160] [0.85 - 0.90]: 27 (1.87%)
[03/12 16:04:26   2160] [0.80 - 0.85]: 33 (2.29%)
[03/12 16:04:26   2160] [0.75 - 0.80]: 35 (2.42%)
[03/12 16:04:26   2160] [0.70 - 0.75]: 47 (3.25%)
[03/12 16:04:26   2160] [0.65 - 0.70]: 54 (3.74%)
[03/12 16:04:26   2160] [0.60 - 0.65]: 80 (5.54%)
[03/12 16:04:26   2160] [0.55 - 0.60]: 98 (6.79%)
[03/12 16:04:26   2160] [0.50 - 0.55]: 73 (5.06%)
[03/12 16:04:26   2160] [0.45 - 0.50]: 108 (7.48%)
[03/12 16:04:26   2160] [0.40 - 0.45]: 153 (10.60%)
[03/12 16:04:26   2160] [0.35 - 0.40]: 136 (9.42%)
[03/12 16:04:26   2160] [0.30 - 0.35]: 99 (6.86%)
[03/12 16:04:26   2160] [0.25 - 0.30]: 73 (5.06%)
[03/12 16:04:26   2160] [0.20 - 0.25]: 88 (6.09%)
[03/12 16:04:26   2160] [0.15 - 0.20]: 117 (8.10%)
[03/12 16:04:26   2160] [0.10 - 0.15]: 52 (3.60%)
[03/12 16:04:26   2160] [0.05 - 0.10]: 22 (1.52%)
[03/12 16:04:26   2160] [0.00 - 0.05]: 7 (0.48%)
[03/12 16:04:26   2160] Begin: Area Reclaim Optimization
[03/12 16:04:27   2161] Reclaim Optimization WNS Slack -1.064  TNS Slack -2254.946 Density 57.01
[03/12 16:04:27   2161] +----------+---------+--------+---------+------------+--------+
[03/12 16:04:27   2161] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:04:27   2161] +----------+---------+--------+---------+------------+--------+
[03/12 16:04:27   2161] |    57.01%|        -|  -1.064|-2254.946|   0:00:00.0| 1789.4M|
[03/12 16:04:30   2164] |    56.96%|       58|  -1.064|-2254.201|   0:00:03.0| 1789.4M|
[03/12 16:04:38   2172] |    56.81%|      632|  -1.063|-2253.596|   0:00:08.0| 1789.4M|
[03/12 16:04:38   2173] |    56.81%|        0|  -1.063|-2253.596|   0:00:00.0| 1789.4M|
[03/12 16:04:38   2173] +----------+---------+--------+---------+------------+--------+
[03/12 16:04:38   2173] Reclaim Optimization End WNS Slack -1.063  TNS Slack -2253.596 Density 56.81
[03/12 16:04:38   2173] 
[03/12 16:04:38   2173] ** Summary: Restruct = 0 Buffer Deletion = 30 Declone = 33 Resize = 489 **
[03/12 16:04:38   2173] --------------------------------------------------------------
[03/12 16:04:38   2173] |                                   | Total     | Sequential |
[03/12 16:04:38   2173] --------------------------------------------------------------
[03/12 16:04:38   2173] | Num insts resized                 |     489  |       0    |
[03/12 16:04:38   2173] | Num insts undone                  |     143  |       0    |
[03/12 16:04:38   2173] | Num insts Downsized               |     489  |       0    |
[03/12 16:04:38   2173] | Num insts Samesized               |       0  |       0    |
[03/12 16:04:38   2173] | Num insts Upsized                 |       0  |       0    |
[03/12 16:04:38   2173] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 16:04:38   2173] --------------------------------------------------------------
[03/12 16:04:38   2173] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:04:38   2173] Layer 7 has 298 constrained nets 
[03/12 16:04:38   2173] **** End NDR-Layer Usage Statistics ****
[03/12 16:04:38   2173] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.2) (real = 0:00:12.0) **
[03/12 16:04:38   2173] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1756.13M, totSessionCpu=0:36:13).
[03/12 16:04:38   2173] Placement Snapshot: Density distribution:
[03/12 16:04:38   2173] [1.00 -  +++]: 106 (7.34%)
[03/12 16:04:38   2173] [0.95 - 1.00]: 21 (1.45%)
[03/12 16:04:38   2173] [0.90 - 0.95]: 15 (1.04%)
[03/12 16:04:38   2173] [0.85 - 0.90]: 27 (1.87%)
[03/12 16:04:38   2173] [0.80 - 0.85]: 33 (2.29%)
[03/12 16:04:38   2173] [0.75 - 0.80]: 35 (2.42%)
[03/12 16:04:38   2173] [0.70 - 0.75]: 48 (3.32%)
[03/12 16:04:38   2173] [0.65 - 0.70]: 53 (3.67%)
[03/12 16:04:38   2173] [0.60 - 0.65]: 81 (5.61%)
[03/12 16:04:38   2173] [0.55 - 0.60]: 97 (6.72%)
[03/12 16:04:38   2173] [0.50 - 0.55]: 75 (5.19%)
[03/12 16:04:38   2173] [0.45 - 0.50]: 109 (7.55%)
[03/12 16:04:38   2173] [0.40 - 0.45]: 153 (10.60%)
[03/12 16:04:38   2173] [0.35 - 0.40]: 136 (9.42%)
[03/12 16:04:38   2173] [0.30 - 0.35]: 98 (6.79%)
[03/12 16:04:38   2173] [0.25 - 0.30]: 75 (5.19%)
[03/12 16:04:38   2173] [0.20 - 0.25]: 100 (6.93%)
[03/12 16:04:38   2173] [0.15 - 0.20]: 105 (7.27%)
[03/12 16:04:38   2173] [0.10 - 0.15]: 54 (3.74%)
[03/12 16:04:38   2173] [0.05 - 0.10]: 21 (1.45%)
[03/12 16:04:38   2173] [0.00 - 0.05]: 2 (0.14%)
[03/12 16:04:39   2173] *** Starting refinePlace (0:36:14 mem=1756.1M) ***
[03/12 16:04:39   2173] Total net bbox length = 1.198e+06 (5.313e+05 6.670e+05) (ext = 4.616e+04)
[03/12 16:04:39   2173] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:04:39   2173] default core: bins with density >  0.75 = 24.3 % ( 351 / 1444 )
[03/12 16:04:39   2173] Density distribution unevenness ratio = 17.603%
[03/12 16:04:39   2173] RPlace IncrNP: Rollback Lev = -3
[03/12 16:04:39   2173] RPlace: Density =1.061111, incremental np is triggered.
[03/12 16:04:39   2173] nrCritNet: 1.99% ( 1105 / 55400 ) cutoffSlk: -1078.6ps stdDelay: 14.2ps
[03/12 16:04:42   2177] default core: bins with density >  0.75 =   25 % ( 361 / 1444 )
[03/12 16:04:42   2177] Density distribution unevenness ratio = 17.588%
[03/12 16:04:42   2177] RPlace postIncrNP: Density = 1.061111 -> 0.991111.
[03/12 16:04:42   2177] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:04:42   2177] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:04:42   2177] [1.05 - 1.10] :	 1 (0.07%) -> 0 (0.00%)
[03/12 16:04:42   2177] [1.00 - 1.05] :	 3 (0.21%) -> 0 (0.00%)
[03/12 16:04:42   2177] [0.95 - 1.00] :	 21 (1.45%) -> 12 (0.83%)
[03/12 16:04:42   2177] [0.90 - 0.95] :	 49 (3.39%) -> 43 (2.98%)
[03/12 16:04:42   2177] [0.85 - 0.90] :	 101 (6.99%) -> 120 (8.31%)
[03/12 16:04:42   2177] [0.80 - 0.85] :	 106 (7.34%) -> 116 (8.03%)
[03/12 16:04:42   2177] [CPU] RefinePlace/IncrNP (cpu=0:00:03.8, real=0:00:03.0, mem=1795.3MB) @(0:36:14 - 0:36:17).
[03/12 16:04:42   2177] Move report: incrNP moves 3339 insts, mean move: 3.72 um, max move: 36.80 um
[03/12 16:04:42   2177] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471): (11.20, 211.60) --> (40.80, 204.40)
[03/12 16:04:42   2177] Move report: Timing Driven Placement moves 3339 insts, mean move: 3.72 um, max move: 36.80 um
[03/12 16:04:42   2177] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471): (11.20, 211.60) --> (40.80, 204.40)
[03/12 16:04:42   2177] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1795.3MB
[03/12 16:04:42   2177] Starting refinePlace ...
[03/12 16:04:42   2177] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:04:42   2177] default core: bins with density >  0.75 = 24.9 % ( 360 / 1444 )
[03/12 16:04:42   2177] Density distribution unevenness ratio = 17.551%
[03/12 16:04:44   2178]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:04:44   2178] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=1795.4MB) @(0:36:17 - 0:36:19).
[03/12 16:04:44   2178] Move report: preRPlace moves 6879 insts, mean move: 0.69 um, max move: 5.60 um
[03/12 16:04:44   2178] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1492): (346.00, 602.20) --> (348.00, 598.60)
[03/12 16:04:44   2178] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
[03/12 16:04:44   2178] Move report: Detail placement moves 6879 insts, mean move: 0.69 um, max move: 5.60 um
[03/12 16:04:44   2178] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1492): (346.00, 602.20) --> (348.00, 598.60)
[03/12 16:04:44   2178] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1795.4MB
[03/12 16:04:44   2178] Statistics of distance of Instance movement in refine placement:
[03/12 16:04:44   2178]   maximum (X+Y) =        37.40 um
[03/12 16:04:44   2178]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471) with max move: (11.2, 211.6) -> (41.4, 204.4)
[03/12 16:04:44   2178]   mean    (X+Y) =         1.92 um
[03/12 16:04:44   2178] Total instances flipped for legalization: 21
[03/12 16:04:44   2178] Summary Report:
[03/12 16:04:44   2178] Instances move: 8538 (out of 51068 movable)
[03/12 16:04:44   2178] Mean displacement: 1.92 um
[03/12 16:04:44   2178] Max displacement: 37.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2471) (11.2, 211.6) -> (41.4, 204.4)
[03/12 16:04:44   2178] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 16:04:44   2178] Total instances moved : 8538
[03/12 16:04:44   2178] Total net bbox length = 1.204e+06 (5.357e+05 6.686e+05) (ext = 4.616e+04)
[03/12 16:04:44   2178] Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1795.4MB
[03/12 16:04:44   2178] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:05.0, mem=1795.4MB) @(0:36:14 - 0:36:19).
[03/12 16:04:44   2178] *** Finished refinePlace (0:36:19 mem=1795.4M) ***
[03/12 16:04:44   2179] Finished re-routing un-routed nets (0:00:00.0 1795.4M)
[03/12 16:04:44   2179] 
[03/12 16:04:44   2179] 
[03/12 16:04:44   2179] Density : 0.5681
[03/12 16:04:44   2179] Max route overflow : 0.0000
[03/12 16:04:44   2179] 
[03/12 16:04:44   2179] 
[03/12 16:04:44   2179] *** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=1795.4M) ***
[03/12 16:04:45   2179] ** GigaOpt Optimizer WNS Slack -1.086 TNS Slack -2259.598 Density 56.81
[03/12 16:04:45   2179] Skipped Place ECO bump recovery (WNS opt)
[03/12 16:04:45   2179] Optimizer WNS Pass 3
[03/12 16:04:45   2180] Active Path Group: reg2reg  
[03/12 16:04:45   2180] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:45   2180] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:04:45   2180] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:04:45   2180] |  -1.086|   -1.086|-2259.598|-2259.598|    56.81%|   0:00:00.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:04:45   2180] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:04:46   2180] |  -1.076|   -1.076|-2255.765|-2255.765|    56.81%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:04:46   2180] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:04:47   2181] |  -1.069|   -1.069|-2254.389|-2254.389|    56.81%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:04:47   2181] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:04:49   2183] |  -1.063|   -1.063|-2253.188|-2253.188|    56.82%|   0:00:02.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:04:49   2183] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:05:46   2241] |  -1.061|   -1.061|-2251.443|-2251.443|    56.83%|   0:00:57.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:05:46   2241] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:06:30   2284] |  -1.062|   -1.062|-2248.985|-2248.985|    56.85%|   0:00:44.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:06:30   2284] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:06:33   2288] |  -1.062|   -1.062|-2248.678|-2248.678|    56.85%|   0:00:03.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:06:33   2288] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:06:37   2292] |  -1.061|   -1.061|-2248.652|-2248.652|    56.95%|   0:00:04.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:06:37   2292] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:06:44   2299] |  -1.060|   -1.060|-2246.462|-2246.462|    56.98%|   0:00:07.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:06:44   2299] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:07:01   2316] |  -1.060|   -1.060|-2245.359|-2245.359|    56.99%|   0:00:17.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:07:01   2316] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:07:02   2317] |  -1.060|   -1.060|-2245.040|-2245.040|    56.99%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:07:02   2317] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:07:03   2318] |  -1.057|   -1.057|-2244.480|-2244.480|    57.02%|   0:00:01.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:07:03   2318] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:08:02   2376] |  -1.057|   -1.057|-2242.293|-2242.293|    57.04%|   0:00:59.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:08:02   2376] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:08:11   2385] |  -1.057|   -1.057|-2241.138|-2241.138|    57.06%|   0:00:09.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:08:11   2385] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:08:15   2390] |  -1.055|   -1.055|-2239.645|-2239.645|    57.16%|   0:00:04.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:08:15   2390] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:08:50   2425] |  -1.055|   -1.055|-2237.664|-2237.664|    57.19%|   0:00:35.0| 1795.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:08:50   2425] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:08:59   2433] |  -1.055|   -1.055|-2235.996|-2235.996|    57.27%|   0:00:09.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:08:59   2433] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:09:00   2435] |  -1.055|   -1.055|-2235.615|-2235.615|    57.28%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:00   2435] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:09:01   2435] |  -1.055|   -1.055|-2235.348|-2235.348|    57.28%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:01   2435] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:09:34   2469] |  -1.056|   -1.056|-2234.630|-2234.630|    57.31%|   0:00:33.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:34   2469] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:09:42   2477] |  -1.057|   -1.057|-2234.321|-2234.321|    57.34%|   0:00:08.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:42   2477] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:09:43   2478] |  -1.057|   -1.057|-2234.293|-2234.293|    57.34%|   0:00:01.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:43   2478] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:09:54   2488] |  -1.057|   -1.057|-2234.272|-2234.272|    57.39%|   0:00:11.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:54   2488] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:09:54   2488] |  -1.057|   -1.057|-2234.272|-2234.272|    57.39%|   0:00:00.0| 1779.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:09:54   2488] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:09:54   2488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:09:54   2488] 
[03/12 16:09:54   2488] *** Finish Core Optimize Step (cpu=0:05:09 real=0:05:09 mem=1779.4M) ***
[03/12 16:09:54   2489] Active Path Group: default 
[03/12 16:09:54   2489] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:09:54   2489] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:09:54   2489] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:09:54   2489] |   0.007|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1779.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_88_/D            |
[03/12 16:09:55   2490] |   0.011|   -1.057|   0.000|-2234.272|    57.39%|   0:00:01.0| 1798.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
[03/12 16:09:55   2490] |   0.012|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_65_/D            |
[03/12 16:09:55   2490] |   0.019|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory11_reg_117_/D    |
[03/12 16:09:55   2490] |   0.019|   -1.057|   0.000|-2234.272|    57.39%|   0:00:00.0| 1798.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory11_reg_117_/D    |
[03/12 16:09:55   2490] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:09:55   2490] 
[03/12 16:09:55   2490] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1798.5M) ***
[03/12 16:09:55   2490] 
[03/12 16:09:55   2490] *** Finished Optimize Step Cumulative (cpu=0:05:10 real=0:05:10 mem=1798.5M) ***
[03/12 16:09:55   2490] ** GigaOpt Optimizer WNS Slack -1.057 TNS Slack -2234.272 Density 57.39
[03/12 16:09:55   2490] Placement Snapshot: Density distribution:
[03/12 16:09:55   2490] [1.00 -  +++]: 106 (7.34%)
[03/12 16:09:55   2490] [0.95 - 1.00]: 19 (1.32%)
[03/12 16:09:55   2490] [0.90 - 0.95]: 16 (1.11%)
[03/12 16:09:55   2490] [0.85 - 0.90]: 28 (1.94%)
[03/12 16:09:55   2490] [0.80 - 0.85]: 32 (2.22%)
[03/12 16:09:55   2490] [0.75 - 0.80]: 36 (2.49%)
[03/12 16:09:55   2490] [0.70 - 0.75]: 47 (3.25%)
[03/12 16:09:55   2490] [0.65 - 0.70]: 54 (3.74%)
[03/12 16:09:55   2490] [0.60 - 0.65]: 82 (5.68%)
[03/12 16:09:55   2490] [0.55 - 0.60]: 96 (6.65%)
[03/12 16:09:55   2490] [0.50 - 0.55]: 71 (4.92%)
[03/12 16:09:55   2490] [0.45 - 0.50]: 107 (7.41%)
[03/12 16:09:55   2490] [0.40 - 0.45]: 149 (10.32%)
[03/12 16:09:55   2490] [0.35 - 0.40]: 129 (8.93%)
[03/12 16:09:55   2490] [0.30 - 0.35]: 97 (6.72%)
[03/12 16:09:55   2490] [0.25 - 0.30]: 65 (4.50%)
[03/12 16:09:55   2490] [0.20 - 0.25]: 94 (6.51%)
[03/12 16:09:55   2490] [0.15 - 0.20]: 114 (7.89%)
[03/12 16:09:55   2490] [0.10 - 0.15]: 75 (5.19%)
[03/12 16:09:55   2490] [0.05 - 0.10]: 24 (1.66%)
[03/12 16:09:55   2490] [0.00 - 0.05]: 3 (0.21%)
[03/12 16:09:55   2490] Begin: Area Reclaim Optimization
[03/12 16:09:56   2490] Reclaim Optimization WNS Slack -1.057  TNS Slack -2234.272 Density 57.39
[03/12 16:09:56   2490] +----------+---------+--------+---------+------------+--------+
[03/12 16:09:56   2490] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:09:56   2490] +----------+---------+--------+---------+------------+--------+
[03/12 16:09:56   2490] |    57.39%|        -|  -1.057|-2234.272|   0:00:00.0| 1798.5M|
[03/12 16:09:58   2493] |    57.38%|       29|  -1.057|-2234.228|   0:00:02.0| 1798.5M|
[03/12 16:10:07   2502] |    57.23%|      673|  -1.056|-2233.501|   0:00:09.0| 1798.5M|
[03/12 16:10:07   2502] |    57.23%|        0|  -1.056|-2233.501|   0:00:00.0| 1798.5M|
[03/12 16:10:07   2502] +----------+---------+--------+---------+------------+--------+
[03/12 16:10:07   2502] Reclaim Optimization End WNS Slack -1.056  TNS Slack -2233.501 Density 57.23
[03/12 16:10:07   2502] 
[03/12 16:10:07   2502] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 25 Resize = 513 **
[03/12 16:10:07   2502] --------------------------------------------------------------
[03/12 16:10:07   2502] |                                   | Total     | Sequential |
[03/12 16:10:07   2502] --------------------------------------------------------------
[03/12 16:10:07   2502] | Num insts resized                 |     513  |       0    |
[03/12 16:10:07   2502] | Num insts undone                  |     160  |       0    |
[03/12 16:10:07   2502] | Num insts Downsized               |     513  |       0    |
[03/12 16:10:07   2502] | Num insts Samesized               |       0  |       0    |
[03/12 16:10:07   2502] | Num insts Upsized                 |       0  |       0    |
[03/12 16:10:07   2502] | Num multiple commits+uncommits    |       0  |       -    |
[03/12 16:10:07   2502] --------------------------------------------------------------
[03/12 16:10:07   2502] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:10:07   2502] Layer 7 has 309 constrained nets 
[03/12 16:10:07   2502] **** End NDR-Layer Usage Statistics ****
[03/12 16:10:07   2502] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.9) (real = 0:00:12.0) **
[03/12 16:10:07   2502] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1769.86M, totSessionCpu=0:41:42).
[03/12 16:10:07   2502] Placement Snapshot: Density distribution:
[03/12 16:10:07   2502] [1.00 -  +++]: 106 (7.34%)
[03/12 16:10:07   2502] [0.95 - 1.00]: 19 (1.32%)
[03/12 16:10:07   2502] [0.90 - 0.95]: 16 (1.11%)
[03/12 16:10:07   2502] [0.85 - 0.90]: 28 (1.94%)
[03/12 16:10:07   2502] [0.80 - 0.85]: 32 (2.22%)
[03/12 16:10:07   2502] [0.75 - 0.80]: 36 (2.49%)
[03/12 16:10:07   2502] [0.70 - 0.75]: 48 (3.32%)
[03/12 16:10:07   2502] [0.65 - 0.70]: 55 (3.81%)
[03/12 16:10:07   2502] [0.60 - 0.65]: 80 (5.54%)
[03/12 16:10:07   2502] [0.55 - 0.60]: 97 (6.72%)
[03/12 16:10:07   2502] [0.50 - 0.55]: 71 (4.92%)
[03/12 16:10:07   2502] [0.45 - 0.50]: 108 (7.48%)
[03/12 16:10:07   2502] [0.40 - 0.45]: 148 (10.25%)
[03/12 16:10:07   2502] [0.35 - 0.40]: 130 (9.00%)
[03/12 16:10:07   2502] [0.30 - 0.35]: 96 (6.65%)
[03/12 16:10:07   2502] [0.25 - 0.30]: 67 (4.64%)
[03/12 16:10:07   2502] [0.20 - 0.25]: 102 (7.06%)
[03/12 16:10:07   2502] [0.15 - 0.20]: 108 (7.48%)
[03/12 16:10:07   2502] [0.10 - 0.15]: 82 (5.68%)
[03/12 16:10:07   2502] [0.05 - 0.10]: 13 (0.90%)
[03/12 16:10:07   2502] [0.00 - 0.05]: 2 (0.14%)
[03/12 16:10:07   2502] *** Starting refinePlace (0:41:43 mem=1769.9M) ***
[03/12 16:10:07   2502] Total net bbox length = 1.209e+06 (5.382e+05 6.706e+05) (ext = 4.616e+04)
[03/12 16:10:07   2502] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:10:07   2502] default core: bins with density >  0.75 = 25.9 % ( 374 / 1444 )
[03/12 16:10:07   2502] Density distribution unevenness ratio = 17.730%
[03/12 16:10:07   2502] RPlace IncrNP: Rollback Lev = -3
[03/12 16:10:07   2502] RPlace: Density =1.026667, incremental np is triggered.
[03/12 16:10:08   2503] nrCritNet: 1.76% ( 989 / 56163 ) cutoffSlk: -1069.0ps stdDelay: 14.2ps
[03/12 16:10:11   2506] default core: bins with density >  0.75 = 26.3 % ( 380 / 1444 )
[03/12 16:10:11   2506] Density distribution unevenness ratio = 17.621%
[03/12 16:10:11   2506] RPlace postIncrNP: Density = 1.026667 -> 0.995556.
[03/12 16:10:11   2506] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:10:11   2506] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:10:11   2506] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:10:11   2506] [1.00 - 1.05] :	 3 (0.21%) -> 0 (0.00%)
[03/12 16:10:11   2506] [0.95 - 1.00] :	 14 (0.97%) -> 11 (0.76%)
[03/12 16:10:11   2506] [0.90 - 0.95] :	 74 (5.12%) -> 64 (4.43%)
[03/12 16:10:11   2506] [0.85 - 0.90] :	 116 (8.03%) -> 111 (7.69%)
[03/12 16:10:11   2506] [0.80 - 0.85] :	 98 (6.79%) -> 126 (8.73%)
[03/12 16:10:11   2506] [CPU] RefinePlace/IncrNP (cpu=0:00:03.7, real=0:00:04.0, mem=1807.2MB) @(0:41:43 - 0:41:46).
[03/12 16:10:11   2506] Move report: incrNP moves 2584 insts, mean move: 4.93 um, max move: 53.20 um
[03/12 16:10:11   2506] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601): (522.80, 650.80) --> (484.00, 636.40)
[03/12 16:10:11   2506] Move report: Timing Driven Placement moves 2584 insts, mean move: 4.93 um, max move: 53.20 um
[03/12 16:10:11   2506] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601): (522.80, 650.80) --> (484.00, 636.40)
[03/12 16:10:11   2506] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1807.2MB
[03/12 16:10:11   2506] Starting refinePlace ...
[03/12 16:10:11   2506] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:10:11   2506] default core: bins with density >  0.75 = 26.1 % ( 377 / 1444 )
[03/12 16:10:11   2506] Density distribution unevenness ratio = 17.569%
[03/12 16:10:13   2508]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:10:13   2508] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1807.2MB) @(0:41:46 - 0:41:48).
[03/12 16:10:13   2508] Move report: preRPlace moves 6233 insts, mean move: 0.65 um, max move: 6.00 um
[03/12 16:10:13   2508] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8047_0): (481.00, 582.40) --> (485.20, 580.60)
[03/12 16:10:13   2508] 	Length: 12 sites, height: 1 rows, site name: core, cell type: IND3D2
[03/12 16:10:13   2508] Move report: Detail placement moves 6233 insts, mean move: 0.65 um, max move: 6.00 um
[03/12 16:10:13   2508] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8047_0): (481.00, 582.40) --> (485.20, 580.60)
[03/12 16:10:13   2508] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1807.2MB
[03/12 16:10:13   2508] Statistics of distance of Instance movement in refine placement:
[03/12 16:10:13   2508]   maximum (X+Y) =        53.20 um
[03/12 16:10:13   2508]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601) with max move: (522.8, 650.8) -> (484, 636.4)
[03/12 16:10:13   2508]   mean    (X+Y) =         2.13 um
[03/12 16:10:13   2508] Total instances flipped for legalization: 5
[03/12 16:10:13   2508] Summary Report:
[03/12 16:10:13   2508] Instances move: 7658 (out of 51861 movable)
[03/12 16:10:13   2508] Mean displacement: 2.13 um
[03/12 16:10:13   2508] Max displacement: 53.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2601) (522.8, 650.8) -> (484, 636.4)
[03/12 16:10:13   2508] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 16:10:13   2508] Total instances moved : 7658
[03/12 16:10:13   2508] Total net bbox length = 1.215e+06 (5.411e+05 6.736e+05) (ext = 4.616e+04)
[03/12 16:10:13   2508] Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 1807.2MB
[03/12 16:10:13   2508] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:06.0, mem=1807.2MB) @(0:41:43 - 0:41:48).
[03/12 16:10:13   2508] *** Finished refinePlace (0:41:48 mem=1807.2M) ***
[03/12 16:10:13   2508] Finished re-routing un-routed nets (0:00:00.0 1807.2M)
[03/12 16:10:13   2508] 
[03/12 16:10:13   2508] 
[03/12 16:10:13   2508] Density : 0.5723
[03/12 16:10:13   2508] Max route overflow : 0.0000
[03/12 16:10:13   2508] 
[03/12 16:10:13   2508] 
[03/12 16:10:13   2508] *** Finish Physical Update (cpu=0:00:06.7 real=0:00:06.0 mem=1807.2M) ***
[03/12 16:10:14   2509] ** GigaOpt Optimizer WNS Slack -1.097 TNS Slack -2244.822 Density 57.23
[03/12 16:10:14   2509] Skipped Place ECO bump recovery (WNS opt)
[03/12 16:10:14   2509] Optimizer WNS Pass 4
[03/12 16:10:14   2509] Active Path Group: reg2reg  
[03/12 16:10:14   2509] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:10:14   2509] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:10:14   2509] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:10:14   2509] |  -1.097|   -1.097|-2244.822|-2244.822|    57.23%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:14   2509] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:10:15   2510] |  -1.079|   -1.079|-2243.477|-2243.477|    57.24%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:15   2510] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:10:20   2515] |  -1.077|   -1.077|-2240.875|-2240.875|    57.24%|   0:00:05.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:20   2515] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:10:20   2516] |  -1.072|   -1.072|-2240.254|-2240.254|    57.24%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:20   2516] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:10:22   2517] |  -1.067|   -1.067|-2239.636|-2239.636|    57.24%|   0:00:02.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:22   2517] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:10:26   2522] |  -1.067|   -1.067|-2239.089|-2239.089|    57.24%|   0:00:04.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:26   2522] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:10:27   2522] |  -1.067|   -1.067|-2239.075|-2239.075|    57.24%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:27   2522] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:10:27   2522] |  -1.060|   -1.060|-2238.039|-2238.039|    57.24%|   0:00:00.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:27   2522] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:10:35   2530] |  -1.058|   -1.058|-2236.067|-2236.067|    57.24%|   0:00:08.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:35   2530] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:10:44   2539] |  -1.058|   -1.058|-2234.586|-2234.586|    57.25%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:44   2539] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:10:46   2541] |  -1.055|   -1.055|-2234.218|-2234.218|    57.27%|   0:00:02.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:10:46   2541] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:11:06   2561] |  -1.055|   -1.055|-2233.363|-2233.363|    57.27%|   0:00:20.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:11:06   2561] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:11:15   2570] |  -1.051|   -1.051|-2232.246|-2232.246|    57.30%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:11:15   2570] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:12:32   2647] |  -1.051|   -1.051|-2230.347|-2230.347|    57.33%|   0:01:17.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:12:32   2647] |        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
[03/12 16:12:41   2656] |  -1.052|   -1.052|-2229.572|-2229.572|    57.34%|   0:00:09.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:12:41   2656] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:12:42   2657] |  -1.052|   -1.052|-2229.341|-2229.341|    57.34%|   0:00:01.0| 1807.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:12:42   2657] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:12:46   2662] |  -1.049|   -1.049|-2227.937|-2227.937|    57.41%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:12:46   2662] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:12:49   2664] |  -1.049|   -1.049|-2226.986|-2226.986|    57.42%|   0:00:03.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:12:49   2664] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:12:50   2665] |  -1.049|   -1.049|-2226.936|-2226.936|    57.42%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:12:50   2665] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:12:52   2667] |  -1.048|   -1.048|-2226.596|-2226.596|    57.49%|   0:00:02.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:12:52   2667] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:12:54   2669] |  -1.048|   -1.048|-2225.530|-2225.530|    57.50%|   0:00:02.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:12:54   2669] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:12:58   2673] |  -1.047|   -1.047|-2224.318|-2224.318|    57.56%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:12:58   2673] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:12:59   2674] |  -1.047|   -1.047|-2223.995|-2223.995|    57.57%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:12:59   2674] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:13:03   2678] |  -1.048|   -1.048|-2223.549|-2223.549|    57.59%|   0:00:04.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:13:03   2678] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:13:03   2678] |  -1.047|   -1.047|-2223.300|-2223.300|    57.59%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:13:03   2678] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:13:07   2683] |  -1.048|   -1.048|-2222.333|-2222.333|    57.65%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:13:07   2683] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:13:09   2684] |  -1.048|   -1.048|-2222.123|-2222.123|    57.68%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:13:09   2684] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:13:10   2685] |  -1.048|   -1.048|-2222.111|-2222.111|    57.68%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:13:10   2685] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:13:10   2685] Analyzing useful skew in preCTS mode ...
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
[03/12 16:13:10   2685] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/12 16:13:10   2686]  ** Useful skew failure reasons **
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:10   2686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:13:49   2724] |  -1.043|   -1.043|-2225.433|-2226.189|    57.72%|   0:00:39.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:13:49   2724] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:13:51   2726] |  -1.042|   -1.042|-2224.250|-2225.006|    57.73%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:13:51   2726] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:13:56   2731] |  -1.042|   -1.042|-2224.128|-2224.884|    57.73%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:13:56   2731] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:13:59   2734] |  -1.042|   -1.042|-2223.074|-2223.831|    57.86%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:13:59   2734] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:14:00   2735] |  -1.041|   -1.041|-2222.422|-2223.178|    57.89%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:14:00   2735] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:14:13   2749] |  -1.041|   -1.041|-2221.077|-2221.833|    57.90%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:14:13   2749] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:14:17   2752] |  -1.041|   -1.041|-2221.029|-2221.785|    57.90%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:14:17   2752] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:14:18   2753] |  -1.040|   -1.040|-2220.774|-2221.531|    57.95%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:14:18   2753] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:14:31   2766] |  -1.039|   -1.039|-2219.796|-2220.552|    57.96%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:14:31   2766] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:14:44   2779] |  -1.039|   -1.039|-2218.979|-2219.735|    57.97%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:14:44   2779] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:14:45   2780] |  -1.039|   -1.039|-2218.812|-2219.569|    57.97%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:14:45   2780] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:14:47   2782] |  -1.039|   -1.039|-2220.202|-2220.958|    58.05%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:14:47   2782] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:14:51   2786] |  -1.038|   -1.038|-2217.990|-2218.747|    58.09%|   0:00:04.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:14:51   2786] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:14:58   2793] |  -1.038|   -1.038|-2217.642|-2218.398|    58.10%|   0:00:07.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:14:58   2793] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:14:58   2793] |  -1.038|   -1.038|-2217.627|-2218.383|    58.10%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:14:58   2793] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:15:00   2795] |  -1.037|   -1.037|-2217.071|-2217.827|    58.14%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:15:00   2795] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:15:05   2800] |  -1.037|   -1.037|-2216.673|-2217.429|    58.18%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:15:05   2800] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:15:05   2800] |  -1.037|   -1.037|-2216.443|-2217.200|    58.18%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:15:05   2800] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:15:14   2809] |  -1.038|   -1.038|-2214.441|-2215.198|    58.28%|   0:00:09.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:15:14   2809] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/12 16:15:17   2812] |  -1.038|   -1.038|-2213.682|-2214.438|    58.34%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:15:17   2812] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:15:20   2815] Analyzing useful skew in preCTS mode ...
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/12 16:15:20   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/12 16:15:20   2815]  ** Useful skew failure reasons **
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815]  ** Useful skew failure reasons **
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815]  ** Useful skew failure reasons **
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:20   2815] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:15:51   2847] |  -1.035|   -1.035|-2222.488|-2224.180|    58.37%|   0:00:34.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:15:51   2847] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:15:52   2847] |  -1.033|   -1.033|-2222.168|-2223.861|    58.38%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:15:52   2847] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:15:54   2849] |  -1.033|   -1.033|-2221.426|-2223.119|    58.38%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:15:54   2849] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:15:59   2854] |  -1.033|   -1.033|-2221.561|-2223.254|    58.51%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:15:59   2854] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:00   2855] |  -1.033|   -1.033|-2221.398|-2223.090|    58.52%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:00   2855] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:05   2860] |  -1.034|   -1.034|-2220.595|-2222.288|    58.56%|   0:00:05.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:05   2860] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:07   2862] |  -1.035|   -1.035|-2219.690|-2221.382|    58.60%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:07   2862] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:08   2863] |  -1.034|   -1.034|-2219.575|-2221.268|    58.60%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:08   2863] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:08   2863] Analyzing useful skew in preCTS mode ...
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
[03/12 16:16:08   2863] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
[03/12 16:16:08   2864]  ** Useful skew failure reasons **
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:08   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864]  ** Useful skew failure reasons **
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864]  ** Useful skew failure reasons **
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:09   2864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:16:35   2890] |  -1.029|   -1.029|-2227.195|-2230.455|    58.61%|   0:00:27.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:16:35   2890] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:16:36   2891] |  -1.028|   -1.028|-2226.405|-2229.666|    58.61%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:16:36   2891] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:16:38   2893] |  -1.028|   -1.028|-2225.785|-2229.045|    58.61%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:16:38   2893] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:16:41   2896] |  -1.027|   -1.027|-2225.046|-2228.307|    58.72%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:41   2896] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:54   2909] |  -1.027|   -1.027|-2224.225|-2227.485|    58.72%|   0:00:13.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:54   2909] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:56   2911] |  -1.027|   -1.027|-2224.019|-2227.279|    58.72%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:16:56   2911] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:16:57   2912] |  -1.026|   -1.026|-2223.357|-2226.618|    58.79%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:16:57   2912] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:17:06   2921] |  -1.026|   -1.026|-2222.167|-2225.428|    58.79%|   0:00:09.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:17:06   2921] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:17:09   2924] |  -1.026|   -1.026|-2221.902|-2225.162|    58.79%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:17:09   2924] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:17:10   2925] |  -1.026|   -1.026|-2220.939|-2224.199|    58.83%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:17:10   2925] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:17:17   2932] |  -1.025|   -1.025|-2219.973|-2223.234|    58.84%|   0:00:07.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:17:17   2932] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:17:29   2944] |  -1.025|   -1.025|-2219.507|-2222.767|    58.83%|   0:00:12.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:17:29   2944] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:17:32   2947] |  -1.025|   -1.025|-2219.339|-2222.599|    58.90%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:17:32   2947] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:17:34   2950] |  -1.025|   -1.025|-2218.823|-2222.084|    58.92%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:17:34   2950] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:17:36   2951] |  -1.024|   -1.024|-2218.452|-2221.712|    58.93%|   0:00:02.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:36   2951] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:39   2954] |  -1.024|   -1.024|-2218.221|-2221.481|    58.92%|   0:00:03.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:39   2954] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:40   2955] |  -1.024|   -1.024|-2218.173|-2221.434|    58.95%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:40   2955] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:40   2956] |  -1.024|   -1.024|-2218.101|-2221.362|    58.95%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:40   2956] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:43   2958] |  -1.025|   -1.025|-2218.042|-2221.302|    58.97%|   0:00:03.0| 1802.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:43   2958] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:45   2960] |  -1.025|   -1.025|-2217.977|-2221.237|    59.00%|   0:00:02.0| 1802.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:17:45   2960] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:17:45   2960] Analyzing useful skew in preCTS mode ...
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
[03/12 16:17:45   2960] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/12 16:17:45   2960]  ** Useful skew failure reasons **
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2960] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961]  ** Useful skew failure reasons **
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:45   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961]  ** Useful skew failure reasons **
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:17:46   2961] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:11   2986] |  -1.021|   -1.021|-2224.497|-2228.760|    59.01%|   0:00:26.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:11   2986] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:13   2988] |  -1.021|   -1.021|-2224.131|-2228.394|    59.02%|   0:00:02.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:13   2988] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:13   2988] |  -1.020|   -1.020|-2224.079|-2228.343|    59.02%|   0:00:00.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:18:13   2988] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:16   2991] |  -1.020|   -1.020|-2223.530|-2227.793|    59.12%|   0:00:03.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:18:16   2991] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:19   2994] |  -1.020|   -1.020|-2223.260|-2227.523|    59.14%|   0:00:03.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:18:19   2994] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:19   2994] |  -1.020|   -1.020|-2223.203|-2227.466|    59.14%|   0:00:00.0| 1804.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:19   2994] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:34   3010] |  -1.019|   -1.019|-2221.770|-2226.033|    59.14%|   0:00:15.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:18:34   3010] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:18:41   3017] |  -1.019|   -1.019|-2221.292|-2225.555|    59.15%|   0:00:07.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:18:41   3017] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:43   3018] |  -1.019|   -1.019|-2220.726|-2224.989|    59.20%|   0:00:02.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:43   3018] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:47   3022] |  -1.019|   -1.019|-2220.277|-2224.541|    59.24%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:47   3022] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:49   3024] |  -1.019|   -1.019|-2220.269|-2224.533|    59.24%|   0:00:02.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:49   3024] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:53   3029] |  -1.019|   -1.019|-2220.199|-2224.462|    59.28%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:53   3029] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:57   3033] |  -1.019|   -1.019|-2220.161|-2224.424|    59.32%|   0:00:04.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:57   3033] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:18:58   3033] |  -1.019|   -1.019|-2220.119|-2224.382|    59.32%|   0:00:01.0| 1814.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:18:58   3033] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:18:59   3034] Analyzing useful skew in preCTS mode ...
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/12 16:18:59   3034] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/12 16:18:59   3034]  ** Useful skew failure reasons **
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034]  ** Useful skew failure reasons **
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034]  ** Useful skew failure reasons **
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:18:59   3034] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:24   3059] |  -1.015|   -1.015|-2228.534|-2234.168|    59.33%|   0:00:26.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:19:24   3059] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:27   3062] |  -1.015|   -1.015|-2228.432|-2234.066|    59.33%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:19:27   3062] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:30   3065] |  -1.015|   -1.015|-2227.931|-2233.566|    59.44%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:19:30   3065] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:19:31   3066] |  -1.015|   -1.015|-2227.270|-2232.904|    59.46%|   0:00:01.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:19:31   3066] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:39   3075] |  -1.018|   -1.018|-2223.375|-2229.009|    59.53%|   0:00:08.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:19:39   3075] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:41   3076] |  -1.016|   -1.016|-2223.009|-2228.643|    59.58%|   0:00:02.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:19:41   3076] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:43   3078] |  -1.016|   -1.016|-2222.786|-2228.421|    59.59%|   0:00:02.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:19:43   3078] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:19:43   3078] Analyzing useful skew in preCTS mode ...
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/12 16:19:43   3078] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
[03/12 16:19:43   3078]  ** Useful skew failure reasons **
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3078] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079]  ** Useful skew failure reasons **
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079]  ** Useful skew failure reasons **
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:19:43   3079] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:00   3095] |  -1.013|   -1.013|-2228.499|-2235.374|    59.60%|   0:00:17.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:00   3095] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:03   3098] |  -1.012|   -1.012|-2227.721|-2234.595|    59.67%|   0:00:03.0| 1819.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:20:03   3098] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:04   3099] |  -1.013|   -1.013|-2226.959|-2233.833|    59.69%|   0:00:01.0| 1820.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:20:04   3099] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:20:04   3099] |  -1.012|   -1.012|-2226.873|-2233.747|    59.69%|   0:00:00.0| 1820.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:04   3099] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:13   3108] Analyzing useful skew in preCTS mode ...
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/12 16:20:13   3109] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
[03/12 16:20:13   3109]  ** Useful skew failure reasons **
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:13   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109]  ** Useful skew failure reasons **
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109]  ** Useful skew failure reasons **
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:14   3109] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:37   3132] |  -1.008|   -1.008|-2231.081|-2239.244|    59.80%|   0:00:33.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:37   3132] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:20:38   3133] |  -1.008|   -1.008|-2230.504|-2238.667|    59.80%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:38   3133] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:40   3135] |  -1.008|   -1.008|-2230.383|-2238.546|    59.80%|   0:00:02.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:40   3135] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:43   3138] |  -1.009|   -1.009|-2229.832|-2237.995|    59.89%|   0:00:03.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:20:43   3138] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:20:44   3139] |  -1.008|   -1.008|-2229.438|-2237.600|    59.90%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:20:44   3139] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:20:45   3140] |  -1.008|   -1.008|-2229.396|-2237.558|    59.90%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:45   3140] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:46   3141] |  -1.008|   -1.008|-2229.158|-2237.321|    59.92%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:46   3141] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:20:47   3142] |  -1.009|   -1.009|-2227.903|-2236.066|    59.93%|   0:00:01.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:47   3142] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:20:47   3143] |  -1.008|   -1.008|-2227.876|-2236.039|    59.94%|   0:00:00.0| 1824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:20:47   3143] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:20:48   3143] Analyzing useful skew in preCTS mode ...
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/12 16:20:48   3143] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
[03/12 16:20:48   3143]  ** Useful skew failure reasons **
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143]  ** Useful skew failure reasons **
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143]  ** Useful skew failure reasons **
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:20:48   3143] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:14   3169] |  -1.005|   -1.005|-2229.901|-2239.580|    59.95%|   0:00:27.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:21:14   3169] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:21:16   3171] |  -1.004|   -1.004|-2229.667|-2239.345|    59.94%|   0:00:02.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:21:16   3171] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:23   3178] |  -1.004|   -1.004|-2229.560|-2239.239|    59.95%|   0:00:07.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:21:23   3178] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:24   3179] |  -1.004|   -1.004|-2228.940|-2238.619|    59.95%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:21:24   3179] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:27   3182] |  -1.006|   -1.006|-2228.762|-2238.441|    60.05%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:21:27   3182] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:21:27   3183] |  -1.004|   -1.004|-2228.400|-2238.079|    60.06%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:21:27   3183] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:21:28   3183] |  -1.004|   -1.004|-2228.061|-2237.740|    60.07%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:21:28   3183] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:21:30   3185] |  -1.004|   -1.004|-2227.929|-2237.608|    60.08%|   0:00:02.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:21:30   3185] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:21:30   3186] |  -1.004|   -1.004|-2227.685|-2237.364|    60.10%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:21:30   3186] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:21:31   3186] Analyzing useful skew in preCTS mode ...
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/12 16:21:31   3186] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
[03/12 16:21:31   3186]  ** Useful skew failure reasons **
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186]  ** Useful skew failure reasons **
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186]  ** Useful skew failure reasons **
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:31   3186] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:21:52   3207] |  -1.001|   -1.001|-2230.574|-2241.386|    60.10%|   0:00:22.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:21:52   3207] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:53   3208] |  -1.001|   -1.001|-2230.345|-2241.157|    60.10%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:21:53   3208] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:53   3208] |  -1.001|   -1.001|-2230.305|-2241.117|    60.10%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:21:53   3208] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:21:56   3211] |  -1.001|   -1.001|-2229.629|-2240.441|    60.20%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:21:56   3211] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:21:56   3212] |  -1.000|   -1.000|-2229.276|-2240.088|    60.22%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:21:56   3212] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:22:00   3215] |  -1.000|   -1.000|-2228.449|-2239.261|    60.23%|   0:00:04.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:22:00   3215] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:22:03   3218] |  -1.000|   -1.000|-2227.323|-2238.134|    60.24%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:22:03   3218] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:22:04   3219] |  -1.000|   -1.000|-2227.203|-2238.015|    60.26%|   0:00:01.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:22:04   3219] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:22:07   3222] |  -1.000|   -1.000|-2227.059|-2237.871|    60.30%|   0:00:03.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:22:07   3222] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:22:09   3224] Analyzing useful skew in preCTS mode ...
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
[03/12 16:22:09   3224] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
[03/12 16:22:09   3224]  ** Useful skew failure reasons **
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224]  ** Useful skew failure reasons **
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224]  ** Useful skew failure reasons **
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:09   3224] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:22:34   3250] |  -0.997|   -0.997|-2231.786|-2243.975|    60.33%|   0:00:27.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:22:34   3250] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:22:35   3250] |  -0.996|   -0.996|-2231.275|-2243.465|    60.33%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:22:35   3250] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:22:36   3251] |  -0.996|   -0.996|-2231.178|-2243.368|    60.33%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:22:36   3251] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:22:39   3254] |  -0.996|   -0.996|-2229.932|-2242.121|    60.40%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:22:39   3254] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:22:40   3255] |  -0.995|   -0.995|-2229.370|-2241.559|    60.43%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:22:40   3255] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:22:54   3269] |  -0.996|   -0.996|-2229.269|-2241.459|    60.43%|   0:00:14.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:22:54   3269] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:22:54   3269] |  -0.996|   -0.996|-2229.044|-2241.233|    60.43%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:22:54   3269] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:22:55   3270] |  -0.995|   -0.995|-2228.640|-2240.830|    60.46%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:22:55   3270] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:23:01   3277] |  -0.995|   -0.995|-2227.674|-2239.864|    60.50%|   0:00:06.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:23:01   3277] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:23:02   3277] |  -0.995|   -0.995|-2227.591|-2239.781|    60.50%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:23:02   3277] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:23:03   3278] |  -0.994|   -0.994|-2227.518|-2239.707|    60.50%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:03   3278] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:14   3290] |  -0.994|   -0.994|-2226.640|-2238.829|    60.51%|   0:00:11.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:14   3290] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:17   3292] |  -0.994|   -0.994|-2226.336|-2238.525|    60.51%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:17   3292] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:18   3294] |  -0.994|   -0.994|-2226.077|-2238.267|    60.54%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:18   3294] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:19   3295] |  -0.993|   -0.993|-2225.777|-2237.966|    60.55%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:23:19   3295] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:23:28   3303] |  -0.993|   -0.993|-2225.539|-2237.729|    60.55%|   0:00:09.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:23:28   3303] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:23:29   3305] |  -0.993|   -0.993|-2225.495|-2237.685|    60.55%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:23:29   3305] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:23:31   3306] |  -0.992|   -0.992|-2224.731|-2236.920|    60.59%|   0:00:02.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:31   3306] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:34   3309] |  -0.992|   -0.992|-2223.958|-2236.147|    60.60%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:34   3309] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:40   3315] |  -0.992|   -0.992|-2223.904|-2236.093|    60.65%|   0:00:06.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:40   3315] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:43   3318] |  -0.992|   -0.992|-2223.848|-2236.038|    60.69%|   0:00:03.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:43   3318] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:43   3319] |  -0.992|   -0.992|-2223.821|-2236.011|    60.70%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:23:43   3319] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:23:44   3319] Analyzing useful skew in preCTS mode ...
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
[03/12 16:23:44   3319] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/12 16:23:44   3319]  ** Useful skew failure reasons **
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319]  ** Useful skew failure reasons **
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319]  ** Useful skew failure reasons **
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:23:44   3319] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:11   3346] |  -0.989|   -0.989|-2228.915|-2242.825|    60.70%|   0:00:28.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:24:11   3346] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:24:12   3347] |  -0.989|   -0.989|-2228.728|-2242.638|    60.69%|   0:00:01.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:24:12   3347] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:24:12   3348] |  -0.989|   -0.989|-2228.747|-2242.657|    60.69%|   0:00:00.0| 1832.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:24:12   3348] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:24:16   3351] |  -0.989|   -0.989|-2227.325|-2241.236|    60.78%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:24:16   3351] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:24:19   3354] |  -0.988|   -0.988|-2226.684|-2240.594|    60.81%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:19   3354] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:22   3357] |  -0.988|   -0.988|-2226.015|-2239.926|    60.83%|   0:00:03.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:22   3357] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:23   3359] |  -0.988|   -0.988|-2225.999|-2239.909|    60.83%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:23   3359] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:24   3360] |  -0.988|   -0.988|-2225.802|-2239.712|    60.85%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:24   3360] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:25   3360] |  -0.988|   -0.988|-2225.785|-2239.696|    60.86%|   0:00:01.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:25   3360] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:29   3364] |  -0.988|   -0.988|-2225.698|-2239.609|    60.90%|   0:00:04.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:24:29   3364] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:24:30   3365] Analyzing useful skew in preCTS mode ...
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/12 16:24:30   3365] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
[03/12 16:24:30   3365]  ** Useful skew failure reasons **
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365]  ** Useful skew failure reasons **
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365]  ** Useful skew failure reasons **
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:30   3365] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:24:54   3390] |  -0.985|   -0.985|-2230.985|-2246.612|    60.90%|   0:00:25.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:24:54   3390] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:24:55   3390] |  -0.985|   -0.985|-2230.881|-2246.508|    60.90%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:24:55   3390] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:24:57   3393] |  -0.985|   -0.985|-2230.573|-2246.201|    60.90%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:24:57   3393] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:25:00   3396] |  -0.985|   -0.985|-2228.534|-2244.161|    60.99%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:00   3396] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:25:04   3399] |  -0.985|   -0.985|-2228.247|-2243.875|    61.01%|   0:00:04.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:04   3399] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:25:04   3400] |  -0.985|   -0.985|-2228.111|-2243.738|    61.02%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:04   3400] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:25:06   3401] |  -0.985|   -0.985|-2227.799|-2243.427|    61.03%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:06   3401] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:25:07   3402] Analyzing useful skew in preCTS mode ...
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/12 16:25:07   3402] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/12 16:25:07   3402]  ** Useful skew failure reasons **
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402]  ** Useful skew failure reasons **
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402]  ** Useful skew failure reasons **
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:07   3402] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:24   3420] |  -0.982|   -0.982|-2232.475|-2249.840|    61.04%|   0:00:18.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:25:24   3420] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:25:29   3425] |  -0.982|   -0.982|-2231.820|-2249.185|    61.04%|   0:00:05.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:25:29   3425] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:25:30   3425] |  -0.982|   -0.982|-2231.746|-2249.112|    61.04%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:25:30   3425] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:25:33   3429] |  -0.982|   -0.982|-2231.714|-2249.080|    61.14%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:33   3429] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:38   3434] |  -0.982|   -0.982|-2230.938|-2248.303|    61.16%|   0:00:05.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:38   3434] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:40   3436] |  -0.982|   -0.982|-2229.990|-2247.355|    61.16%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:40   3436] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:41   3437] |  -0.982|   -0.982|-2229.867|-2247.233|    61.18%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:41   3437] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:42   3437] |  -0.982|   -0.982|-2229.833|-2247.198|    61.18%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:42   3437] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:44   3439] |  -0.982|   -0.982|-2229.117|-2246.483|    61.20%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:44   3439] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:45   3441] |  -0.982|   -0.982|-2229.064|-2246.430|    61.22%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:45   3441] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:45   3441] |  -0.982|   -0.982|-2229.064|-2246.429|    61.22%|   0:00:00.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:25:45   3441] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:25:46   3441] Analyzing useful skew in preCTS mode ...
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
[03/12 16:25:46   3441] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/12 16:25:46   3441]  ** Useful skew failure reasons **
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3441] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442]  ** Useful skew failure reasons **
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442]  ** Useful skew failure reasons **
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:25:46   3442] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:12   3467] |  -0.978|   -0.978|-2231.950|-2252.057|    61.21%|   0:00:27.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:26:12   3467] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:13   3469] |  -0.978|   -0.978|-2231.315|-2251.422|    61.22%|   0:00:01.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:26:13   3469] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:26:16   3471] |  -0.978|   -0.978|-2230.351|-2250.458|    61.29%|   0:00:03.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:16   3471] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:18   3474] |  -0.977|   -0.977|-2229.974|-2250.081|    61.32%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:26:18   3474] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:26:22   3477] |  -0.978|   -0.978|-2229.192|-2249.299|    61.33%|   0:00:04.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:26:22   3477] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:26:29   3485] |  -0.978|   -0.978|-2226.467|-2246.574|    61.39%|   0:00:07.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:29   3485] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:32   3487] |  -0.978|   -0.978|-2225.121|-2245.227|    61.43%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:32   3487] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:32   3488] |  -0.978|   -0.978|-2225.104|-2245.211|    61.43%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:32   3488] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:33   3488] |  -0.978|   -0.978|-2224.963|-2245.070|    61.43%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:33   3488] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:35   3491] |  -0.978|   -0.978|-2224.957|-2245.064|    61.46%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:35   3491] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:36   3491] |  -0.978|   -0.978|-2224.936|-2245.043|    61.46%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:26:36   3491] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:36   3492] Analyzing useful skew in preCTS mode ...
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
[03/12 16:26:36   3492] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
[03/12 16:26:36   3492]  ** Useful skew failure reasons **
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492]  ** Useful skew failure reasons **
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492]  ** Useful skew failure reasons **
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:36   3492] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:26:55   3510] |  -0.974|   -0.974|-2227.896|-2249.908|    61.46%|   0:00:19.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:26:55   3510] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:26:56   3511] |  -0.974|   -0.974|-2226.438|-2248.451|    61.46%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:26:56   3511] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:26:57   3513] |  -0.974|   -0.974|-2225.854|-2247.866|    61.51%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:26:57   3513] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:26:58   3514] |  -0.975|   -0.975|-2225.785|-2247.798|    61.52%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:26:58   3514] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:26:58   3514] |  -0.974|   -0.974|-2225.587|-2247.600|    61.52%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:26:58   3514] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:27:00   3516] |  -0.974|   -0.974|-2224.693|-2246.706|    61.54%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:27:00   3516] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:27:02   3517] Analyzing useful skew in preCTS mode ...
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
[03/12 16:27:02   3517] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
[03/12 16:27:02   3517]  ** Useful skew failure reasons **
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3517] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518]  ** Useful skew failure reasons **
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518]  ** Useful skew failure reasons **
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:02   3518] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:21   3536] |  -0.970|   -0.970|-2223.998|-2248.464|    61.56%|   0:00:21.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:27:21   3536] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:22   3537] |  -0.970|   -0.970|-2223.563|-2248.029|    61.57%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:27:22   3537] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:24   3539] |  -0.970|   -0.970|-2222.971|-2247.437|    61.61%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:27:24   3539] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:27:24   3540] |  -0.970|   -0.970|-2222.923|-2247.389|    61.63%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:27:24   3540] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:30   3546] |  -0.971|   -0.971|-2221.613|-2246.079|    61.68%|   0:00:06.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:27:30   3546] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:31   3546] |  -0.971|   -0.971|-2221.603|-2246.068|    61.69%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:27:31   3546] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:31   3546] Analyzing useful skew in preCTS mode ...
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
[03/12 16:27:31   3546] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
[03/12 16:27:31   3547]  ** Useful skew failure reasons **
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547]  ** Useful skew failure reasons **
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547]  ** Useful skew failure reasons **
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:31   3547] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:27:42   3557] |  -0.965|   -0.965|-2218.872|-2247.410|    61.69%|   0:00:11.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:27:42   3557] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:27:43   3558] |  -0.965|   -0.965|-2218.604|-2247.143|    61.69%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:27:43   3558] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:27:43   3559] |  -0.965|   -0.965|-2218.590|-2247.129|    61.69%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:27:43   3559] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:27:44   3560] |  -0.964|   -0.964|-2217.930|-2246.468|    61.71%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:27:44   3560] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:27:49   3565] |  -0.964|   -0.964|-2217.296|-2245.835|    61.71%|   0:00:05.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:27:49   3565] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:27:52   3567] |  -0.964|   -0.964|-2216.906|-2245.445|    61.71%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:27:52   3567] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:27:53   3568] |  -0.964|   -0.964|-2216.248|-2244.787|    61.73%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:27:53   3568] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:27:56   3571] |  -0.964|   -0.964|-2215.321|-2243.859|    61.74%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:27:56   3571] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:27:59   3574] |  -0.964|   -0.964|-2214.558|-2243.096|    61.77%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:27:59   3574] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:00   3575] |  -0.964|   -0.964|-2214.613|-2243.151|    61.79%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:28:00   3575] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:00   3576] Analyzing useful skew in preCTS mode ...
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/12 16:28:00   3576] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
[03/12 16:28:00   3576]  ** Useful skew failure reasons **
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576]  ** Useful skew failure reasons **
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576]  ** Useful skew failure reasons **
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:00   3576] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:13   3589] |  -0.959|   -0.959|-2212.174|-2243.972|    61.79%|   0:00:13.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:13   3589] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:14   3590] |  -0.959|   -0.959|-2211.728|-2243.526|    61.79%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:14   3590] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:14   3590] |  -0.959|   -0.959|-2211.498|-2243.296|    61.79%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:14   3590] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:15   3591] |  -0.959|   -0.959|-2210.876|-2242.675|    61.82%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:15   3591] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:28:19   3594] |  -0.959|   -0.959|-2210.431|-2242.230|    61.83%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:19   3594] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:28:19   3594] |  -0.959|   -0.959|-2210.394|-2242.193|    61.83%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:19   3594] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:28:21   3597] |  -0.959|   -0.959|-2208.156|-2239.955|    61.85%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:21   3597] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:28:22   3597] |  -0.959|   -0.959|-2207.156|-2238.954|    61.86%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:28:22   3597] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 16:28:22   3598] Analyzing useful skew in preCTS mode ...
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
[03/12 16:28:22   3598] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
[03/12 16:28:22   3598]  ** Useful skew failure reasons **
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598]  ** Useful skew failure reasons **
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598]  ** Useful skew failure reasons **
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:22   3598] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:33   3608] |  -0.953|   -0.953|-2200.003|-2235.969|    61.86%|   0:00:11.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:28:33   3608] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:33   3609] |  -0.953|   -0.953|-2199.755|-2235.720|    61.86%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:28:33   3609] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:33   3609] |  -0.953|   -0.953|-2199.647|-2235.613|    61.86%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:28:33   3609] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:34   3610] |  -0.952|   -0.952|-2197.699|-2233.665|    61.89%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:28:34   3610] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:28:37   3612] |  -0.952|   -0.952|-2196.935|-2232.901|    61.89%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:28:37   3612] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:38   3613] |  -0.952|   -0.952|-2195.824|-2231.790|    61.89%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:28:38   3613] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:38   3613] |  -0.951|   -0.951|-2195.757|-2231.722|    61.90%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:28:38   3613] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:39   3615] |  -0.951|   -0.951|-2194.628|-2230.593|    61.90%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:28:39   3615] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:28:40   3616] |  -0.951|   -0.951|-2194.588|-2230.554|    61.90%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:28:40   3616] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:28:41   3616] |  -0.950|   -0.950|-2193.861|-2229.827|    61.91%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:41   3616] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:44   3619] |  -0.950|   -0.950|-2193.204|-2229.169|    61.90%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:44   3619] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:44   3620] |  -0.950|   -0.950|-2193.099|-2229.065|    61.90%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:44   3620] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:45   3621] |  -0.950|   -0.950|-2192.596|-2228.562|    61.92%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:45   3621] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:46   3621] |  -0.950|   -0.950|-2192.471|-2228.436|    61.93%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:46   3621] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:46   3621] |  -0.950|   -0.950|-2192.173|-2228.139|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:28:46   3621] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:28:46   3622] Analyzing useful skew in preCTS mode ...
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/12 16:28:47   3622] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
[03/12 16:28:47   3622]  ** Useful skew failure reasons **
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622]  ** Useful skew failure reasons **
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622]  ** Useful skew failure reasons **
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:47   3622] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:28:52   3627] |  -0.943|   -0.943|-2177.314|-2216.547|    61.94%|   0:00:06.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:28:52   3627] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:52   3628] |  -0.942|   -0.942|-2176.899|-2216.132|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:28:52   3628] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:52   3628] |  -0.942|   -0.942|-2176.501|-2215.734|    61.94%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:28:52   3628] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:28:53   3629] |  -0.941|   -0.941|-2174.861|-2214.094|    61.96%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:28:53   3629] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:28:57   3632] |  -0.941|   -0.941|-2172.675|-2211.909|    61.97%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:28:57   3632] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:58   3634] |  -0.941|   -0.941|-2170.509|-2209.743|    61.97%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:28:58   3634] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:58   3634] |  -0.941|   -0.941|-2170.501|-2209.735|    61.97%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:28:58   3634] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:28:59   3635] |  -0.939|   -0.939|-2169.338|-2208.571|    61.99%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:28:59   3635] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:04   3639] |  -0.939|   -0.939|-2168.153|-2207.387|    61.99%|   0:00:05.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:04   3639] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:04   3640] |  -0.939|   -0.939|-2167.861|-2207.095|    61.99%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:04   3640] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:05   3640] |  -0.938|   -0.938|-2167.163|-2206.397|    62.00%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:05   3640] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:07   3642] |  -0.938|   -0.938|-2166.475|-2205.708|    62.00%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:07   3642] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:09   3644] |  -0.938|   -0.938|-2165.846|-2205.080|    62.00%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:09   3644] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:10   3645] |  -0.936|   -0.936|-2165.257|-2204.491|    62.02%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:29:10   3645] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:14   3649] |  -0.936|   -0.936|-2164.726|-2203.960|    62.02%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:29:14   3649] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:15   3651] |  -0.936|   -0.936|-2162.931|-2202.165|    62.03%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:29:15   3651] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:16   3652] |  -0.936|   -0.936|-2162.500|-2201.733|    62.03%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:29:16   3652] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:19   3655] |  -0.935|   -0.935|-2162.021|-2201.254|    62.03%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:19   3655] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:22   3658] |  -0.935|   -0.935|-2161.848|-2201.081|    62.03%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:22   3658] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:23   3659] |  -0.935|   -0.935|-2160.807|-2200.041|    62.04%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:23   3659] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:23   3659] |  -0.935|   -0.935|-2160.553|-2199.787|    62.04%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:23   3659] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:24   3660] |  -0.935|   -0.935|-2159.807|-2199.041|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:24   3660] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:25   3660] |  -0.935|   -0.935|-2159.502|-2198.736|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:25   3660] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:25   3660] Analyzing useful skew in preCTS mode ...
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
[03/12 16:29:25   3661] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/12 16:29:25   3661]  ** Useful skew failure reasons **
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661]  ** Useful skew failure reasons **
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661]  ** Useful skew failure reasons **
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:25   3661] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:29   3664] |  -0.925|   -0.925|-2106.979|-2150.956|    62.05%|   0:00:04.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:29   3664] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:29   3665] |  -0.924|   -0.924|-2106.441|-2150.417|    62.05%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:29   3665] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:31   3667] |  -0.923|   -0.923|-2106.365|-2150.341|    62.05%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:31   3667] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:32   3668] |  -0.923|   -0.923|-2104.227|-2148.204|    62.05%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:32   3668] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:33   3668] |  -0.923|   -0.923|-2103.597|-2147.573|    62.06%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:33   3668] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:33   3668] |  -0.922|   -0.922|-2103.007|-2146.983|    62.06%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:29:33   3668] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:34   3669] |  -0.921|   -0.921|-2101.327|-2145.303|    62.06%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:34   3669] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:34   3670] |  -0.921|   -0.921|-2101.294|-2145.270|    62.06%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:34   3670] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:35   3670] |  -0.921|   -0.921|-2100.081|-2144.057|    62.07%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:35   3670] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:35   3670] |  -0.921|   -0.921|-2099.941|-2143.917|    62.07%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:35   3670] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:35   3671] |  -0.921|   -0.921|-2099.878|-2143.854|    62.07%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:35   3671] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:38   3674] |  -0.921|   -0.921|-2099.659|-2143.635|    62.10%|   0:00:03.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:38   3674] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:40   3676] |  -0.921|   -0.921|-2099.504|-2143.480|    62.11%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:29:40   3676] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:29:41   3676] Analyzing useful skew in preCTS mode ...
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/12 16:29:41   3676] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/12 16:29:41   3676]  ** Useful skew failure reasons **
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3676] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677]  ** Useful skew failure reasons **
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677]  ** Useful skew failure reasons **
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:41   3677] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:42   3678] |  -0.913|   -0.913|-2052.397|-2098.389|    62.11%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:29:42   3678] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:43   3678] |  -0.912|   -0.912|-2051.599|-2097.591|    62.11%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:43   3678] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:43   3678] |  -0.912|   -0.912|-2051.344|-2097.336|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:43   3678] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:43   3678] |  -0.910|   -0.910|-2052.773|-2098.764|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:29:43   3678] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:29:43   3679] |  -0.909|   -0.909|-2051.378|-2097.370|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:43   3679] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:43   3679] |  -0.909|   -0.909|-2046.813|-2092.804|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:43   3679] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:44   3679] |  -0.908|   -0.908|-2045.702|-2091.694|    62.11%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:44   3679] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:44   3680] |  -0.908|   -0.908|-2043.545|-2089.537|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:44   3680] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:44   3680] |  -0.900|   -0.900|-2042.118|-2088.110|    62.11%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:44   3680] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:45   3681] |  -0.900|   -0.900|-2039.717|-2085.709|    62.12%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:45   3681] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:45   3681] |  -0.900|   -0.900|-2039.522|-2085.514|    62.12%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:45   3681] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:46   3681] |  -0.899|   -0.899|-2037.334|-2083.325|    62.12%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:46   3681] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:46   3681] |  -0.896|   -0.896|-2034.605|-2080.597|    62.13%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:46   3681] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:47   3682] |  -0.896|   -0.896|-2029.758|-2075.749|    62.13%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:47   3682] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:47   3682] |  -0.894|   -0.894|-2028.994|-2074.986|    62.13%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:47   3682] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:48   3684] |  -0.894|   -0.894|-2026.116|-2072.108|    62.13%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:48   3684] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:48   3684] |  -0.894|   -0.894|-2025.168|-2071.160|    62.14%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:48   3684] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:50   3686] |  -0.894|   -0.894|-2023.719|-2069.711|    62.14%|   0:00:02.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:50   3686] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:50   3686] |  -0.894|   -0.894|-2023.471|-2069.462|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:50   3686] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:51   3686] Analyzing useful skew in preCTS mode ...
[03/12 16:29:51   3686] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
[03/12 16:29:51   3686] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
[03/12 16:29:51   3686] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
[03/12 16:29:51   3686] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/12 16:29:51   3686] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
[03/12 16:29:51   3686]  ** Useful skew failure reasons **
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686]  ** Useful skew failure reasons **
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686]  ** Useful skew failure reasons **
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:29:51   3686] |  -0.894|   -0.894|-2014.677|-2060.842|    62.15%|   0:00:01.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:51   3686] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:51   3686] |  -0.894|   -0.894|-2014.660|-2060.825|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:51   3686] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:51   3687] |  -0.894|   -0.894|-2014.439|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:51   3687] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:51   3687] |  -0.894|   -0.894|-2014.439|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:29:51   3687] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:29:51   3687] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:29:51   3687] 
[03/12 16:29:51   3687] *** Finish Core Optimize Step (cpu=0:19:38 real=0:19:37 mem=1834.5M) ***
[03/12 16:29:51   3687] Active Path Group: default 
[03/12 16:29:51   3687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:29:51   3687] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:29:51   3687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:29:51   3687] |  -0.177|   -0.894| -84.714|-2060.604|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:51   3687] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/D                             |
[03/12 16:29:52   3687] |  -0.151|   -0.894| -67.078|-2041.845|    62.15%|   0:00:01.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 16:29:52   3687] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/D                            |
[03/12 16:29:52   3687] |  -0.128|   -0.894| -51.198|-2025.965|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:52   3687] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
[03/12 16:29:52   3687] |  -0.119|   -0.894| -50.725|-2025.720|    62.15%|   0:00:00.0| 1834.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:52   3687] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_119_/D                            |
[03/12 16:29:52   3687] |  -0.106|   -0.894| -46.567|-2021.788|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:52   3687] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_113_/D                            |
[03/12 16:29:52   3688] |  -0.097|   -0.894| -43.329|-2018.831|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 16:29:52   3688] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
[03/12 16:29:52   3688] |  -0.088|   -0.894| -29.281|-2005.040|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:52   3688] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/D                             |
[03/12 16:29:52   3688] |  -0.079|   -0.894| -26.695|-2002.664|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 16:29:52   3688] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
[03/12 16:29:53   3688] |  -0.070|   -0.894| -20.802|-1996.921|    62.15%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:53   3688] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_53_/D                           |
[03/12 16:29:53   3688] |  -0.062|   -0.894| -19.329|-1995.495|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:53   3688] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_99_/D                           |
[03/12 16:29:53   3688] |  -0.055|   -0.894| -15.061|-1991.379|    62.15%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:53   3688] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_108_/D                          |
[03/12 16:29:53   3689] |  -0.045|   -0.894| -10.768|-1987.386|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 16:29:53   3689] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
[03/12 16:29:53   3689] |  -0.037|   -0.894|  -5.514|-1979.511|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:53   3689] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_116_/D                          |
[03/12 16:29:53   3689] |  -0.029|   -0.894|  -3.367|-1977.564|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 16:29:53   3689] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/E                             |
[03/12 16:29:53   3689] |  -0.021|   -0.894|  -1.414|-1974.235|    62.16%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:53   3689] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
[03/12 16:29:54   3689] |  -0.013|   -0.894|  -0.501|-1966.186|    62.16%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:54   3689] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_85_/D                           |
[03/12 16:29:54   3689] |  -0.006|   -0.894|  -0.037|-1958.647|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:54   3689] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
[03/12 16:29:54   3690] |   0.002|   -0.894|   0.000|-1958.647|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 16:29:54   3690] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_79_/D                           |
[03/12 16:29:54   3690] |   0.009|   -0.894|   0.000|-1947.181|    62.17%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_57_/D        |
[03/12 16:29:55   3690] |   0.012|   -0.894|   0.000|-1944.844|    62.18%|   0:00:01.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_60_/D        |
[03/12 16:29:55   3691] |   0.018|   -0.894|   0.000|-1944.823|    62.18%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
[03/12 16:29:55   3691] |   0.018|   -0.894|   0.000|-1944.823|    62.18%|   0:00:00.0| 1853.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_43_/D        |
[03/12 16:29:55   3691] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:29:55   3691] 
[03/12 16:29:55   3691] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1853.6M) ***
[03/12 16:29:55   3691] 
[03/12 16:29:55   3691] *** Finished Optimize Step Cumulative (cpu=0:19:42 real=0:19:41 mem=1853.6M) ***
[03/12 16:29:55   3691] ** GigaOpt Optimizer WNS Slack -0.894 TNS Slack -1944.823 Density 62.18
[03/12 16:29:55   3691] Placement Snapshot: Density distribution:
[03/12 16:29:55   3691] [1.00 -  +++]: 106 (7.34%)
[03/12 16:29:55   3691] [0.95 - 1.00]: 16 (1.11%)
[03/12 16:29:55   3691] [0.90 - 0.95]: 17 (1.18%)
[03/12 16:29:55   3691] [0.85 - 0.90]: 28 (1.94%)
[03/12 16:29:55   3691] [0.80 - 0.85]: 26 (1.80%)
[03/12 16:29:55   3691] [0.75 - 0.80]: 36 (2.49%)
[03/12 16:29:55   3691] [0.70 - 0.75]: 48 (3.32%)
[03/12 16:29:55   3691] [0.65 - 0.70]: 45 (3.12%)
[03/12 16:29:55   3691] [0.60 - 0.65]: 78 (5.40%)
[03/12 16:29:55   3691] [0.55 - 0.60]: 91 (6.30%)
[03/12 16:29:55   3691] [0.50 - 0.55]: 74 (5.12%)
[03/12 16:29:55   3691] [0.45 - 0.50]: 102 (7.06%)
[03/12 16:29:55   3691] [0.40 - 0.45]: 128 (8.86%)
[03/12 16:29:55   3691] [0.35 - 0.40]: 123 (8.52%)
[03/12 16:29:55   3691] [0.30 - 0.35]: 72 (4.99%)
[03/12 16:29:55   3691] [0.25 - 0.30]: 42 (2.91%)
[03/12 16:29:55   3691] [0.20 - 0.25]: 38 (2.63%)
[03/12 16:29:55   3691] [0.15 - 0.20]: 46 (3.19%)
[03/12 16:29:55   3691] [0.10 - 0.15]: 67 (4.64%)
[03/12 16:29:55   3691] [0.05 - 0.10]: 90 (6.23%)
[03/12 16:29:55   3691] [0.00 - 0.05]: 171 (11.84%)
[03/12 16:29:55   3691] Begin: Area Reclaim Optimization
[03/12 16:29:56   3691] Reclaim Optimization WNS Slack -0.894  TNS Slack -1944.823 Density 62.18
[03/12 16:29:56   3691] +----------+---------+--------+---------+------------+--------+
[03/12 16:29:56   3691] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:29:56   3691] +----------+---------+--------+---------+------------+--------+
[03/12 16:29:56   3691] |    62.18%|        -|  -0.894|-1944.823|   0:00:00.0| 1853.6M|
[03/12 16:30:00   3695] |    62.04%|      193|  -0.894|-1942.856|   0:00:04.0| 1853.6M|
[03/12 16:30:21   3717] |    60.54%|     4519|  -0.887|-1921.629|   0:00:21.0| 1853.6M|
[03/12 16:30:22   3717] |    60.53%|       24|  -0.887|-1921.502|   0:00:01.0| 1853.6M|
[03/12 16:30:22   3717] |    60.53%|        0|  -0.887|-1921.502|   0:00:00.0| 1853.6M|
[03/12 16:30:22   3717] +----------+---------+--------+---------+------------+--------+
[03/12 16:30:22   3717] Reclaim Optimization End WNS Slack -0.886  TNS Slack -1921.502 Density 60.53
[03/12 16:30:22   3717] 
[03/12 16:30:22   3717] ** Summary: Restruct = 0 Buffer Deletion = 100 Declone = 106 Resize = 3937 **
[03/12 16:30:22   3717] --------------------------------------------------------------
[03/12 16:30:22   3717] |                                   | Total     | Sequential |
[03/12 16:30:22   3717] --------------------------------------------------------------
[03/12 16:30:22   3717] | Num insts resized                 |    3913  |       0    |
[03/12 16:30:22   3717] | Num insts undone                  |     606  |       0    |
[03/12 16:30:22   3717] | Num insts Downsized               |    3913  |       0    |
[03/12 16:30:22   3717] | Num insts Samesized               |       0  |       0    |
[03/12 16:30:22   3717] | Num insts Upsized                 |       0  |       0    |
[03/12 16:30:22   3717] | Num multiple commits+uncommits    |      24  |       -    |
[03/12 16:30:22   3717] --------------------------------------------------------------
[03/12 16:30:22   3717] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:30:22   3717] Layer 7 has 1085 constrained nets 
[03/12 16:30:22   3717] **** End NDR-Layer Usage Statistics ****
[03/12 16:30:22   3717] ** Finished Core Area Reclaim Optimization (cpu = 0:00:26.6) (real = 0:00:27.0) **
[03/12 16:30:22   3717] *** Finished Area Reclaim Optimization (cpu=0:00:27, real=0:00:27, mem=1834.54M, totSessionCpu=1:01:58).
[03/12 16:30:22   3717] Placement Snapshot: Density distribution:
[03/12 16:30:22   3717] [1.00 -  +++]: 106 (7.34%)
[03/12 16:30:22   3717] [0.95 - 1.00]: 16 (1.11%)
[03/12 16:30:22   3717] [0.90 - 0.95]: 17 (1.18%)
[03/12 16:30:22   3717] [0.85 - 0.90]: 28 (1.94%)
[03/12 16:30:22   3717] [0.80 - 0.85]: 26 (1.80%)
[03/12 16:30:22   3717] [0.75 - 0.80]: 39 (2.70%)
[03/12 16:30:22   3717] [0.70 - 0.75]: 45 (3.12%)
[03/12 16:30:22   3717] [0.65 - 0.70]: 49 (3.39%)
[03/12 16:30:22   3717] [0.60 - 0.65]: 78 (5.40%)
[03/12 16:30:22   3717] [0.55 - 0.60]: 95 (6.58%)
[03/12 16:30:22   3717] [0.50 - 0.55]: 72 (4.99%)
[03/12 16:30:22   3717] [0.45 - 0.50]: 105 (7.27%)
[03/12 16:30:22   3717] [0.40 - 0.45]: 125 (8.66%)
[03/12 16:30:22   3717] [0.35 - 0.40]: 131 (9.07%)
[03/12 16:30:22   3717] [0.30 - 0.35]: 67 (4.64%)
[03/12 16:30:22   3717] [0.25 - 0.30]: 50 (3.46%)
[03/12 16:30:22   3717] [0.20 - 0.25]: 47 (3.25%)
[03/12 16:30:22   3717] [0.15 - 0.20]: 70 (4.85%)
[03/12 16:30:22   3717] [0.10 - 0.15]: 97 (6.72%)
[03/12 16:30:22   3717] [0.05 - 0.10]: 110 (7.62%)
[03/12 16:30:22   3717] [0.00 - 0.05]: 71 (4.92%)
[03/12 16:30:22   3718] *** Starting refinePlace (1:01:58 mem=1834.5M) ***
[03/12 16:30:22   3718] Total net bbox length = 1.242e+06 (5.574e+05 6.848e+05) (ext = 4.616e+04)
[03/12 16:30:22   3718] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:30:22   3718] default core: bins with density >  0.75 = 30.7 % ( 443 / 1444 )
[03/12 16:30:22   3718] Density distribution unevenness ratio = 18.654%
[03/12 16:30:22   3718] RPlace IncrNP: Rollback Lev = -3
[03/12 16:30:22   3718] RPlace: Density =1.124444, incremental np is triggered.
[03/12 16:30:23   3718] nrCritNet: 1.99% ( 1193 / 59879 ) cutoffSlk: -885.0ps stdDelay: 14.2ps
[03/12 16:30:35   3731] default core: bins with density >  0.75 = 36.8 % ( 531 / 1444 )
[03/12 16:30:35   3731] Density distribution unevenness ratio = 17.680%
[03/12 16:30:35   3731] RPlace postIncrNP: Density = 1.124444 -> 1.003333.
[03/12 16:30:35   3731] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:30:35   3731] [1.10+      ] :	 5 (0.35%) -> 0 (0.00%)
[03/12 16:30:35   3731] [1.05 - 1.10] :	 20 (1.39%) -> 0 (0.00%)
[03/12 16:30:35   3731] [1.00 - 1.05] :	 52 (3.60%) -> 1 (0.07%)
[03/12 16:30:35   3731] [0.95 - 1.00] :	 100 (6.93%) -> 10 (0.69%)
[03/12 16:30:35   3731] [0.90 - 0.95] :	 96 (6.65%) -> 53 (3.67%)
[03/12 16:30:35   3731] [0.85 - 0.90] :	 70 (4.85%) -> 272 (18.84%)
[03/12 16:30:35   3731] [0.80 - 0.85] :	 46 (3.19%) -> 146 (10.11%)
[03/12 16:30:35   3731] [CPU] RefinePlace/IncrNP (cpu=0:00:12.8, real=0:00:13.0, mem=1886.2MB) @(1:01:58 - 1:02:11).
[03/12 16:30:35   3731] Move report: incrNP moves 26582 insts, mean move: 5.47 um, max move: 87.00 um
[03/12 16:30:35   3731] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_): (544.20, 589.60) --> (459.00, 591.40)
[03/12 16:30:35   3731] Move report: Timing Driven Placement moves 26582 insts, mean move: 5.47 um, max move: 87.00 um
[03/12 16:30:35   3731] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_): (544.20, 589.60) --> (459.00, 591.40)
[03/12 16:30:35   3731] 	Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 1886.2MB
[03/12 16:30:35   3731] Starting refinePlace ...
[03/12 16:30:35   3731] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:30:35   3731] default core: bins with density >  0.75 = 36.2 % ( 523 / 1444 )
[03/12 16:30:35   3731] Density distribution unevenness ratio = 17.572%
[03/12 16:30:37   3732]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:30:37   3732] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=1886.3MB) @(1:02:11 - 1:02:13).
[03/12 16:30:37   3732] Move report: preRPlace moves 16471 insts, mean move: 0.60 um, max move: 6.00 um
[03/12 16:30:37   3732] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467): (600.20, 640.00) --> (596.00, 638.20)
[03/12 16:30:37   3732] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 16:30:37   3732] Move report: Detail placement moves 16471 insts, mean move: 0.60 um, max move: 6.00 um
[03/12 16:30:37   3732] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467): (600.20, 640.00) --> (596.00, 638.20)
[03/12 16:30:37   3732] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1886.3MB
[03/12 16:30:37   3732] Statistics of distance of Instance movement in refine placement:
[03/12 16:30:37   3732]   maximum (X+Y) =        86.00 um
[03/12 16:30:37   3732]   inst (core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_) with max move: (544.2, 589.6) -> (460, 591.4)
[03/12 16:30:37   3732]   mean    (X+Y) =         4.91 um
[03/12 16:30:37   3732] Total instances flipped for legalization: 60
[03/12 16:30:37   3732] Summary Report:
[03/12 16:30:37   3732] Instances move: 30486 (out of 55736 movable)
[03/12 16:30:37   3732] Mean displacement: 4.91 um
[03/12 16:30:37   3732] Max displacement: 86.00 um (Instance: core_instance/mac_array_instance/FE_OCPC6599_q_temp_836_) (544.2, 589.6) -> (460, 591.4)
[03/12 16:30:37   3732] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/12 16:30:37   3732] Total instances moved : 30486
[03/12 16:30:37   3732] Total net bbox length = 1.267e+06 (5.748e+05 6.918e+05) (ext = 4.623e+04)
[03/12 16:30:37   3732] Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 1886.3MB
[03/12 16:30:37   3732] [CPU] RefinePlace/total (cpu=0:00:14.6, real=0:00:15.0, mem=1886.3MB) @(1:01:58 - 1:02:13).
[03/12 16:30:37   3732] *** Finished refinePlace (1:02:13 mem=1886.3M) ***
[03/12 16:30:37   3733] Finished re-routing un-routed nets (0:00:00.2 1886.3M)
[03/12 16:30:37   3733] 
[03/12 16:30:39   3735] 
[03/12 16:30:39   3735] Density : 0.6053
[03/12 16:30:39   3735] Max route overflow : 0.0000
[03/12 16:30:39   3735] 
[03/12 16:30:39   3735] 
[03/12 16:30:39   3735] *** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=1886.3M) ***
[03/12 16:30:40   3735] ** GigaOpt Optimizer WNS Slack -0.908 TNS Slack -1946.489 Density 60.53
[03/12 16:30:40   3736] Skipped Place ECO bump recovery (WNS opt)
[03/12 16:30:40   3736] Optimizer WNS Pass 5
[03/12 16:30:40   3736] Active Path Group: reg2reg  
[03/12 16:30:40   3736] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:30:40   3736] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:30:40   3736] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:30:40   3736] |  -0.908|   -0.908|-1946.484|-1946.489|    60.53%|   0:00:00.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:30:40   3736] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:30:41   3736] |  -0.897|   -0.897|-1944.873|-1944.878|    60.54%|   0:00:01.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:30:41   3736] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:30:41   3737] |  -0.888|   -0.888|-1936.982|-1936.987|    60.54%|   0:00:00.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:30:41   3737] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 16:30:42   3738] |  -0.881|   -0.881|-1930.076|-1930.081|    60.55%|   0:00:01.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:30:42   3738] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 16:30:45   3741] |  -0.874|   -0.874|-1923.315|-1923.320|    60.56%|   0:00:03.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:30:45   3741] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:30:51   3747] |  -0.870|   -0.870|-1910.273|-1910.278|    60.56%|   0:00:06.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:30:51   3747] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:30:55   3751] |  -0.868|   -0.868|-1904.308|-1904.313|    60.57%|   0:00:04.0| 1886.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:30:55   3751] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 16:31:02   3758] |  -0.861|   -0.861|-1900.006|-1900.011|    60.57%|   0:00:07.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:31:02   3758] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:31:33   3789] |  -0.862|   -0.862|-1896.240|-1896.245|    60.59%|   0:00:31.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:31:33   3789] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:31:35   3790] |  -0.858|   -0.858|-1894.192|-1894.196|    60.59%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:31:35   3790] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:31:48   3803] |  -0.858|   -0.858|-1890.674|-1890.679|    60.60%|   0:00:13.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:31:48   3803] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:31:49   3805] |  -0.858|   -0.858|-1890.267|-1890.271|    60.61%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:31:49   3805] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:31:49   3805] |  -0.858|   -0.858|-1890.063|-1890.068|    60.61%|   0:00:00.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:31:49   3805] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:31:50   3806] |  -0.852|   -0.852|-1888.060|-1888.065|    60.63%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:31:50   3806] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:28   3844] |  -0.853|   -0.853|-1884.659|-1884.664|    60.65%|   0:00:38.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:32:28   3844] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:32:30   3845] |  -0.852|   -0.852|-1882.108|-1882.113|    60.66%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:32:30   3845] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:32:33   3849] |  -0.850|   -0.850|-1881.250|-1881.255|    60.70%|   0:00:03.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:32:33   3849] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:32:34   3850] |  -0.849|   -0.849|-1880.189|-1880.194|    60.71%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:34   3850] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:34   3850] |  -0.849|   -0.849|-1879.499|-1879.504|    60.72%|   0:00:00.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:34   3850] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:35   3850] |  -0.849|   -0.849|-1879.429|-1879.434|    60.72%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:35   3850] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:39   3854] |  -0.847|   -0.847|-1877.016|-1877.021|    60.75%|   0:00:04.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:39   3854] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:40   3856] |  -0.847|   -0.847|-1876.030|-1876.034|    60.75%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:40   3856] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:42   3858] |  -0.846|   -0.846|-1875.558|-1875.563|    60.78%|   0:00:02.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:42   3858] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:43   3859] |  -0.846|   -0.846|-1875.333|-1875.338|    60.78%|   0:00:01.0| 1877.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:43   3859] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:46   3861] |  -0.845|   -0.845|-1874.764|-1874.768|    60.79%|   0:00:03.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:46   3861] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:47   3863] |  -0.845|   -0.845|-1873.693|-1873.698|    60.80%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:47   3863] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:47   3863] |  -0.845|   -0.845|-1873.669|-1873.674|    60.80%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:47   3863] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:48   3864] |  -0.844|   -0.844|-1873.193|-1873.198|    60.83%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:48   3864] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:49   3865] |  -0.844|   -0.844|-1872.939|-1872.944|    60.83%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:49   3865] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:49   3865] |  -0.844|   -0.844|-1872.512|-1872.517|    60.83%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:32:49   3865] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:32:56   3872] |  -0.844|   -0.844|-1872.055|-1872.060|    60.86%|   0:00:07.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:56   3872] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:57   3873] |  -0.844|   -0.844|-1871.627|-1871.631|    60.87%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:57   3873] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:57   3873] |  -0.844|   -0.844|-1871.525|-1871.530|    60.87%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:57   3873] |        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
[03/12 16:32:59   3875] |  -0.845|   -0.845|-1871.287|-1871.292|    60.91%|   0:00:02.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:32:59   3875] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:33:00   3876] |  -0.846|   -0.846|-1870.263|-1870.268|    60.93%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:33:00   3876] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:33:00   3876] |  -0.846|   -0.846|-1870.257|-1870.262|    60.93%|   0:00:00.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:33:00   3876] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:33:01   3877] Analyzing useful skew in preCTS mode ...
[03/12 16:33:01   3877] skewClock did not found any end points to delay or to advance
[03/12 16:33:01   3877]  ** Useful skew failure reasons **
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] skewClock did not found any end points to delay or to advance
[03/12 16:33:01   3877]  ** Useful skew failure reasons **
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] skewClock did not found any end points to delay or to advance
[03/12 16:33:01   3877]  ** Useful skew failure reasons **
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:33:01   3877] skewClock did not found any end points to delay or to advance
[03/12 16:33:01   3877] |  -0.846|   -0.846|-1870.241|-1870.246|    60.93%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:33:01   3877] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:33:02   3878] |  -0.846|   -0.846|-1870.562|-1870.566|    60.94%|   0:00:01.0| 1869.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:33:02   3878] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 16:33:02   3878] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:02   3878] 
[03/12 16:33:02   3878] *** Finish Core Optimize Step (cpu=0:02:22 real=0:02:22 mem=1869.9M) ***
[03/12 16:33:02   3878] Active Path Group: default 
[03/12 16:33:03   3878] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:03   3878] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:33:03   3878] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:03   3878] |  -0.005|   -0.846|  -0.005|-1870.566|    60.94%|   0:00:01.0| 1869.9M|   WC_VIEW|  default| core_instance/kmem_instance/memory11_reg_52_/D     |
[03/12 16:33:03   3878] |   0.003|   -0.846|   0.000|-1870.562|    60.94%|   0:00:00.0| 1869.9M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_100_/E     |
[03/12 16:33:04   3879] |   0.009|   -0.846|   0.000|-1870.562|    60.94%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_0_/D             |
[03/12 16:33:05   3880] |   0.013|   -0.846|   0.000|-1870.562|    60.94%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory0_reg_95_/E      |
[03/12 16:33:06   3882] |   0.018|   -0.846|   0.000|-1870.562|    60.95%|   0:00:01.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_124_/D           |
[03/12 16:33:06   3882] |   0.018|   -0.846|   0.000|-1870.562|    60.95%|   0:00:00.0| 1908.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_124_/D           |
[03/12 16:33:06   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:06   3882] 
[03/12 16:33:06   3882] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1908.1M) ***
[03/12 16:33:06   3882] 
[03/12 16:33:06   3882] *** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=1908.1M) ***
[03/12 16:33:06   3882] ** GigaOpt Optimizer WNS Slack -0.846 TNS Slack -1870.562 Density 60.95
[03/12 16:33:07   3882] *** Starting refinePlace (1:04:43 mem=1908.1M) ***
[03/12 16:33:07   3882] Total net bbox length = 1.268e+06 (5.760e+05 6.924e+05) (ext = 4.623e+04)
[03/12 16:33:07   3883] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:33:07   3883] default core: bins with density >  0.75 = 37.3 % ( 538 / 1444 )
[03/12 16:33:07   3883] Density distribution unevenness ratio = 17.817%
[03/12 16:33:07   3883] RPlace IncrNP: Rollback Lev = -3
[03/12 16:33:07   3883] RPlace: Density =1.062222, incremental np is triggered.
[03/12 16:33:07   3883] nrCritNet: 1.97% ( 1184 / 60176 ) cutoffSlk: -857.8ps stdDelay: 14.2ps
[03/12 16:33:09   3885] default core: bins with density >  0.75 = 37.3 % ( 539 / 1444 )
[03/12 16:33:09   3885] Density distribution unevenness ratio = 17.795%
[03/12 16:33:09   3885] RPlace postIncrNP: Density = 1.062222 -> 0.977778.
[03/12 16:33:09   3885] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:33:09   3885] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:33:09   3885] [1.05 - 1.10] :	 1 (0.07%) -> 0 (0.00%)
[03/12 16:33:09   3885] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:33:09   3885] [0.95 - 1.00] :	 9 (0.62%) -> 9 (0.62%)
[03/12 16:33:09   3885] [0.90 - 0.95] :	 112 (7.76%) -> 111 (7.69%)
[03/12 16:33:09   3885] [0.85 - 0.90] :	 255 (17.66%) -> 255 (17.66%)
[03/12 16:33:09   3885] [0.80 - 0.85] :	 115 (7.96%) -> 118 (8.17%)
[03/12 16:33:09   3885] [CPU] RefinePlace/IncrNP (cpu=0:00:02.9, real=0:00:02.0, mem=1908.1MB) @(1:04:43 - 1:04:46).
[03/12 16:33:09   3885] Move report: incrNP moves 747 insts, mean move: 3.62 um, max move: 21.40 um
[03/12 16:33:09   3885] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0): (521.80, 674.20) --> (534.20, 683.20)
[03/12 16:33:09   3885] Move report: Timing Driven Placement moves 747 insts, mean move: 3.62 um, max move: 21.40 um
[03/12 16:33:09   3885] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0): (521.80, 674.20) --> (534.20, 683.20)
[03/12 16:33:09   3885] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1908.1MB
[03/12 16:33:09   3885] Starting refinePlace ...
[03/12 16:33:09   3885] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:33:10   3886] default core: bins with density >  0.75 = 36.7 % ( 530 / 1444 )
[03/12 16:33:10   3886] Density distribution unevenness ratio = 17.681%
[03/12 16:33:11   3887]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:33:11   3887] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1908.1MB) @(1:04:46 - 1:04:48).
[03/12 16:33:11   3887] Move report: preRPlace moves 5906 insts, mean move: 0.61 um, max move: 7.60 um
[03/12 16:33:11   3887] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_17127_0): (320.40, 589.60) --> (324.40, 586.00)
[03/12 16:33:11   3887] 	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D1
[03/12 16:33:11   3887] Move report: Detail placement moves 5906 insts, mean move: 0.61 um, max move: 7.60 um
[03/12 16:33:11   3887] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_17127_0): (320.40, 589.60) --> (324.40, 586.00)
[03/12 16:33:11   3887] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1908.1MB
[03/12 16:33:11   3887] Statistics of distance of Instance movement in refine placement:
[03/12 16:33:11   3887]   maximum (X+Y) =        21.20 um
[03/12 16:33:11   3887]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0) with max move: (521.8, 674.2) -> (534, 683.2)
[03/12 16:33:11   3887]   mean    (X+Y) =         0.98 um
[03/12 16:33:11   3887] Summary Report:
[03/12 16:33:11   3887] Instances move: 6318 (out of 56045 movable)
[03/12 16:33:11   3887] Mean displacement: 0.98 um
[03/12 16:33:11   3887] Max displacement: 21.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_16765_0) (521.8, 674.2) -> (534, 683.2)
[03/12 16:33:11   3887] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/12 16:33:11   3887] Total instances moved : 6318
[03/12 16:33:11   3887] Total net bbox length = 1.270e+06 (5.772e+05 6.931e+05) (ext = 4.623e+04)
[03/12 16:33:11   3887] Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 1908.1MB
[03/12 16:33:11   3887] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:04.0, mem=1908.1MB) @(1:04:43 - 1:04:48).
[03/12 16:33:11   3887] *** Finished refinePlace (1:04:48 mem=1908.1M) ***
[03/12 16:33:11   3887] Finished re-routing un-routed nets (0:00:00.0 1908.1M)
[03/12 16:33:11   3887] 
[03/12 16:33:12   3888] 
[03/12 16:33:12   3888] Density : 0.6095
[03/12 16:33:12   3888] Max route overflow : 0.0000
[03/12 16:33:12   3888] 
[03/12 16:33:12   3888] 
[03/12 16:33:12   3888] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:06.0 mem=1908.1M) ***
[03/12 16:33:12   3888] ** GigaOpt Optimizer WNS Slack -0.846 TNS Slack -1871.352 Density 60.95
[03/12 16:33:12   3888] Optimizer WNS Pass 6
[03/12 16:33:12   3888] Active Path Group: reg2reg  
[03/12 16:33:12   3888] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:12   3888] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:33:12   3888] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:33:12   3888] |  -0.846|   -0.846|-1871.352|-1871.352|    60.95%|   0:00:00.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:33:12   3888] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 16:33:42   3918] |  -0.843|   -0.843|-1869.053|-1869.053|    60.96%|   0:00:30.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:33:42   3918] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:34:10   3946] |  -0.844|   -0.844|-1867.826|-1867.826|    60.96%|   0:00:28.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:34:10   3946] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:34:12   3948] |  -0.842|   -0.842|-1866.430|-1866.430|    60.97%|   0:00:02.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:34:12   3948] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:34:15   3951] |  -0.842|   -0.842|-1866.354|-1866.354|    60.97%|   0:00:03.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:34:15   3951] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:34:27   3963] |  -0.842|   -0.842|-1866.121|-1866.121|    60.97%|   0:00:12.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:34:27   3963] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:34:31   3967] |  -0.839|   -0.839|-1865.149|-1865.149|    61.04%|   0:00:04.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:34:31   3967] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:35:07   4003] |  -0.839|   -0.839|-1862.051|-1862.051|    61.05%|   0:00:36.0| 1908.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:35:07   4003] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:35:10   4007] |  -0.839|   -0.839|-1861.858|-1861.858|    61.06%|   0:00:03.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:35:10   4007] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:35:14   4010] |  -0.837|   -0.837|-1860.947|-1860.947|    61.10%|   0:00:04.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:35:14   4010] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:35:37   4033] |  -0.838|   -0.838|-1858.603|-1858.603|    61.12%|   0:00:23.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:35:37   4033] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:35:37   4033] |  -0.838|   -0.838|-1858.370|-1858.370|    61.12%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:35:37   4033] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:35:39   4035] |  -0.837|   -0.837|-1857.565|-1857.565|    61.14%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:35:39   4035] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:35:41   4037] |  -0.837|   -0.837|-1857.402|-1857.402|    61.17%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:35:41   4037] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:36:16   4073] |  -0.840|   -0.840|-1857.225|-1857.225|    61.22%|   0:00:35.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:16   4073] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:17   4073] |  -0.840|   -0.840|-1857.209|-1857.209|    61.23%|   0:00:01.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:17   4073] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:17   4073] Analyzing useful skew in preCTS mode ...
[03/12 16:36:17   4073] skewClock did not found any end points to delay or to advance
[03/12 16:36:17   4073]  ** Useful skew failure reasons **
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] skewClock did not found any end points to delay or to advance
[03/12 16:36:17   4073]  ** Useful skew failure reasons **
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] skewClock did not found any end points to delay or to advance
[03/12 16:36:17   4073]  ** Useful skew failure reasons **
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 16:36:17   4073] skewClock did not found any end points to delay or to advance
[03/12 16:36:17   4074] |  -0.840|   -0.840|-1857.152|-1857.152|    61.23%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:17   4074] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:18   4074] |  -0.840|   -0.840|-1857.151|-1857.151|    61.23%|   0:00:01.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:18   4074] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:22   4078] |  -0.840|   -0.840|-1856.710|-1856.710|    61.25%|   0:00:04.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:22   4078] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:24   4081] |  -0.840|   -0.840|-1856.707|-1856.707|    61.27%|   0:00:02.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:24   4081] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:24   4081] |  -0.840|   -0.840|-1856.707|-1856.707|    61.27%|   0:00:00.0| 1889.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:36:24   4081] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:24   4081] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:36:24   4081] 
[03/12 16:36:24   4081] *** Finish Core Optimize Step (cpu=0:03:12 real=0:03:12 mem=1889.0M) ***
[03/12 16:36:25   4081] 
[03/12 16:36:25   4081] *** Finished Optimize Step Cumulative (cpu=0:03:12 real=0:03:13 mem=1889.0M) ***
[03/12 16:36:25   4081] ** GigaOpt Optimizer WNS Slack -0.840 TNS Slack -1856.707 Density 61.27
[03/12 16:36:25   4081] Placement Snapshot: Density distribution:
[03/12 16:36:25   4081] [1.00 -  +++]: 102 (7.06%)
[03/12 16:36:25   4081] [0.95 - 1.00]: 17 (1.18%)
[03/12 16:36:25   4081] [0.90 - 0.95]: 15 (1.04%)
[03/12 16:36:25   4081] [0.85 - 0.90]: 26 (1.80%)
[03/12 16:36:25   4081] [0.80 - 0.85]: 27 (1.87%)
[03/12 16:36:25   4081] [0.75 - 0.80]: 31 (2.15%)
[03/12 16:36:25   4081] [0.70 - 0.75]: 44 (3.05%)
[03/12 16:36:25   4081] [0.65 - 0.70]: 44 (3.05%)
[03/12 16:36:25   4081] [0.60 - 0.65]: 70 (4.85%)
[03/12 16:36:25   4081] [0.55 - 0.60]: 88 (6.09%)
[03/12 16:36:25   4081] [0.50 - 0.55]: 63 (4.36%)
[03/12 16:36:25   4081] [0.45 - 0.50]: 92 (6.37%)
[03/12 16:36:25   4081] [0.40 - 0.45]: 114 (7.89%)
[03/12 16:36:25   4081] [0.35 - 0.40]: 114 (7.89%)
[03/12 16:36:25   4081] [0.30 - 0.35]: 57 (3.95%)
[03/12 16:36:25   4081] [0.25 - 0.30]: 39 (2.70%)
[03/12 16:36:25   4081] [0.20 - 0.25]: 110 (7.62%)
[03/12 16:36:25   4081] [0.15 - 0.20]: 222 (15.37%)
[03/12 16:36:25   4081] [0.10 - 0.15]: 141 (9.76%)
[03/12 16:36:25   4081] [0.05 - 0.10]: 26 (1.80%)
[03/12 16:36:25   4081] [0.00 - 0.05]: 2 (0.14%)
[03/12 16:36:25   4081] Begin: Area Reclaim Optimization
[03/12 16:36:25   4081] Reclaim Optimization WNS Slack -0.840  TNS Slack -1856.707 Density 61.27
[03/12 16:36:25   4081] +----------+---------+--------+---------+------------+--------+
[03/12 16:36:25   4081] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:36:25   4081] +----------+---------+--------+---------+------------+--------+
[03/12 16:36:25   4081] |    61.27%|        -|  -0.840|-1856.707|   0:00:00.0| 1889.0M|
[03/12 16:36:29   4085] |    61.20%|       92|  -0.840|-1856.946|   0:00:04.0| 1889.0M|
[03/12 16:36:44   4100] |    60.78%|     2091|  -0.836|-1853.884|   0:00:15.0| 1889.0M|
[03/12 16:36:44   4100] |    60.77%|       10|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
[03/12 16:36:44   4100] |    60.77%|        1|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
[03/12 16:36:44   4100] |    60.77%|        0|  -0.836|-1853.764|   0:00:00.0| 1889.0M|
[03/12 16:36:44   4100] +----------+---------+--------+---------+------------+--------+
[03/12 16:36:44   4100] Reclaim Optimization End WNS Slack -0.836  TNS Slack -1853.764 Density 60.77
[03/12 16:36:44   4100] 
[03/12 16:36:44   4100] ** Summary: Restruct = 0 Buffer Deletion = 41 Declone = 60 Resize = 1592 **
[03/12 16:36:44   4100] --------------------------------------------------------------
[03/12 16:36:44   4100] |                                   | Total     | Sequential |
[03/12 16:36:44   4100] --------------------------------------------------------------
[03/12 16:36:44   4100] | Num insts resized                 |    1581  |       0    |
[03/12 16:36:44   4100] | Num insts undone                  |     510  |       0    |
[03/12 16:36:44   4100] | Num insts Downsized               |    1581  |       0    |
[03/12 16:36:44   4100] | Num insts Samesized               |       0  |       0    |
[03/12 16:36:44   4100] | Num insts Upsized                 |       0  |       0    |
[03/12 16:36:44   4100] | Num multiple commits+uncommits    |      11  |       -    |
[03/12 16:36:44   4100] --------------------------------------------------------------
[03/12 16:36:44   4100] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:36:44   4100] Layer 7 has 1098 constrained nets 
[03/12 16:36:44   4100] **** End NDR-Layer Usage Statistics ****
[03/12 16:36:44   4100] ** Finished Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:19.0) **
[03/12 16:36:44   4100] *** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:19, mem=1851.95M, totSessionCpu=1:08:21).
[03/12 16:36:44   4100] Placement Snapshot: Density distribution:
[03/12 16:36:44   4100] [1.00 -  +++]: 103 (7.13%)
[03/12 16:36:44   4100] [0.95 - 1.00]: 16 (1.11%)
[03/12 16:36:44   4100] [0.90 - 0.95]: 15 (1.04%)
[03/12 16:36:44   4100] [0.85 - 0.90]: 26 (1.80%)
[03/12 16:36:44   4100] [0.80 - 0.85]: 27 (1.87%)
[03/12 16:36:44   4100] [0.75 - 0.80]: 31 (2.15%)
[03/12 16:36:44   4100] [0.70 - 0.75]: 44 (3.05%)
[03/12 16:36:44   4100] [0.65 - 0.70]: 45 (3.12%)
[03/12 16:36:44   4100] [0.60 - 0.65]: 69 (4.78%)
[03/12 16:36:44   4100] [0.55 - 0.60]: 88 (6.09%)
[03/12 16:36:44   4100] [0.50 - 0.55]: 68 (4.71%)
[03/12 16:36:44   4100] [0.45 - 0.50]: 90 (6.23%)
[03/12 16:36:44   4100] [0.40 - 0.45]: 117 (8.10%)
[03/12 16:36:44   4100] [0.35 - 0.40]: 111 (7.69%)
[03/12 16:36:44   4100] [0.30 - 0.35]: 60 (4.16%)
[03/12 16:36:44   4100] [0.25 - 0.30]: 48 (3.32%)
[03/12 16:36:44   4100] [0.20 - 0.25]: 141 (9.76%)
[03/12 16:36:44   4100] [0.15 - 0.20]: 232 (16.07%)
[03/12 16:36:44   4100] [0.10 - 0.15]: 103 (7.13%)
[03/12 16:36:44   4100] [0.05 - 0.10]: 10 (0.69%)
[03/12 16:36:44   4100] [0.00 - 0.05]: 0 (0.00%)
[03/12 16:36:45   4101] *** Starting refinePlace (1:08:21 mem=1851.9M) ***
[03/12 16:36:45   4101] Total net bbox length = 1.273e+06 (5.785e+05 6.942e+05) (ext = 4.623e+04)
[03/12 16:36:45   4101] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:36:45   4101] default core: bins with density >  0.75 = 36.9 % ( 533 / 1444 )
[03/12 16:36:45   4101] Density distribution unevenness ratio = 17.750%
[03/12 16:36:45   4101] RPlace IncrNP: Rollback Lev = -3
[03/12 16:36:45   4101] RPlace: Density =1.002222, incremental np is triggered.
[03/12 16:36:45   4101] nrCritNet: 2.00% ( 1209 / 60528 ) cutoffSlk: -848.9ps stdDelay: 14.2ps
[03/12 16:36:48   4105] default core: bins with density >  0.75 = 36.9 % ( 533 / 1444 )
[03/12 16:36:48   4105] Density distribution unevenness ratio = 17.750%
[03/12 16:36:48   4105] RPlace postIncrNP: Density = 1.002222 -> 0.975556.
[03/12 16:36:48   4105] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:36:48   4105] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:36:48   4105] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:36:48   4105] [1.00 - 1.05] :	 1 (0.07%) -> 0 (0.00%)
[03/12 16:36:48   4105] [0.95 - 1.00] :	 8 (0.55%) -> 5 (0.35%)
[03/12 16:36:48   4105] [0.90 - 0.95] :	 104 (7.20%) -> 105 (7.27%)
[03/12 16:36:48   4105] [0.85 - 0.90] :	 227 (15.72%) -> 238 (16.48%)
[03/12 16:36:48   4105] [0.80 - 0.85] :	 145 (10.04%) -> 139 (9.63%)
[03/12 16:36:48   4105] [CPU] RefinePlace/IncrNP (cpu=0:00:03.8, real=0:00:03.0, mem=1894.2MB) @(1:08:21 - 1:08:25).
[03/12 16:36:48   4105] Move report: incrNP moves 3659 insts, mean move: 1.93 um, max move: 15.80 um
[03/12 16:36:48   4105] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1356): (388.60, 629.20) --> (380.00, 622.00)
[03/12 16:36:48   4105] Move report: Timing Driven Placement moves 3659 insts, mean move: 1.93 um, max move: 15.80 um
[03/12 16:36:48   4105] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1356): (388.60, 629.20) --> (380.00, 622.00)
[03/12 16:36:48   4105] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1894.2MB
[03/12 16:36:48   4105] Starting refinePlace ...
[03/12 16:36:48   4105] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:36:48   4105] default core: bins with density >  0.75 = 36.3 % ( 524 / 1444 )
[03/12 16:36:48   4105] Density distribution unevenness ratio = 17.618%
[03/12 16:36:50   4106]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:36:50   4106] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=1894.2MB) @(1:08:25 - 1:08:27).
[03/12 16:36:50   4106] Move report: preRPlace moves 5187 insts, mean move: 0.62 um, max move: 6.00 um
[03/12 16:36:50   4106] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9249_0): (536.80, 668.80) --> (542.80, 668.80)
[03/12 16:36:50   4106] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/12 16:36:50   4106] wireLenOptFixPriorityInst 0 inst fixed
[03/12 16:36:50   4106] Placement tweakage begins.
[03/12 16:36:50   4107] wire length = 1.543e+06
[03/12 16:36:53   4110] wire length = 1.494e+06
[03/12 16:36:54   4110] Placement tweakage ends.
[03/12 16:36:54   4110] Move report: tweak moves 9185 insts, mean move: 2.31 um, max move: 10.20 um
[03/12 16:36:54   4110] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_17615_0): (407.60, 640.00) --> (397.40, 640.00)
[03/12 16:36:54   4110] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.7, real=0:00:04.0, mem=1900.5MB) @(1:08:27 - 1:08:31).
[03/12 16:36:54   4111] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:36:54   4111] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=1900.5MB) @(1:08:31 - 1:08:31).
[03/12 16:36:54   4111] Move report: Detail placement moves 12724 insts, mean move: 1.83 um, max move: 9.00 um
[03/12 16:36:54   4111] 	Max move on inst (core_instance/mac_array_instance/FE_OFC3705_q_temp_787_): (476.00, 553.60) --> (483.20, 555.40)
[03/12 16:36:54   4111] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1900.5MB
[03/12 16:36:54   4111] Statistics of distance of Instance movement in refine placement:
[03/12 16:36:54   4111]   maximum (X+Y) =        20.40 um
[03/12 16:36:54   4111]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_17615_0) with max move: (412.4, 645.4) -> (397.4, 640)
[03/12 16:36:54   4111]   mean    (X+Y) =         2.07 um
[03/12 16:36:54   4111] Total instances flipped for WireLenOpt: 3121
[03/12 16:36:54   4111] Total instances flipped, including legalization: 13958
[03/12 16:36:54   4111] Summary Report:
[03/12 16:36:54   4111] Instances move: 13910 (out of 56422 movable)
[03/12 16:36:54   4111] Mean displacement: 2.07 um
[03/12 16:36:54   4111] Max displacement: 20.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_17615_0) (412.4, 645.4) -> (397.4, 640)
[03/12 16:36:54   4111] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/12 16:36:54   4111] Total instances moved : 13910
[03/12 16:36:54   4111] Total net bbox length = 1.232e+06 (5.374e+05 6.945e+05) (ext = 4.625e+04)
[03/12 16:36:54   4111] Runtime: CPU: 0:00:10.1 REAL: 0:00:09.0 MEM: 1900.5MB
[03/12 16:36:54   4111] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:09.0, mem=1900.5MB) @(1:08:21 - 1:08:31).
[03/12 16:36:54   4111] *** Finished refinePlace (1:08:31 mem=1900.5M) ***
[03/12 16:36:55   4111] Finished re-routing un-routed nets (0:00:00.1 1900.5M)
[03/12 16:36:55   4111] 
[03/12 16:36:55   4112] 
[03/12 16:36:55   4112] Density : 0.6077
[03/12 16:36:55   4112] Max route overflow : 0.0000
[03/12 16:36:55   4112] 
[03/12 16:36:55   4112] 
[03/12 16:36:55   4112] *** Finish Physical Update (cpu=0:00:11.7 real=0:00:11.0 mem=1900.5M) ***
[03/12 16:36:56   4113] ** GigaOpt Optimizer WNS Slack -0.855 TNS Slack -1865.793 Density 60.77
[03/12 16:36:56   4113] Recovering Place ECO bump
[03/12 16:36:56   4113] Active Path Group: reg2reg  
[03/12 16:36:56   4113] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:36:56   4113] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:36:56   4113] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:36:56   4113] |  -0.855|   -0.855|-1865.793|-1865.793|    60.77%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:36:56   4113] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:36:57   4113] |  -0.846|   -0.846|-1862.501|-1862.501|    60.77%|   0:00:01.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:36:57   4113] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:00   4116] |  -0.843|   -0.843|-1860.244|-1860.244|    60.77%|   0:00:03.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:00   4116] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:02   4119] |  -0.843|   -0.843|-1859.201|-1859.201|    60.77%|   0:00:02.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:02   4119] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:02   4119] |  -0.843|   -0.843|-1859.186|-1859.186|    60.77%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:02   4119] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:02   4119] |  -0.840|   -0.840|-1858.214|-1858.214|    60.78%|   0:00:00.0| 1900.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:02   4119] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:07   4123] |  -0.840|   -0.840|-1857.705|-1857.705|    60.78%|   0:00:05.0| 1894.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:07   4123] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:07   4124] |  -0.840|   -0.840|-1857.699|-1857.699|    60.78%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:07   4124] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:07   4124] |  -0.839|   -0.839|-1856.894|-1856.894|    60.78%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:07   4124] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:08   4125] |  -0.840|   -0.840|-1856.403|-1856.403|    60.79%|   0:00:01.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:08   4125] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:08   4125] |  -0.840|   -0.840|-1856.403|-1856.403|    60.79%|   0:00:00.0| 1892.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:37:08   4125] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:37:08   4125] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:08   4125] 
[03/12 16:37:08   4125] *** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=1892.3M) ***
[03/12 16:37:08   4125] Active Path Group: default 
[03/12 16:37:08   4125] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:08   4125] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:37:08   4125] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:08   4125] |   0.004|   -0.840|   0.000|-1856.403|    60.79%|   0:00:00.0| 1892.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
[03/12 16:37:09   4126] |   0.008|   -0.840|   0.000|-1856.403|    60.79%|   0:00:01.0| 1907.3M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_75_/D      |
[03/12 16:37:10   4126] |   0.016|   -0.840|   0.000|-1856.403|    60.79%|   0:00:01.0| 1907.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
[03/12 16:37:10   4126] |   0.016|   -0.840|   0.000|-1856.403|    60.79%|   0:00:00.0| 1907.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_35_/D        |
[03/12 16:37:10   4126] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:10   4126] 
[03/12 16:37:10   4126] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1907.3M) ***
[03/12 16:37:10   4126] 
[03/12 16:37:10   4126] *** Finished Optimize Step Cumulative (cpu=0:00:13.5 real=0:00:14.0 mem=1907.3M) ***
[03/12 16:37:10   4127] *** Starting refinePlace (1:08:47 mem=1907.3M) ***
[03/12 16:37:10   4127] Total net bbox length = 1.232e+06 (5.376e+05 6.947e+05) (ext = 4.625e+04)
[03/12 16:37:10   4127] Starting refinePlace ...
[03/12 16:37:10   4127] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:37:11   4127] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:37:11   4127] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1907.3MB) @(1:08:47 - 1:08:48).
[03/12 16:37:11   4127] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:37:11   4127] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1907.3MB
[03/12 16:37:11   4127] Statistics of distance of Instance movement in refine placement:
[03/12 16:37:11   4127]   maximum (X+Y) =         0.00 um
[03/12 16:37:11   4127]   mean    (X+Y) =         0.00 um
[03/12 16:37:11   4127] Summary Report:
[03/12 16:37:11   4127] Instances move: 0 (out of 56448 movable)
[03/12 16:37:11   4127] Mean displacement: 0.00 um
[03/12 16:37:11   4127] Max displacement: 0.00 um 
[03/12 16:37:11   4127] Total instances moved : 0
[03/12 16:37:11   4127] Total net bbox length = 1.232e+06 (5.376e+05 6.947e+05) (ext = 4.625e+04)
[03/12 16:37:11   4127] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1907.3MB
[03/12 16:37:11   4127] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1907.3MB) @(1:08:47 - 1:08:48).
[03/12 16:37:11   4127] *** Finished refinePlace (1:08:48 mem=1907.3M) ***
[03/12 16:37:11   4128] Finished re-routing un-routed nets (0:00:00.0 1907.3M)
[03/12 16:37:11   4128] 
[03/12 16:37:11   4128] 
[03/12 16:37:11   4128] Density : 0.6079
[03/12 16:37:11   4128] Max route overflow : 0.0000
[03/12 16:37:11   4128] 
[03/12 16:37:11   4128] 
[03/12 16:37:11   4128] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1907.3M) ***
[03/12 16:37:12   4128] ** GigaOpt Optimizer WNS Slack -0.838 TNS Slack -1856.045 Density 60.79
[03/12 16:37:12   4128] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:37:12   4128] Layer 7 has 1099 constrained nets 
[03/12 16:37:12   4128] **** End NDR-Layer Usage Statistics ****
[03/12 16:37:12   4128] 
[03/12 16:37:12   4128] *** Finish pre-CTS Setup Fixing (cpu=0:47:05 real=0:47:03 mem=1907.3M) ***
[03/12 16:37:12   4128] 
[03/12 16:37:12   4129] End: GigaOpt Optimization in WNS mode
[03/12 16:37:12   4129] *** Timing NOT met, worst failing slack is -0.838
[03/12 16:37:12   4129] *** Check timing (0:00:00.1)
[03/12 16:37:12   4129] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:37:12   4129] optDesignOneStep: Leakage Power Flow
[03/12 16:37:12   4129] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:37:12   4129] Begin: GigaOpt Optimization in TNS mode
[03/12 16:37:12   4129] Info: 1 clock net  excluded from IPO operation.
[03/12 16:37:12   4129] PhyDesignGrid: maxLocalDensity 0.95
[03/12 16:37:12   4129] #spOpts: N=65 
[03/12 16:37:16   4133] *info: 1 clock net excluded
[03/12 16:37:16   4133] *info: 2 special nets excluded.
[03/12 16:37:16   4133] *info: 180 no-driver nets excluded.
[03/12 16:37:17   4134] ** GigaOpt Optimizer WNS Slack -0.838 TNS Slack -1856.045 Density 60.79
[03/12 16:37:17   4134] Optimizer TNS Opt
[03/12 16:37:17   4134] Active Path Group: reg2reg  
[03/12 16:37:17   4134] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:17   4134] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:37:17   4134] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:37:17   4134] |  -0.838|   -0.838|-1856.045|-1856.045|    60.79%|   0:00:00.0| 1847.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:37:17   4134] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:38:17   4194] |  -0.837|   -0.837|-1851.628|-1851.628|    60.82%|   0:01:00.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:38:17   4194] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 16:38:20   4197] |  -0.836|   -0.836|-1851.058|-1851.058|    60.82%|   0:00:03.0| 1850.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:38:20   4197] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:38:45   4222] |  -0.836|   -0.836|-1848.634|-1848.634|    60.83%|   0:00:25.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:38:45   4222] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:38:52   4229] |  -0.836|   -0.836|-1848.410|-1848.410|    60.83%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:38:52   4229] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:03   4240] |  -0.834|   -0.834|-1846.119|-1846.119|    60.88%|   0:00:11.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:39:03   4240] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:18   4255] |  -0.834|   -0.834|-1844.764|-1844.764|    60.89%|   0:00:15.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:39:18   4255] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:19   4256] |  -0.834|   -0.834|-1844.839|-1844.839|    60.89%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:39:19   4256] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:22   4259] |  -0.830|   -0.830|-1843.850|-1843.850|    60.90%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:39:22   4259] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:45   4282] |  -0.830|   -0.830|-1842.658|-1842.658|    60.91%|   0:00:23.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:39:45   4282] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:39:48   4285] |  -0.830|   -0.830|-1842.494|-1842.494|    60.91%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:39:48   4285] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:39:55   4292] |  -0.830|   -0.830|-1840.680|-1840.680|    60.95%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:39:55   4292] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:39:56   4293] |  -0.830|   -0.830|-1840.284|-1840.284|    60.95%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:39:56   4293] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:40:14   4311] |  -0.830|   -0.830|-1839.850|-1839.850|    60.96%|   0:00:18.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:40:14   4311] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:40:20   4317] |  -0.830|   -0.830|-1839.006|-1839.006|    60.99%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:40:20   4317] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:40:21   4318] |  -0.830|   -0.830|-1838.967|-1838.967|    60.99%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:40:21   4318] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:40:50   4347] |  -0.830|   -0.830|-1833.634|-1833.634|    61.02%|   0:00:29.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:40:50   4347] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 16:40:53   4350] |  -0.830|   -0.830|-1833.468|-1833.468|    61.02%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:40:53   4350] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 16:41:01   4358] |  -0.830|   -0.830|-1832.220|-1832.220|    61.04%|   0:00:08.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:41:01   4358] |        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/12 16:41:03   4360] |  -0.830|   -0.830|-1831.855|-1831.855|    61.05%|   0:00:02.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:03   4360] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:25   4382] |  -0.830|   -0.830|-1830.872|-1830.872|    61.05%|   0:00:22.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:25   4382] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:26   4383] |  -0.830|   -0.830|-1830.822|-1830.822|    61.05%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:26   4383] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:32   4389] |  -0.830|   -0.830|-1829.712|-1829.712|    61.08%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:32   4389] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:33   4390] |  -0.830|   -0.830|-1829.462|-1829.462|    61.09%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:33   4390] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:42   4399] |  -0.830|   -0.830|-1828.966|-1828.966|    61.09%|   0:00:09.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:42   4399] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:43   4400] |  -0.830|   -0.830|-1828.911|-1828.911|    61.09%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:43   4400] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:49   4406] |  -0.830|   -0.830|-1828.230|-1828.230|    61.12%|   0:00:06.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:41:49   4406] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:41:50   4407] |  -0.830|   -0.830|-1828.146|-1828.146|    61.12%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:41:50   4407] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 16:41:57   4414] |  -0.830|   -0.830|-1828.073|-1828.073|    61.12%|   0:00:07.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:41:57   4414] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/12 16:41:57   4414] |  -0.830|   -0.830|-1828.042|-1828.042|    61.12%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:41:57   4414] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 16:42:00   4417] |  -0.830|   -0.830|-1827.619|-1827.619|    61.14%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:00   4417] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 16:42:03   4420] |  -0.830|   -0.830|-1827.455|-1827.455|    61.14%|   0:00:03.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:03   4420] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 16:42:03   4420] |  -0.830|   -0.830|-1827.125|-1827.125|    61.14%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:03   4420] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 16:42:04   4421] |  -0.830|   -0.830|-1826.719|-1826.719|    61.15%|   0:00:01.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:04   4421] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 16:42:04   4421] |  -0.830|   -0.830|-1826.700|-1826.700|    61.15%|   0:00:00.0| 1860.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:04   4421] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:42:06   4423] |  -0.830|   -0.830|-1825.869|-1825.869|    61.15%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:06   4423] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:42:06   4423] |  -0.830|   -0.830|-1825.789|-1825.789|    61.15%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:06   4423] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 16:42:08   4425] |  -0.830|   -0.830|-1825.670|-1825.670|    61.16%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:08   4425] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 16:42:08   4426] |  -0.830|   -0.830|-1825.667|-1825.667|    61.16%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:08   4426] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 16:42:09   4426] |  -0.830|   -0.830|-1825.659|-1825.659|    61.16%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:09   4426] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 16:42:09   4426] |  -0.830|   -0.830|-1825.651|-1825.651|    61.16%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:09   4426] |        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
[03/12 16:42:14   4431] |  -0.830|   -0.830|-1823.096|-1823.096|    61.17%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:14   4431] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 16:42:16   4433] |  -0.830|   -0.830|-1822.377|-1822.377|    61.17%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:42:16   4433] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 16:42:18   4435] |  -0.830|   -0.830|-1821.802|-1821.802|    61.20%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:18   4435] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 16:42:19   4436] |  -0.830|   -0.830|-1821.791|-1821.791|    61.20%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:19   4436] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 16:42:19   4436] |  -0.830|   -0.830|-1821.766|-1821.766|    61.20%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:19   4436] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 16:42:25   4442] |  -0.830|   -0.830|-1818.251|-1818.251|    61.21%|   0:00:06.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:25   4442] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 16:42:30   4447] |  -0.830|   -0.830|-1816.759|-1816.759|    61.21%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:30   4447] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 16:42:30   4447] |  -0.830|   -0.830|-1816.749|-1816.749|    61.21%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:30   4447] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 16:42:32   4450] |  -0.830|   -0.830|-1816.639|-1816.639|    61.24%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:32   4450] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 16:42:34   4451] |  -0.830|   -0.830|-1816.470|-1816.470|    61.24%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:34   4451] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 16:42:35   4452] |  -0.830|   -0.830|-1816.254|-1816.254|    61.25%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:35   4452] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 16:42:41   4458] |  -0.830|   -0.830|-1812.644|-1812.644|    61.26%|   0:00:06.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:41   4458] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 16:42:42   4459] |  -0.830|   -0.830|-1812.201|-1812.201|    61.27%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:42   4459] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 16:42:44   4461] |  -0.830|   -0.830|-1810.127|-1810.127|    61.29%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:44   4461] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 16:42:45   4462] |  -0.830|   -0.830|-1810.107|-1810.107|    61.29%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:45   4462] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 16:42:45   4462] |  -0.830|   -0.830|-1810.068|-1810.068|    61.29%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:42:45   4462] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 16:42:48   4465] |  -0.830|   -0.830|-1807.924|-1807.924|    61.29%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:48   4465] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:49   4466] |  -0.830|   -0.830|-1807.784|-1807.784|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:49   4466] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:49   4467] |  -0.830|   -0.830|-1807.760|-1807.760|    61.31%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:49   4467] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:50   4467] |  -0.830|   -0.830|-1807.718|-1807.718|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:50   4467] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:50   4467] |  -0.830|   -0.830|-1807.696|-1807.696|    61.31%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:50   4467] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:51   4468] |  -0.830|   -0.830|-1807.668|-1807.668|    61.31%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:42:51   4468] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 16:42:54   4472] |  -0.830|   -0.830|-1805.951|-1805.951|    61.32%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:54   4472] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 16:42:55   4472] |  -0.830|   -0.830|-1805.939|-1805.939|    61.32%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:55   4472] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 16:42:56   4473] |  -0.830|   -0.830|-1805.620|-1805.620|    61.33%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:42:56   4473] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 16:42:58   4476] |  -0.830|   -0.830|-1804.048|-1804.048|    61.33%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:58   4476] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/12 16:42:59   4476] |  -0.830|   -0.830|-1804.014|-1804.014|    61.33%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:42:59   4476] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/12 16:43:00   4477] |  -0.830|   -0.830|-1803.975|-1803.975|    61.34%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:00   4477] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/12 16:43:00   4477] |  -0.830|   -0.830|-1803.930|-1803.930|    61.34%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:00   4477] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/12 16:43:00   4478] |  -0.830|   -0.830|-1803.851|-1803.851|    61.34%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:00   4478] |        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/12 16:43:05   4482] |  -0.830|   -0.830|-1802.394|-1802.394|    61.34%|   0:00:05.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:05   4482] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 16:43:05   4482] |  -0.830|   -0.830|-1801.703|-1801.703|    61.35%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:05   4482] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 16:43:07   4485] |  -0.830|   -0.830|-1800.778|-1800.778|    61.35%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:07   4485] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 16:43:08   4486] |  -0.830|   -0.830|-1800.476|-1800.476|    61.37%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:08   4486] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/12 16:43:10   4487] |  -0.830|   -0.830|-1799.785|-1799.785|    61.37%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:10   4487] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/12 16:43:10   4487] |  -0.830|   -0.830|-1799.717|-1799.717|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:10   4487] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/12 16:43:11   4488] |  -0.830|   -0.830|-1799.602|-1799.602|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:11   4488] |        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/12 16:43:12   4489] |  -0.830|   -0.830|-1799.589|-1799.589|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:12   4489] |        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
[03/12 16:43:13   4490] |  -0.830|   -0.830|-1795.465|-1795.465|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:13   4490] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 16:43:14   4491] |  -0.830|   -0.830|-1795.025|-1795.025|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:14   4491] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 16:43:14   4491] |  -0.830|   -0.830|-1794.350|-1794.350|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:14   4491] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 16:43:15   4492] |  -0.830|   -0.830|-1794.340|-1794.340|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:15   4492] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 16:43:15   4492] |  -0.830|   -0.830|-1794.318|-1794.318|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:15   4492] |        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/12 16:43:15   4492] |  -0.830|   -0.830|-1793.833|-1793.833|    61.38%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:15   4492] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 16:43:16   4493] |  -0.830|   -0.830|-1793.569|-1793.569|    61.38%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:16   4493] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 16:43:16   4494] |  -0.830|   -0.830|-1793.381|-1793.381|    61.39%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:16   4494] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:17   4494] |  -0.830|   -0.830|-1793.377|-1793.377|    61.39%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:17   4494] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:17   4494] |  -0.830|   -0.830|-1793.366|-1793.366|    61.39%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:17   4494] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:19   4496] |  -0.830|   -0.830|-1792.089|-1792.089|    61.39%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:19   4496] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:20   4497] |  -0.830|   -0.830|-1791.339|-1791.339|    61.39%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:20   4497] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:22   4499] |  -0.830|   -0.830|-1790.706|-1790.706|    61.39%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:22   4499] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 16:43:23   4500] |  -0.830|   -0.830|-1790.349|-1790.349|    61.39%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:23   4500] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:23   4500] |  -0.830|   -0.830|-1790.303|-1790.303|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:23   4500] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:23   4500] |  -0.830|   -0.830|-1790.300|-1790.300|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:23   4500] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:25   4502] |  -0.830|   -0.830|-1790.209|-1790.209|    61.40%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:25   4502] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:25   4502] |  -0.830|   -0.830|-1790.197|-1790.197|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:25   4502] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:25   4502] |  -0.830|   -0.830|-1790.140|-1790.140|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:25   4502] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:25   4502] |  -0.830|   -0.830|-1790.137|-1790.137|    61.40%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:25   4502] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:43:28   4505] |  -0.830|   -0.830|-1788.677|-1788.677|    61.40%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:28   4505] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 16:43:28   4505] |  -0.830|   -0.830|-1788.529|-1788.529|    61.40%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:28   4505] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 16:43:29   4506] |  -0.830|   -0.830|-1788.320|-1788.320|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:29   4506] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:30   4507] |  -0.830|   -0.830|-1788.070|-1788.070|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:30   4507] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 16:43:30   4507] |  -0.830|   -0.830|-1788.003|-1788.003|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:30   4507] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:31   4508] |  -0.830|   -0.830|-1787.776|-1787.776|    61.41%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:31   4508] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:31   4508] |  -0.830|   -0.830|-1787.772|-1787.772|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:31   4508] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:31   4508] |  -0.830|   -0.830|-1787.760|-1787.760|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:31   4508] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:31   4509] |  -0.830|   -0.830|-1787.720|-1787.720|    61.41%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:31   4509] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:43:35   4512] |  -0.830|   -0.830|-1786.317|-1786.317|    61.42%|   0:00:04.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:35   4512] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:35   4512] |  -0.830|   -0.830|-1785.973|-1785.973|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:35   4512] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:35   4512] |  -0.830|   -0.830|-1785.841|-1785.841|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:35   4512] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 16:43:36   4513] |  -0.830|   -0.830|-1785.439|-1785.439|    61.42%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:36   4513] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:36   4513] |  -0.830|   -0.830|-1785.224|-1785.224|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:36   4513] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:37   4514] |  -0.830|   -0.830|-1784.715|-1784.715|    61.42%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:37   4514] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:37   4514] |  -0.830|   -0.830|-1784.692|-1784.692|    61.42%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:37   4514] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 16:43:38   4515] |  -0.830|   -0.830|-1782.760|-1782.760|    61.43%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:38   4515] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 16:43:39   4516] |  -0.830|   -0.830|-1782.312|-1782.312|    61.43%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:39   4516] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 16:43:39   4516] |  -0.830|   -0.830|-1782.259|-1782.259|    61.43%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:39   4516] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 16:43:42   4519] |  -0.830|   -0.830|-1780.459|-1780.459|    61.43%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:42   4519] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/12 16:43:43   4520] |  -0.830|   -0.830|-1780.374|-1780.374|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:43   4520] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/12 16:43:43   4520] |  -0.830|   -0.830|-1780.364|-1780.364|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:43   4520] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/12 16:43:43   4520] |  -0.830|   -0.830|-1780.332|-1780.332|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:43   4520] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/12 16:43:43   4520] |  -0.830|   -0.830|-1780.319|-1780.319|    61.44%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:43:43   4520] |        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/12 16:43:45   4522] |  -0.830|   -0.830|-1778.397|-1778.397|    61.44%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:45   4522] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:46   4523] |  -0.830|   -0.830|-1777.898|-1777.898|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:46   4523] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:47   4524] |  -0.830|   -0.830|-1777.595|-1777.595|    61.44%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:43:47   4524] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:49   4527] |  -0.830|   -0.830|-1773.665|-1773.665|    61.45%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:49   4527] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/12 16:43:50   4527] |  -0.830|   -0.830|-1773.516|-1773.516|    61.45%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:50   4527] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:51   4528] |  -0.830|   -0.830|-1773.167|-1773.167|    61.45%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:51   4528] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:51   4528] |  -0.830|   -0.830|-1773.166|-1773.166|    61.45%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:51   4528] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:51   4528] |  -0.830|   -0.830|-1773.151|-1773.151|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:43:51   4528] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 16:43:52   4529] |  -0.830|   -0.830|-1771.500|-1771.500|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:43:52   4529] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 16:43:53   4530] |  -0.830|   -0.830|-1770.481|-1770.481|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:53   4530] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:54   4531] |  -0.830|   -0.830|-1770.468|-1770.468|    61.46%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:54   4531] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:54   4531] |  -0.830|   -0.830|-1770.441|-1770.441|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:54   4531] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:54   4531] |  -0.830|   -0.830|-1770.432|-1770.432|    61.46%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:54   4531] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 16:43:55   4532] |  -0.830|   -0.830|-1770.359|-1770.359|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:55   4532] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 16:43:55   4532] |  -0.830|   -0.830|-1770.352|-1770.352|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:43:55   4532] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/12 16:43:55   4533] |  -0.830|   -0.830|-1769.855|-1769.855|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:55   4533] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:56   4533] |  -0.830|   -0.830|-1769.847|-1769.847|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:43:56   4533] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 16:43:56   4533] |  -0.830|   -0.830|-1769.734|-1769.734|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:56   4533] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:57   4534] |  -0.830|   -0.830|-1769.634|-1769.634|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:57   4534] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:57   4534] |  -0.830|   -0.830|-1769.584|-1769.584|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:43:57   4534] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:43:57   4534] |  -0.830|   -0.830|-1769.492|-1769.492|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:57   4534] |        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/12 16:43:58   4535] |  -0.830|   -0.830|-1768.873|-1768.873|    61.47%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:58   4535] |        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/12 16:43:58   4535] |  -0.830|   -0.830|-1768.791|-1768.791|    61.47%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:58   4535] |        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/12 16:43:59   4536] |  -0.830|   -0.830|-1763.563|-1763.563|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:59   4536] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:43:59   4536] |  -0.830|   -0.830|-1763.552|-1763.552|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:43:59   4536] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:00   4537] |  -0.830|   -0.830|-1763.531|-1763.531|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:00   4537] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:00   4537] |  -0.830|   -0.830|-1763.519|-1763.519|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:00   4537] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:00   4537] |  -0.830|   -0.830|-1762.586|-1762.586|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:00   4537] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:00   4537] |  -0.830|   -0.830|-1762.559|-1762.559|    61.48%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:00   4537] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:01   4538] |  -0.830|   -0.830|-1762.552|-1762.552|    61.48%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:01   4538] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:44:02   4540] |  -0.830|   -0.830|-1760.923|-1760.923|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:02   4540] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 16:44:03   4540] |  -0.830|   -0.830|-1760.870|-1760.870|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:03   4540] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 16:44:03   4541] |  -0.830|   -0.830|-1760.716|-1760.716|    61.49%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:03   4541] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 16:44:04   4541] |  -0.830|   -0.830|-1760.696|-1760.696|    61.49%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:04   4541] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 16:44:04   4541] |  -0.830|   -0.830|-1760.673|-1760.673|    61.49%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:04   4541] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 16:44:06   4543] |  -0.830|   -0.830|-1759.562|-1759.562|    61.49%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:06   4543] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:44:06   4543] |  -0.830|   -0.830|-1758.907|-1758.907|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:06   4543] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:44:06   4543] |  -0.830|   -0.830|-1758.893|-1758.893|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:06   4543] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:44:07   4544] |  -0.830|   -0.830|-1758.875|-1758.875|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:07   4544] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:44:07   4544] |  -0.830|   -0.830|-1758.855|-1758.855|    61.50%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:07   4544] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:44:08   4545] |  -0.830|   -0.830|-1757.722|-1757.722|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:08   4545] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 16:44:09   4546] |  -0.830|   -0.830|-1757.289|-1757.289|    61.50%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:09   4546] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 16:44:10   4547] |  -0.830|   -0.830|-1757.129|-1757.129|    61.51%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:10   4547] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 16:44:10   4547] |  -0.830|   -0.830|-1756.550|-1756.550|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:10   4547] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 16:44:10   4547] |  -0.830|   -0.830|-1756.489|-1756.489|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:10   4547] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 16:44:10   4548] |  -0.830|   -0.830|-1756.207|-1756.207|    61.51%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:10   4548] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 16:44:12   4549] |  -0.830|   -0.830|-1754.429|-1754.429|    61.52%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:12   4549] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 16:44:12   4549] |  -0.830|   -0.830|-1753.329|-1753.329|    61.52%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:12   4549] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 16:44:13   4550] |  -0.830|   -0.830|-1752.288|-1752.288|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:13   4550] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:14   4551] |  -0.830|   -0.830|-1751.985|-1751.985|    61.53%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:14   4551] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 16:44:14   4551] |  -0.830|   -0.830|-1751.936|-1751.936|    61.53%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:14   4551] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:44:14   4551] |  -0.830|   -0.830|-1751.558|-1751.558|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:14   4551] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 16:44:15   4552] |  -0.830|   -0.830|-1750.544|-1750.544|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:15   4552] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:44:15   4553] |  -0.830|   -0.830|-1749.970|-1749.970|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:15   4553] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:16   4553] |  -0.830|   -0.830|-1749.964|-1749.964|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:16   4553] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:17   4554] |  -0.830|   -0.830|-1749.948|-1749.948|    61.53%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:17   4554] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:17   4554] |  -0.830|   -0.830|-1749.934|-1749.934|    61.53%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:17   4554] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:17   4554] |  -0.830|   -0.830|-1749.797|-1749.797|    61.54%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:17   4554] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:18   4555] |  -0.830|   -0.830|-1749.480|-1749.480|    61.54%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:18   4555] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:44:18   4555] |  -0.830|   -0.830|-1749.403|-1749.403|    61.54%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:18   4555] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:19   4556] |  -0.830|   -0.830|-1749.249|-1749.249|    61.54%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:19   4556] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:19   4557] |  -0.830|   -0.830|-1749.228|-1749.228|    61.54%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:19   4557] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:20   4557] |  -0.830|   -0.830|-1749.106|-1749.106|    61.55%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:20   4557] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:20   4557] |  -0.830|   -0.830|-1748.924|-1748.924|    61.55%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:20   4557] |        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/12 16:44:22   4559] |  -0.830|   -0.830|-1747.716|-1747.716|    61.55%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:22   4559] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:44:22   4559] |  -0.830|   -0.830|-1747.709|-1747.709|    61.55%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:22   4559] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:44:23   4560] |  -0.830|   -0.830|-1747.111|-1747.111|    61.55%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:23   4560] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:44:24   4561] |  -0.830|   -0.830|-1746.620|-1746.620|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:24   4561] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 16:44:25   4562] |  -0.830|   -0.830|-1746.487|-1746.487|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:25   4562] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:44:26   4563] |  -0.830|   -0.830|-1746.408|-1746.408|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:26   4563] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:44:26   4563] |  -0.830|   -0.830|-1746.346|-1746.346|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:26   4563] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:44:27   4564] |  -0.830|   -0.830|-1746.232|-1746.232|    61.56%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:27   4564] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:44:27   4564] |  -0.830|   -0.830|-1746.066|-1746.066|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:27   4564] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:44:27   4564] |  -0.830|   -0.830|-1745.714|-1745.714|    61.56%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:27   4564] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:44:28   4565] |  -0.830|   -0.830|-1745.676|-1745.676|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:28   4565] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:29   4566] |  -0.830|   -0.830|-1745.609|-1745.609|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:29   4566] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:29   4566] |  -0.830|   -0.830|-1745.599|-1745.599|    61.57%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:29   4566] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:31   4568] |  -0.830|   -0.830|-1743.650|-1743.650|    61.57%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:31   4568] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 16:44:32   4569] |  -0.830|   -0.830|-1743.179|-1743.179|    61.57%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:32   4569] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:33   4570] |  -0.830|   -0.830|-1742.961|-1742.961|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:44:33   4570] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:34   4571] |  -0.830|   -0.830|-1742.583|-1742.583|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:34   4571] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:35   4572] |  -0.830|   -0.830|-1742.382|-1742.382|    61.58%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:35   4572] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:35   4572] |  -0.830|   -0.830|-1742.314|-1742.314|    61.58%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:35   4572] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:44:37   4574] |  -0.830|   -0.830|-1741.637|-1741.637|    61.59%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:37   4574] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 16:44:40   4577] |  -0.830|   -0.830|-1741.376|-1741.376|    61.59%|   0:00:03.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:40   4577] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 16:44:40   4577] |  -0.830|   -0.830|-1740.942|-1740.942|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:40   4577] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:41   4578] |  -0.830|   -0.830|-1740.606|-1740.606|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:41   4578] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:44:42   4579] |  -0.830|   -0.830|-1740.153|-1740.153|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:42   4579] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:44:42   4579] |  -0.830|   -0.830|-1739.699|-1739.699|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:42   4579] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 16:44:42   4579] |  -0.830|   -0.830|-1739.099|-1739.099|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:42   4579] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 16:44:44   4581] |  -0.830|   -0.830|-1738.312|-1738.312|    61.60%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:44   4581] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:45   4582] |  -0.830|   -0.830|-1738.246|-1738.246|    61.60%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:45   4582] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:45   4582] |  -0.830|   -0.830|-1738.245|-1738.245|    61.60%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:45   4582] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:46   4583] |  -0.830|   -0.830|-1738.237|-1738.237|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:46   4583] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:46   4583] |  -0.830|   -0.830|-1738.222|-1738.222|    61.61%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:46   4583] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 16:44:47   4584] |  -0.830|   -0.830|-1738.206|-1738.206|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:47   4584] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 16:44:47   4584] |  -0.830|   -0.830|-1738.197|-1738.197|    61.61%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:44:47   4584] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 16:44:48   4585] |  -0.830|   -0.830|-1736.844|-1736.844|    61.61%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:48   4585] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:44:48   4585] |  -0.830|   -0.830|-1736.628|-1736.628|    61.61%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:48   4585] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:44:48   4585] |  -0.830|   -0.830|-1736.396|-1736.396|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:48   4585] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 16:44:48   4586] |  -0.830|   -0.830|-1736.235|-1736.235|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:48   4586] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:44:50   4587] |  -0.830|   -0.830|-1735.469|-1735.469|    61.62%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:44:50   4587] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:44:50   4587] |  -0.830|   -0.830|-1735.305|-1735.305|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:44:50   4587] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 16:44:52   4589] |  -0.830|   -0.830|-1734.009|-1734.009|    61.62%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:52   4589] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:44:52   4589] |  -0.830|   -0.830|-1733.994|-1733.994|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:44:52   4589] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:44:52   4589] |  -0.830|   -0.830|-1733.378|-1733.378|    61.62%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:52   4589] |        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
[03/12 16:44:53   4590] |  -0.830|   -0.830|-1732.277|-1732.277|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:44:53   4590] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 16:44:53   4590] |  -0.830|   -0.830|-1731.008|-1731.008|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:53   4590] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:54   4591] |  -0.830|   -0.830|-1730.841|-1730.841|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:54   4591] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:54   4591] |  -0.830|   -0.830|-1730.021|-1730.021|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:54   4591] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:54   4591] |  -0.830|   -0.830|-1729.836|-1729.836|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:54   4591] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:55   4592] |  -0.830|   -0.830|-1729.657|-1729.657|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:55   4592] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:56   4593] |  -0.830|   -0.830|-1729.651|-1729.651|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:56   4593] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:56   4593] |  -0.830|   -0.830|-1728.997|-1728.997|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:56   4593] |        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
[03/12 16:44:56   4593] |  -0.830|   -0.830|-1728.832|-1728.832|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:56   4593] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:56   4593] |  -0.830|   -0.830|-1728.734|-1728.734|    61.63%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:56   4593] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:57   4594] |  -0.830|   -0.830|-1728.005|-1728.005|    61.63%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:57   4594] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:57   4594] |  -0.830|   -0.830|-1727.036|-1727.036|    61.64%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:57   4594] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:57   4594] |  -0.830|   -0.830|-1726.962|-1726.962|    61.64%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:57   4594] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 16:44:58   4595] |  -0.830|   -0.830|-1723.143|-1723.143|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:44:58   4595] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 16:44:58   4596] |  -0.830|   -0.830|-1722.780|-1722.780|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:58   4596] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:44:59   4596] |  -0.830|   -0.830|-1722.750|-1722.750|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:59   4596] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:44:59   4596] |  -0.830|   -0.830|-1722.569|-1722.569|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:59   4596] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:44:59   4596] |  -0.830|   -0.830|-1722.558|-1722.558|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:59   4596] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:44:59   4597] |  -0.830|   -0.830|-1722.546|-1722.546|    61.65%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:44:59   4597] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:45:01   4598] |  -0.830|   -0.830|-1720.885|-1720.885|    61.65%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:01   4598] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 16:45:03   4601] |  -0.831|   -0.831|-1720.830|-1720.830|    61.65%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:03   4601] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:45:04   4601] |  -0.831|   -0.831|-1720.671|-1720.671|    61.65%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:04   4601] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:45:04   4601] |  -0.831|   -0.831|-1720.355|-1720.355|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:04   4601] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 16:45:06   4603] |  -0.831|   -0.831|-1720.319|-1720.319|    61.66%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:06   4603] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 16:45:06   4603] |  -0.831|   -0.831|-1720.299|-1720.299|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:06   4603] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 16:45:06   4604] |  -0.831|   -0.831|-1720.279|-1720.279|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:06   4604] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:45:07   4604] |  -0.831|   -0.831|-1720.222|-1720.222|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:07   4604] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:45:07   4604] |  -0.831|   -0.831|-1720.198|-1720.198|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:07   4604] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:45:07   4604] |  -0.831|   -0.831|-1720.191|-1720.191|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:07   4604] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.839|-1719.839|    61.66%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.766|-1719.766|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.762|-1719.762|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.758|-1719.758|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.428|-1719.428|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:09   4606] |  -0.831|   -0.831|-1719.144|-1719.144|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:09   4606] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:10   4607] |  -0.831|   -0.831|-1718.637|-1718.637|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:10   4607] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:10   4607] |  -0.831|   -0.831|-1718.473|-1718.473|    61.66%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:10   4607] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:11   4608] |  -0.831|   -0.831|-1718.288|-1718.288|    61.66%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:11   4608] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4609] |  -0.831|   -0.831|-1718.032|-1718.032|    61.67%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4609] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4609] |  -0.831|   -0.831|-1717.929|-1717.929|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4609] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4609] |  -0.831|   -0.831|-1717.878|-1717.878|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4609] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4609] |  -0.831|   -0.831|-1717.653|-1717.653|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4609] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4609] |  -0.831|   -0.831|-1717.625|-1717.625|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4609] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:12   4610] |  -0.831|   -0.831|-1717.587|-1717.587|    61.67%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:12   4610] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:13   4610] |  -0.831|   -0.831|-1717.562|-1717.562|    61.67%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:13   4610] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:13   4610] |  -0.831|   -0.831|-1717.506|-1717.506|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:13   4610] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 16:45:14   4611] |  -0.831|   -0.831|-1715.912|-1715.912|    61.68%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:14   4611] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 16:45:14   4611] |  -0.831|   -0.831|-1714.958|-1714.958|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:14   4611] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:14   4611] |  -0.831|   -0.831|-1714.541|-1714.541|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:14   4611] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 16:45:14   4612] |  -0.831|   -0.831|-1713.890|-1713.890|    61.68%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:14   4612] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:15   4612] |  -0.831|   -0.831|-1713.219|-1713.219|    61.68%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:15   4612] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:15   4612] |  -0.831|   -0.831|-1713.144|-1713.144|    61.68%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:15   4612] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:16   4613] |  -0.831|   -0.831|-1712.441|-1712.441|    61.68%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:16   4613] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:16   4614] |  -0.831|   -0.831|-1712.342|-1712.342|    61.68%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:16   4614] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:17   4614] |  -0.831|   -0.831|-1711.509|-1711.509|    61.68%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:17   4614] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:18   4615] |  -0.831|   -0.831|-1711.133|-1711.133|    61.69%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:18   4615] |        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
[03/12 16:45:18   4616] |  -0.831|   -0.831|-1711.085|-1711.085|    61.69%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:18   4616] |        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
[03/12 16:45:18   4616] |  -0.831|   -0.831|-1710.929|-1710.929|    61.69%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:18   4616] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:20   4617] |  -0.831|   -0.831|-1710.270|-1710.270|    61.69%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:20   4617] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:45:22   4619] |  -0.831|   -0.831|-1710.385|-1710.385|    61.70%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:22   4619] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 16:45:22   4619] |  -0.831|   -0.831|-1710.197|-1710.197|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:22   4619] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 16:45:22   4620] |  -0.831|   -0.831|-1710.154|-1710.154|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:22   4620] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 16:45:23   4620] |  -0.831|   -0.831|-1709.655|-1709.655|    61.70%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:23   4620] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:23   4620] |  -0.831|   -0.831|-1709.604|-1709.604|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:23   4620] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:23   4621] |  -0.831|   -0.831|-1709.427|-1709.427|    61.70%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:23   4621] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:24   4621] |  -0.831|   -0.831|-1709.345|-1709.345|    61.70%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:45:24   4621] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:24   4622] |  -0.831|   -0.831|-1709.133|-1709.133|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:24   4622] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:25   4622] |  -0.831|   -0.831|-1709.042|-1709.042|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:25   4622] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:25   4622] |  -0.831|   -0.831|-1708.925|-1708.925|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:25   4622] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:26   4623] |  -0.831|   -0.831|-1708.874|-1708.874|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:26   4623] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 16:45:27   4624] |  -0.831|   -0.831|-1708.697|-1708.697|    61.71%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:27   4624] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 16:45:27   4624] |  -0.831|   -0.831|-1708.561|-1708.561|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:27   4624] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 16:45:27   4624] |  -0.831|   -0.831|-1707.884|-1707.884|    61.71%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:27   4624] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 16:45:30   4627] |  -0.831|   -0.831|-1708.198|-1708.198|    61.72%|   0:00:03.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:30   4627] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 16:45:30   4627] |  -0.831|   -0.831|-1708.130|-1708.130|    61.72%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:30   4627] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 16:45:31   4628] |  -0.831|   -0.831|-1707.250|-1707.250|    61.72%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:31   4628] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 16:45:31   4628] |  -0.831|   -0.831|-1706.971|-1706.971|    61.72%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:31   4628] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 16:45:32   4629] |  -0.831|   -0.831|-1705.987|-1705.987|    61.73%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:32   4629] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 16:45:33   4630] |  -0.831|   -0.831|-1705.907|-1705.907|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:33   4630] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:33   4630] |  -0.831|   -0.831|-1705.880|-1705.880|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:33   4630] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:33   4631] |  -0.831|   -0.831|-1705.258|-1705.258|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:33   4631] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:34   4631] |  -0.831|   -0.831|-1705.158|-1705.158|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:34   4631] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:35   4632] |  -0.831|   -0.831|-1705.137|-1705.137|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:35   4632] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:35   4632] |  -0.831|   -0.831|-1704.957|-1704.957|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:35   4632] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:35   4632] |  -0.831|   -0.831|-1704.833|-1704.833|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:35   4632] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:35   4633] |  -0.831|   -0.831|-1704.240|-1704.240|    61.73%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:35   4633] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 16:45:36   4633] |  -0.831|   -0.831|-1704.223|-1704.223|    61.73%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:36   4633] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:36   4634] |  -0.831|   -0.831|-1704.152|-1704.152|    61.74%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:36   4634] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:37   4634] |  -0.831|   -0.831|-1704.069|-1704.069|    61.74%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:37   4634] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:37   4634] |  -0.831|   -0.831|-1703.902|-1703.902|    61.74%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:37   4634] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:45:38   4635] |  -0.831|   -0.831|-1703.722|-1703.722|    61.74%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:38   4635] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:38   4635] |  -0.831|   -0.831|-1703.707|-1703.707|    61.74%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:38   4635] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:38   4635] |  -0.831|   -0.831|-1703.519|-1703.519|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:38   4635] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:45:38   4635] |  -0.831|   -0.831|-1690.173|-1690.173|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:38   4635] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:38   4636] |  -0.831|   -0.831|-1682.248|-1682.248|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:38   4636] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:39   4636] |  -0.831|   -0.831|-1682.112|-1682.112|    61.75%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:39   4636] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:39   4636] |  -0.831|   -0.831|-1681.748|-1681.748|    61.75%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:39   4636] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:40   4637] |  -0.831|   -0.831|-1681.644|-1681.644|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:40   4637] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:45:40   4637] |  -0.831|   -0.831|-1671.419|-1671.419|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:40   4637] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:41   4638] |  -0.831|   -0.831|-1671.119|-1671.119|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:41   4638] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:45:41   4638] |  -0.831|   -0.831|-1671.045|-1671.045|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:41   4638] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:45:41   4638] |  -0.831|   -0.831|-1670.780|-1670.780|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:41   4638] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:41   4638] |  -0.831|   -0.831|-1669.527|-1669.527|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:41   4638] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:45:41   4638] |  -0.831|   -0.831|-1669.510|-1669.510|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:41   4638] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:42   4639] |  -0.831|   -0.831|-1669.493|-1669.493|    61.75%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:45:42   4639] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 16:45:42   4640] |  -0.831|   -0.831|-1669.162|-1669.162|    61.75%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:42   4640] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:43   4640] |  -0.831|   -0.831|-1659.875|-1659.875|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:43   4640] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/12 16:45:43   4641] |  -0.831|   -0.831|-1658.901|-1658.901|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:43   4641] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/12 16:45:43   4641] |  -0.831|   -0.831|-1658.727|-1658.727|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:43   4641] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/12 16:45:44   4641] |  -0.831|   -0.831|-1658.571|-1658.571|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:44   4641] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:45:44   4641] |  -0.831|   -0.831|-1658.561|-1658.561|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:44   4641] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:45:44   4641] |  -0.831|   -0.831|-1658.552|-1658.552|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:44   4641] |        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
[03/12 16:45:44   4641] |  -0.831|   -0.831|-1658.307|-1658.307|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:44   4641] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:45:45   4642] |  -0.831|   -0.831|-1658.296|-1658.296|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:45   4642] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:45   4642] |  -0.831|   -0.831|-1657.937|-1657.937|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:45   4642] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:45   4643] |  -0.831|   -0.831|-1657.874|-1657.874|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:45   4643] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:45   4643] |  -0.831|   -0.831|-1657.871|-1657.871|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:45:45   4643] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:46   4643] |  -0.831|   -0.831|-1652.869|-1652.869|    61.76%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:46   4643] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:46   4643] |  -0.831|   -0.831|-1652.661|-1652.661|    61.76%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:46   4643] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 16:45:47   4644] |  -0.831|   -0.831|-1652.568|-1652.568|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:47   4644] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:48   4645] |  -0.831|   -0.831|-1651.741|-1651.741|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:48   4645] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:45:48   4646] |  -0.831|   -0.831|-1651.525|-1651.525|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:48   4646] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:49   4646] |  -0.831|   -0.831|-1651.274|-1651.274|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:49   4646] |        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1651.262|-1651.262|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1651.136|-1651.136|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1650.984|-1650.984|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1650.911|-1650.911|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1645.841|-1645.841|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1645.801|-1645.801|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4647] |  -0.831|   -0.831|-1645.774|-1645.774|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4647] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:50   4648] |  -0.831|   -0.831|-1645.633|-1645.633|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:50   4648] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:51   4648] |  -0.831|   -0.831|-1632.995|-1632.995|    61.77%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:51   4648] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:51   4648] |  -0.831|   -0.831|-1632.900|-1632.900|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:45:51   4648] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:51   4648] |  -0.831|   -0.831|-1632.721|-1632.721|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:51   4648] |        |         |         |         |          |            |        |          |         | q5_reg_2_/D                                        |
[03/12 16:45:51   4648] |  -0.831|   -0.831|-1632.692|-1632.692|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:51   4648] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:45:51   4649] |  -0.831|   -0.831|-1631.816|-1631.816|    61.77%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:51   4649] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:45:52   4650] |  -0.831|   -0.831|-1631.979|-1631.979|    61.78%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:45:52   4650] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:45:52   4650] |  -0.831|   -0.831|-1631.969|-1631.969|    61.78%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:52   4650] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:53   4650] |  -0.831|   -0.831|-1631.952|-1631.952|    61.78%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:53   4650] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 16:45:55   4652] |  -0.831|   -0.831|-1608.246|-1608.246|    61.79%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:55   4652] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:45:56   4653] |  -0.831|   -0.831|-1608.208|-1608.208|    61.79%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:45:56   4653] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 16:45:58   4655] |  -0.831|   -0.831|-1608.168|-1608.168|    61.79%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:45:58   4655] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:45:58   4655] |  -0.831|   -0.831|-1598.715|-1598.715|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:58   4655] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:59   4656] |  -0.831|   -0.831|-1598.696|-1598.696|    61.79%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:59   4656] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:59   4656] |  -0.831|   -0.831|-1598.672|-1598.672|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:59   4656] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:59   4656] |  -0.831|   -0.831|-1598.648|-1598.648|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:59   4656] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:59   4656] |  -0.831|   -0.831|-1598.638|-1598.638|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:59   4656] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:45:59   4656] |  -0.831|   -0.831|-1598.630|-1598.630|    61.79%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:45:59   4656] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:46:00   4657] |  -0.831|   -0.831|-1596.223|-1596.223|    61.80%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:00   4657] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:00   4657] |  -0.831|   -0.831|-1595.991|-1595.991|    61.80%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:00   4657] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:00   4657] |  -0.831|   -0.831|-1595.917|-1595.917|    61.80%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:00   4657] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:01   4658] |  -0.831|   -0.831|-1595.057|-1595.057|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:01   4658] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:01   4658] |  -0.831|   -0.831|-1594.926|-1594.926|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:01   4658] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:02   4659] |  -0.831|   -0.831|-1588.560|-1588.560|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:02   4659] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:02   4659] |  -0.831|   -0.831|-1588.534|-1588.534|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:02   4659] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:46:02   4659] |  -0.831|   -0.831|-1588.314|-1588.314|    61.80%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:02   4659] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:03   4660] |  -0.831|   -0.831|-1585.241|-1585.241|    61.80%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:03   4660] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:03   4660] |  -0.831|   -0.831|-1585.082|-1585.082|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:03   4660] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:03   4661] |  -0.831|   -0.831|-1585.057|-1585.057|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:03   4661] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:04   4661] |  -0.831|   -0.831|-1584.980|-1584.980|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:04   4661] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:04   4661] |  -0.831|   -0.831|-1583.746|-1583.746|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:04   4661] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:05   4662] |  -0.831|   -0.831|-1583.644|-1583.644|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:05   4662] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:05   4662] |  -0.831|   -0.831|-1570.356|-1570.356|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:05   4662] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 16:46:06   4663] |  -0.831|   -0.831|-1565.077|-1565.077|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:06   4663] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 16:46:07   4664] |  -0.831|   -0.831|-1563.826|-1563.826|    61.81%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:07   4664] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 16:46:07   4664] |  -0.831|   -0.831|-1563.403|-1563.403|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:07   4664] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 16:46:07   4664] |  -0.831|   -0.831|-1563.142|-1563.142|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:07   4664] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 16:46:07   4665] |  -0.831|   -0.831|-1555.724|-1555.724|    61.81%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:46:07   4665] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:08   4665] |  -0.831|   -0.831|-1550.277|-1550.277|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:08   4665] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 16:46:08   4665] |  -0.831|   -0.831|-1546.878|-1546.878|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:46:08   4665] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:46:08   4666] |  -0.831|   -0.831|-1538.205|-1538.205|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:08   4666] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/12 16:46:09   4666] |  -0.831|   -0.831|-1536.213|-1536.213|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:09   4666] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/12 16:46:09   4666] |  -0.831|   -0.831|-1536.054|-1536.054|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:09   4666] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 16:46:09   4666] |  -0.831|   -0.831|-1536.037|-1536.037|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:09   4666] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 16:46:09   4666] |  -0.831|   -0.831|-1535.925|-1535.925|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:09   4666] |        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
[03/12 16:46:09   4667] |  -0.831|   -0.831|-1534.378|-1534.378|    61.82%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:46:09   4667] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 16:46:10   4667] |  -0.831|   -0.831|-1531.911|-1531.911|    61.82%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:10   4667] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:46:10   4667] |  -0.831|   -0.831|-1531.497|-1531.497|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:10   4667] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/12 16:46:11   4668] |  -0.831|   -0.831|-1523.983|-1523.983|    61.83%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:11   4668] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:11   4668] |  -0.831|   -0.831|-1522.806|-1522.806|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:11   4668] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:11   4668] |  -0.831|   -0.831|-1522.741|-1522.741|    61.83%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:11   4668] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:12   4669] |  -0.831|   -0.831|-1522.732|-1522.732|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:12   4669] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/12 16:46:12   4669] |  -0.831|   -0.831|-1522.712|-1522.712|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:12   4669] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:12   4670] |  -0.831|   -0.831|-1522.676|-1522.676|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:12   4670] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/12 16:46:12   4670] |  -0.831|   -0.831|-1522.659|-1522.659|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:12   4670] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:13   4670] |  -0.831|   -0.831|-1522.589|-1522.589|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:13   4670] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:13   4671] |  -0.831|   -0.831|-1522.134|-1522.134|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:13   4671] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:13   4671] |  -0.831|   -0.831|-1522.091|-1522.091|    61.83%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:13   4671] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:14   4671] |  -0.831|   -0.831|-1521.993|-1521.993|    61.83%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:14   4671] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:14   4671] |  -0.831|   -0.831|-1519.186|-1519.186|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:46:14   4671] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 16:46:14   4672] |  -0.831|   -0.831|-1518.683|-1518.683|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:14   4672] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:15   4673] |  -0.831|   -0.831|-1518.586|-1518.586|    61.84%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:15   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:15   4673] |  -0.831|   -0.831|-1518.426|-1518.426|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:15   4673] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:46:16   4673] |  -0.831|   -0.831|-1517.932|-1517.932|    61.84%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:16   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:16   4673] |  -0.831|   -0.831|-1517.907|-1517.907|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:16   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:16   4673] |  -0.831|   -0.831|-1517.897|-1517.897|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:16   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:16   4673] |  -0.831|   -0.831|-1517.893|-1517.893|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:16   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:16   4673] |  -0.831|   -0.831|-1517.885|-1517.885|    61.84%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:16   4673] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:17   4675] |  -0.831|   -0.831|-1517.819|-1517.819|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:17   4675] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:18   4675] |  -0.831|   -0.831|-1517.745|-1517.745|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:46:18   4675] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 16:46:18   4675] |  -0.831|   -0.831|-1517.593|-1517.593|    61.85%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:18   4675] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:19   4676] |  -0.831|   -0.831|-1517.514|-1517.514|    61.85%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:19   4676] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:19   4676] |  -0.831|   -0.831|-1517.484|-1517.484|    61.85%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:19   4676] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:20   4677] |  -0.831|   -0.831|-1517.482|-1517.482|    61.86%|   0:00:01.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:20   4677] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:20   4677] |  -0.831|   -0.831|-1517.434|-1517.434|    61.86%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:20   4677] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:20   4677] |  -0.831|   -0.831|-1517.413|-1517.413|    61.86%|   0:00:00.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:46:20   4677] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:46:21   4678] |  -0.831|   -0.831|-1517.347|-1517.347|    61.86%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:46:21   4678] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:46:21   4678] |  -0.831|   -0.831|-1517.293|-1517.293|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:21   4678] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:21   4678] |  -0.831|   -0.831|-1517.292|-1517.292|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:21   4678] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:21   4678] |  -0.831|   -0.831|-1517.292|-1517.292|    61.86%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:46:21   4678] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:46:22   4679] |  -0.831|   -0.831|-1517.286|-1517.286|    61.87%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:46:22   4679] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:46:24   4681] |  -0.831|   -0.831|-1517.287|-1517.287|    61.87%|   0:00:02.0| 1894.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:46:24   4681] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:46:24   4681] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:46:24   4681] 
[03/12 16:46:24   4681] *** Finish Core Optimize Step (cpu=0:09:07 real=0:09:07 mem=1894.8M) ***
[03/12 16:46:24   4682] 
[03/12 16:46:24   4682] *** Finished Optimize Step Cumulative (cpu=0:09:07 real=0:09:07 mem=1894.8M) ***
[03/12 16:46:24   4682] ** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1517.287 Density 61.87
[03/12 16:46:24   4682] Placement Snapshot: Density distribution:
[03/12 16:46:24   4682] [1.00 -  +++]: 101 (6.99%)
[03/12 16:46:24   4682] [0.95 - 1.00]: 18 (1.25%)
[03/12 16:46:24   4682] [0.90 - 0.95]: 14 (0.97%)
[03/12 16:46:24   4682] [0.85 - 0.90]: 25 (1.73%)
[03/12 16:46:24   4682] [0.80 - 0.85]: 28 (1.94%)
[03/12 16:46:24   4682] [0.75 - 0.80]: 29 (2.01%)
[03/12 16:46:24   4682] [0.70 - 0.75]: 45 (3.12%)
[03/12 16:46:24   4682] [0.65 - 0.70]: 42 (2.91%)
[03/12 16:46:24   4682] [0.60 - 0.65]: 69 (4.78%)
[03/12 16:46:24   4682] [0.55 - 0.60]: 83 (5.75%)
[03/12 16:46:24   4682] [0.50 - 0.55]: 67 (4.64%)
[03/12 16:46:24   4682] [0.45 - 0.50]: 88 (6.09%)
[03/12 16:46:24   4682] [0.40 - 0.45]: 121 (8.38%)
[03/12 16:46:24   4682] [0.35 - 0.40]: 102 (7.06%)
[03/12 16:46:24   4682] [0.30 - 0.35]: 63 (4.36%)
[03/12 16:46:24   4682] [0.25 - 0.30]: 45 (3.12%)
[03/12 16:46:24   4682] [0.20 - 0.25]: 86 (5.96%)
[03/12 16:46:24   4682] [0.15 - 0.20]: 212 (14.68%)
[03/12 16:46:24   4682] [0.10 - 0.15]: 161 (11.15%)
[03/12 16:46:24   4682] [0.05 - 0.10]: 39 (2.70%)
[03/12 16:46:24   4682] [0.00 - 0.05]: 6 (0.42%)
[03/12 16:46:24   4682] Begin: Area Reclaim Optimization
[03/12 16:46:25   4682] Reclaim Optimization WNS Slack -0.831  TNS Slack -1517.287 Density 61.87
[03/12 16:46:25   4682] +----------+---------+--------+---------+------------+--------+
[03/12 16:46:25   4682] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:46:25   4682] +----------+---------+--------+---------+------------+--------+
[03/12 16:46:25   4682] |    61.87%|        -|  -0.831|-1517.287|   0:00:00.0| 1894.8M|
[03/12 16:46:28   4685] |    61.83%|       87|  -0.831|-1517.281|   0:00:03.0| 1894.8M|
[03/12 16:46:42   4699] |    61.49%|     1759|  -0.826|-1527.665|   0:00:14.0| 1894.8M|
[03/12 16:46:42   4699] |    61.48%|        8|  -0.826|-1527.665|   0:00:00.0| 1894.8M|
[03/12 16:46:42   4700] |    61.48%|        0|  -0.826|-1527.665|   0:00:00.0| 1894.8M|
[03/12 16:46:42   4700] +----------+---------+--------+---------+------------+--------+
[03/12 16:46:42   4700] Reclaim Optimization End WNS Slack -0.826  TNS Slack -1527.665 Density 61.48
[03/12 16:46:42   4700] 
[03/12 16:46:42   4700] ** Summary: Restruct = 0 Buffer Deletion = 34 Declone = 55 Resize = 1282 **
[03/12 16:46:42   4700] --------------------------------------------------------------
[03/12 16:46:42   4700] |                                   | Total     | Sequential |
[03/12 16:46:42   4700] --------------------------------------------------------------
[03/12 16:46:42   4700] | Num insts resized                 |    1275  |       0    |
[03/12 16:46:42   4700] | Num insts undone                  |     485  |       0    |
[03/12 16:46:42   4700] | Num insts Downsized               |    1275  |       0    |
[03/12 16:46:42   4700] | Num insts Samesized               |       0  |       0    |
[03/12 16:46:42   4700] | Num insts Upsized                 |       0  |       0    |
[03/12 16:46:42   4700] | Num multiple commits+uncommits    |       7  |       -    |
[03/12 16:46:42   4700] --------------------------------------------------------------
[03/12 16:46:42   4700] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:46:42   4700] Layer 7 has 1369 constrained nets 
[03/12 16:46:42   4700] **** End NDR-Layer Usage Statistics ****
[03/12 16:46:42   4700] ** Finished Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
[03/12 16:46:42   4700] *** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1856.60M, totSessionCpu=1:18:20).
[03/12 16:46:42   4700] Placement Snapshot: Density distribution:
[03/12 16:46:42   4700] [1.00 -  +++]: 101 (6.99%)
[03/12 16:46:42   4700] [0.95 - 1.00]: 18 (1.25%)
[03/12 16:46:42   4700] [0.90 - 0.95]: 14 (0.97%)
[03/12 16:46:42   4700] [0.85 - 0.90]: 25 (1.73%)
[03/12 16:46:42   4700] [0.80 - 0.85]: 29 (2.01%)
[03/12 16:46:42   4700] [0.75 - 0.80]: 28 (1.94%)
[03/12 16:46:42   4700] [0.70 - 0.75]: 45 (3.12%)
[03/12 16:46:42   4700] [0.65 - 0.70]: 42 (2.91%)
[03/12 16:46:42   4700] [0.60 - 0.65]: 71 (4.92%)
[03/12 16:46:42   4700] [0.55 - 0.60]: 82 (5.68%)
[03/12 16:46:42   4700] [0.50 - 0.55]: 68 (4.71%)
[03/12 16:46:42   4700] [0.45 - 0.50]: 88 (6.09%)
[03/12 16:46:42   4700] [0.40 - 0.45]: 120 (8.31%)
[03/12 16:46:42   4700] [0.35 - 0.40]: 103 (7.13%)
[03/12 16:46:42   4700] [0.30 - 0.35]: 65 (4.50%)
[03/12 16:46:42   4700] [0.25 - 0.30]: 46 (3.19%)
[03/12 16:46:42   4700] [0.20 - 0.25]: 108 (7.48%)
[03/12 16:46:42   4700] [0.15 - 0.20]: 232 (16.07%)
[03/12 16:46:42   4700] [0.10 - 0.15]: 126 (8.73%)
[03/12 16:46:42   4700] [0.05 - 0.10]: 29 (2.01%)
[03/12 16:46:42   4700] [0.00 - 0.05]: 4 (0.28%)
[03/12 16:46:43   4700] *** Starting refinePlace (1:18:21 mem=1872.6M) ***
[03/12 16:46:43   4700] Total net bbox length = 1.240e+06 (5.433e+05 6.969e+05) (ext = 4.625e+04)
[03/12 16:46:43   4700] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:46:43   4700] default core: bins with density >  0.75 = 37.5 % ( 542 / 1444 )
[03/12 16:46:43   4700] Density distribution unevenness ratio = 17.834%
[03/12 16:46:43   4700] RPlace IncrNP: Rollback Lev = -3
[03/12 16:46:43   4700] RPlace: Density =1.070000, incremental np is triggered.
[03/12 16:46:43   4700] nrCritNet: 1.98% ( 1230 / 62008 ) cutoffSlk: -839.0ps stdDelay: 14.2ps
[03/12 16:46:47   4705] default core: bins with density >  0.75 = 38.2 % ( 551 / 1444 )
[03/12 16:46:47   4705] Density distribution unevenness ratio = 17.705%
[03/12 16:46:47   4705] RPlace postIncrNP: Density = 1.070000 -> 0.992222.
[03/12 16:46:47   4705] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:46:47   4705] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 16:46:47   4705] [1.05 - 1.10] :	 1 (0.07%) -> 0 (0.00%)
[03/12 16:46:47   4705] [1.00 - 1.05] :	 4 (0.28%) -> 0 (0.00%)
[03/12 16:46:47   4705] [0.95 - 1.00] :	 26 (1.80%) -> 21 (1.45%)
[03/12 16:46:47   4705] [0.90 - 0.95] :	 126 (8.73%) -> 108 (7.48%)
[03/12 16:46:47   4705] [0.85 - 0.90] :	 237 (16.41%) -> 245 (16.97%)
[03/12 16:46:47   4705] [0.80 - 0.85] :	 99 (6.86%) -> 131 (9.07%)
[03/12 16:46:47   4705] [CPU] RefinePlace/IncrNP (cpu=0:00:04.5, real=0:00:04.0, mem=1910.1MB) @(1:18:21 - 1:18:25).
[03/12 16:46:47   4705] Move report: incrNP moves 4503 insts, mean move: 4.20 um, max move: 26.40 um
[03/12 16:46:47   4705] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_): (386.60, 587.80) --> (372.80, 575.20)
[03/12 16:46:47   4705] Move report: Timing Driven Placement moves 4503 insts, mean move: 4.20 um, max move: 26.40 um
[03/12 16:46:47   4705] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_): (386.60, 587.80) --> (372.80, 575.20)
[03/12 16:46:47   4705] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1910.1MB
[03/12 16:46:47   4705] Starting refinePlace ...
[03/12 16:46:47   4705] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:46:47   4705] default core: bins with density >  0.75 = 37.4 % ( 540 / 1444 )
[03/12 16:46:47   4705] Density distribution unevenness ratio = 17.553%
[03/12 16:46:49   4706]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:46:49   4706] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1910.1MB) @(1:18:25 - 1:18:27).
[03/12 16:46:49   4706] Move report: preRPlace moves 11406 insts, mean move: 0.67 um, max move: 6.60 um
[03/12 16:46:49   4706] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U977): (111.40, 229.60) --> (108.40, 226.00)
[03/12 16:46:49   4706] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 16:46:49   4706] wireLenOptFixPriorityInst 0 inst fixed
[03/12 16:46:49   4706] Placement tweakage begins.
[03/12 16:46:49   4707] wire length = 1.517e+06
[03/12 16:46:52   4710] wire length = 1.501e+06
[03/12 16:46:52   4710] Placement tweakage ends.
[03/12 16:46:52   4710] Move report: tweak moves 5324 insts, mean move: 2.06 um, max move: 9.40 um
[03/12 16:46:52   4710] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_16777_0): (42.20, 456.40) --> (32.80, 456.40)
[03/12 16:46:52   4710] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.7, real=0:00:03.0, mem=1910.1MB) @(1:18:27 - 1:18:30).
[03/12 16:46:53   4711] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:46:53   4711] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=1910.1MB) @(1:18:30 - 1:18:31).
[03/12 16:46:53   4711] Move report: Detail placement moves 13802 insts, mean move: 1.16 um, max move: 9.00 um
[03/12 16:46:53   4711] 	Max move on inst (core_instance/mac_array_instance/FE_OFC4155_q_temp_636_): (336.40, 514.00) --> (345.40, 514.00)
[03/12 16:46:53   4711] 	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 1910.1MB
[03/12 16:46:53   4711] Statistics of distance of Instance movement in refine placement:
[03/12 16:46:53   4711]   maximum (X+Y) =        26.40 um
[03/12 16:46:53   4711]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_) with max move: (386.6, 587.8) -> (372.8, 575.2)
[03/12 16:46:53   4711]   mean    (X+Y) =         2.07 um
[03/12 16:46:53   4711] Total instances flipped for WireLenOpt: 2740
[03/12 16:46:53   4711] Total instances flipped, including legalization: 1225
[03/12 16:46:53   4711] Summary Report:
[03/12 16:46:53   4711] Instances move: 15820 (out of 57941 movable)
[03/12 16:46:53   4711] Mean displacement: 2.07 um
[03/12 16:46:53   4711] Max displacement: 26.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_) (386.6, 587.8) -> (372.8, 575.2)
[03/12 16:46:53   4711] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/12 16:46:53   4711] Total instances moved : 15820
[03/12 16:46:53   4711] Total net bbox length = 1.239e+06 (5.404e+05 6.986e+05) (ext = 4.625e+04)
[03/12 16:46:53   4711] Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1910.1MB
[03/12 16:46:53   4711] [CPU] RefinePlace/total (cpu=0:00:10.6, real=0:00:10.0, mem=1910.1MB) @(1:18:21 - 1:18:31).
[03/12 16:46:53   4711] *** Finished refinePlace (1:18:31 mem=1910.1M) ***
[03/12 16:46:53   4711] Finished re-routing un-routed nets (0:00:00.0 1910.1M)
[03/12 16:46:53   4711] 
[03/12 16:46:54   4712] 
[03/12 16:46:54   4712] Density : 0.6148
[03/12 16:46:54   4712] Max route overflow : 0.0000
[03/12 16:46:54   4712] 
[03/12 16:46:54   4712] 
[03/12 16:46:54   4712] *** Finish Physical Update (cpu=0:00:12.0 real=0:00:12.0 mem=1910.1M) ***
[03/12 16:46:54   4712] ** GigaOpt Optimizer WNS Slack -0.837 TNS Slack -1533.903 Density 61.48
[03/12 16:46:54   4712] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:46:54   4712] Layer 7 has 1369 constrained nets 
[03/12 16:46:54   4712] **** End NDR-Layer Usage Statistics ****
[03/12 16:46:54   4712] 
[03/12 16:46:54   4712] *** Finish pre-CTS Setup Fixing (cpu=0:09:39 real=0:09:37 mem=1910.1M) ***
[03/12 16:46:54   4712] 
[03/12 16:46:55   4712] End: GigaOpt Optimization in TNS mode
[03/12 16:46:55   4712] Info: 1 clock net  excluded from IPO operation.
[03/12 16:46:55   4713] Begin: Area Reclaim Optimization
[03/12 16:46:55   4713] PhyDesignGrid: maxLocalDensity 0.98
[03/12 16:46:55   4713] #spOpts: N=65 mergeVia=F 
[03/12 16:46:56   4713] Reclaim Optimization WNS Slack -0.837  TNS Slack -1533.903 Density 61.48
[03/12 16:46:56   4713] +----------+---------+--------+---------+------------+--------+
[03/12 16:46:56   4713] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:46:56   4713] +----------+---------+--------+---------+------------+--------+
[03/12 16:46:56   4713] |    61.48%|        -|  -0.837|-1533.903|   0:00:00.0| 1868.7M|
[03/12 16:46:57   4714] |    61.48%|        0|  -0.837|-1533.903|   0:00:01.0| 1868.7M|
[03/12 16:47:01   4718] |    61.33%|      659|  -0.837|-1533.914|   0:00:04.0| 1868.7M|
[03/12 16:47:02   4719] |    61.32%|       58|  -0.837|-1533.915|   0:00:01.0| 1868.7M|
[03/12 16:47:02   4720] |    61.32%|        5|  -0.837|-1533.915|   0:00:00.0| 1868.7M|
[03/12 16:47:02   4720] |    61.32%|        1|  -0.837|-1533.915|   0:00:00.0| 1868.7M|
[03/12 16:47:03   4720] |    61.32%|        0|  -0.837|-1533.915|   0:00:01.0| 1868.7M|
[03/12 16:47:03   4720] +----------+---------+--------+---------+------------+--------+
[03/12 16:47:03   4720] Reclaim Optimization End WNS Slack -0.837  TNS Slack -1533.915 Density 61.32
[03/12 16:47:03   4720] 
[03/12 16:47:03   4720] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 723 **
[03/12 16:47:03   4720] --------------------------------------------------------------
[03/12 16:47:03   4720] |                                   | Total     | Sequential |
[03/12 16:47:03   4720] --------------------------------------------------------------
[03/12 16:47:03   4720] | Num insts resized                 |     663  |       6    |
[03/12 16:47:03   4720] | Num insts undone                  |       0  |       0    |
[03/12 16:47:03   4720] | Num insts Downsized               |     663  |       6    |
[03/12 16:47:03   4720] | Num insts Samesized               |       0  |       0    |
[03/12 16:47:03   4720] | Num insts Upsized                 |       0  |       0    |
[03/12 16:47:03   4720] | Num multiple commits+uncommits    |      60  |       -    |
[03/12 16:47:03   4720] --------------------------------------------------------------
[03/12 16:47:03   4720] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:47:03   4720] Layer 7 has 1369 constrained nets 
[03/12 16:47:03   4720] **** End NDR-Layer Usage Statistics ****
[03/12 16:47:03   4720] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.9) (real = 0:00:08.0) **
[03/12 16:47:03   4721] *** Starting refinePlace (1:18:41 mem=1868.7M) ***
[03/12 16:47:03   4721] Total net bbox length = 1.239e+06 (5.407e+05 6.986e+05) (ext = 4.625e+04)
[03/12 16:47:03   4721] Starting refinePlace ...
[03/12 16:47:03   4721] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:04   4721] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:04   4721] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1868.7MB) @(1:18:41 - 1:18:42).
[03/12 16:47:04   4721] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:04   4721] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1868.7MB
[03/12 16:47:04   4721] Statistics of distance of Instance movement in refine placement:
[03/12 16:47:04   4721]   maximum (X+Y) =         0.00 um
[03/12 16:47:04   4721]   mean    (X+Y) =         0.00 um
[03/12 16:47:04   4721] Summary Report:
[03/12 16:47:04   4721] Instances move: 0 (out of 57941 movable)
[03/12 16:47:04   4721] Mean displacement: 0.00 um
[03/12 16:47:04   4721] Max displacement: 0.00 um 
[03/12 16:47:04   4721] Total instances moved : 0
[03/12 16:47:04   4721] Total net bbox length = 1.239e+06 (5.407e+05 6.986e+05) (ext = 4.625e+04)
[03/12 16:47:04   4721] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1868.7MB
[03/12 16:47:04   4721] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1868.7MB) @(1:18:41 - 1:18:42).
[03/12 16:47:04   4721] *** Finished refinePlace (1:18:42 mem=1868.7M) ***
[03/12 16:47:04   4722] Finished re-routing un-routed nets (0:00:00.0 1868.7M)
[03/12 16:47:04   4722] 
[03/12 16:47:04   4722] 
[03/12 16:47:04   4722] Density : 0.6132
[03/12 16:47:04   4722] Max route overflow : 0.0000
[03/12 16:47:04   4722] 
[03/12 16:47:04   4722] 
[03/12 16:47:04   4722] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1868.7M) ***
[03/12 16:47:04   4722] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1717.70M, totSessionCpu=1:18:43).
[03/12 16:47:05   4723] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 16:47:05   4723] [PSP] Started earlyGlobalRoute kernel
[03/12 16:47:05   4723] [PSP] Initial Peak syMemory usage = 1719.9 MB
[03/12 16:47:05   4723] (I)       Reading DB...
[03/12 16:47:05   4723] (I)       congestionReportName   : 
[03/12 16:47:05   4723] (I)       buildTerm2TermWires    : 1
[03/12 16:47:05   4723] (I)       doTrackAssignment      : 1
[03/12 16:47:05   4723] (I)       dumpBookshelfFiles     : 0
[03/12 16:47:05   4723] (I)       numThreads             : 1
[03/12 16:47:05   4723] [NR-eagl] honorMsvRouteConstraint: false
[03/12 16:47:05   4723] (I)       honorPin               : false
[03/12 16:47:05   4723] (I)       honorPinGuide          : true
[03/12 16:47:05   4723] (I)       honorPartition         : false
[03/12 16:47:05   4723] (I)       allowPartitionCrossover: false
[03/12 16:47:05   4723] (I)       honorSingleEntry       : true
[03/12 16:47:05   4723] (I)       honorSingleEntryStrong : true
[03/12 16:47:05   4723] (I)       handleViaSpacingRule   : false
[03/12 16:47:05   4723] (I)       PDConstraint           : none
[03/12 16:47:05   4723] (I)       expBetterNDRHandling   : false
[03/12 16:47:05   4723] [NR-eagl] honorClockSpecNDR      : 0
[03/12 16:47:05   4723] (I)       routingEffortLevel     : 3
[03/12 16:47:05   4723] [NR-eagl] minRouteLayer          : 2
[03/12 16:47:05   4723] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 16:47:05   4723] (I)       numRowsPerGCell        : 1
[03/12 16:47:05   4723] (I)       speedUpLargeDesign     : 0
[03/12 16:47:05   4723] (I)       speedUpBlkViolationClean: 0
[03/12 16:47:05   4723] (I)       multiThreadingTA       : 0
[03/12 16:47:05   4723] (I)       blockedPinEscape       : 1
[03/12 16:47:05   4723] (I)       blkAwareLayerSwitching : 0
[03/12 16:47:05   4723] (I)       betterClockWireModeling: 1
[03/12 16:47:05   4723] (I)       punchThroughDistance   : 500.00
[03/12 16:47:05   4723] (I)       scenicBound            : 1.15
[03/12 16:47:05   4723] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 16:47:05   4723] (I)       source-to-sink ratio   : 0.00
[03/12 16:47:05   4723] (I)       targetCongestionRatioH : 1.00
[03/12 16:47:05   4723] (I)       targetCongestionRatioV : 1.00
[03/12 16:47:05   4723] (I)       layerCongestionRatio   : 0.70
[03/12 16:47:05   4723] (I)       m1CongestionRatio      : 0.10
[03/12 16:47:05   4723] (I)       m2m3CongestionRatio    : 0.70
[03/12 16:47:05   4723] (I)       localRouteEffort       : 1.00
[03/12 16:47:05   4723] (I)       numSitesBlockedByOneVia: 8.00
[03/12 16:47:05   4723] (I)       supplyScaleFactorH     : 1.00
[03/12 16:47:05   4723] (I)       supplyScaleFactorV     : 1.00
[03/12 16:47:05   4723] (I)       highlight3DOverflowFactor: 0.00
[03/12 16:47:05   4723] (I)       doubleCutViaModelingRatio: 0.00
[03/12 16:47:05   4723] (I)       blockTrack             : 
[03/12 16:47:05   4723] (I)       readTROption           : true
[03/12 16:47:05   4723] (I)       extraSpacingBothSide   : false
[03/12 16:47:05   4723] [NR-eagl] numTracksPerClockWire  : 0
[03/12 16:47:05   4723] (I)       routeSelectedNetsOnly  : false
[03/12 16:47:05   4723] (I)       before initializing RouteDB syMemory usage = 1761.1 MB
[03/12 16:47:05   4723] (I)       starting read tracks
[03/12 16:47:05   4723] (I)       build grid graph
[03/12 16:47:05   4723] (I)       build grid graph start
[03/12 16:47:05   4723] [NR-eagl] Layer1 has no routable track
[03/12 16:47:05   4723] [NR-eagl] Layer2 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer3 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer4 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer5 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer6 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer7 has single uniform track structure
[03/12 16:47:05   4723] [NR-eagl] Layer8 has single uniform track structure
[03/12 16:47:05   4723] (I)       build grid graph end
[03/12 16:47:05   4723] (I)       Layer1   numNetMinLayer=60639
[03/12 16:47:05   4723] (I)       Layer2   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       Layer3   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       Layer4   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       Layer5   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       Layer6   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       Layer7   numNetMinLayer=1369
[03/12 16:47:05   4723] (I)       Layer8   numNetMinLayer=0
[03/12 16:47:05   4723] (I)       numViaLayers=7
[03/12 16:47:05   4723] (I)       end build via table
[03/12 16:47:05   4723] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 16:47:05   4723] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 16:47:05   4723] (I)       readDataFromPlaceDB
[03/12 16:47:05   4723] (I)       Read net information..
[03/12 16:47:05   4723] [NR-eagl] Read numTotalNets=62008  numIgnoredNets=0
[03/12 16:47:05   4723] (I)       Read testcase time = 0.020 seconds
[03/12 16:47:05   4723] 
[03/12 16:47:05   4723] (I)       totalPins=212608  totalGlobalPin=202526 (95.26%)
[03/12 16:47:05   4723] (I)       Model blockage into capacity
[03/12 16:47:05   4723] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 16:47:05   4723] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 16:47:05   4723] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 16:47:05   4723] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 16:47:05   4723] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 16:47:05   4723] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 16:47:05   4723] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 16:47:05   4723] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 16:47:05   4723] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 16:47:05   4723] (I)       Modeling time = 0.050 seconds
[03/12 16:47:05   4723] 
[03/12 16:47:05   4723] (I)       Number of ignored nets = 0
[03/12 16:47:05   4723] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of clock nets = 1.  Ignored: No
[03/12 16:47:05   4723] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 16:47:05   4723] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 16:47:05   4723] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 16:47:05   4723] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 16:47:05   4723] (I)       Before initializing earlyGlobalRoute syMemory usage = 1771.1 MB
[03/12 16:47:05   4723] (I)       Layer1  viaCost=300.00
[03/12 16:47:05   4723] (I)       Layer2  viaCost=100.00
[03/12 16:47:05   4723] (I)       Layer3  viaCost=100.00
[03/12 16:47:05   4723] (I)       Layer4  viaCost=100.00
[03/12 16:47:05   4723] (I)       Layer5  viaCost=100.00
[03/12 16:47:05   4723] (I)       Layer6  viaCost=200.00
[03/12 16:47:05   4723] (I)       Layer7  viaCost=100.00
[03/12 16:47:05   4723] (I)       ---------------------Grid Graph Info--------------------
[03/12 16:47:05   4723] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 16:47:05   4723] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 16:47:05   4723] (I)       Site Width          :   400  (dbu)
[03/12 16:47:05   4723] (I)       Row Height          :  3600  (dbu)
[03/12 16:47:05   4723] (I)       GCell Width         :  3600  (dbu)
[03/12 16:47:05   4723] (I)       GCell Height        :  3600  (dbu)
[03/12 16:47:05   4723] (I)       grid                :   386   386     8
[03/12 16:47:05   4723] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 16:47:05   4723] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 16:47:05   4723] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 16:47:05   4723] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 16:47:05   4723] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 16:47:05   4723] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 16:47:05   4723] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 16:47:05   4723] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 16:47:05   4723] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 16:47:05   4723] (I)       --------------------------------------------------------
[03/12 16:47:05   4723] 
[03/12 16:47:05   4723] [NR-eagl] ============ Routing rule table ============
[03/12 16:47:05   4723] [NR-eagl] Rule id 0. Nets 62008 
[03/12 16:47:05   4723] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 16:47:05   4723] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 16:47:05   4723] [NR-eagl] ========================================
[03/12 16:47:05   4723] [NR-eagl] 
[03/12 16:47:05   4723] (I)       After initializing earlyGlobalRoute syMemory usage = 1771.1 MB
[03/12 16:47:05   4723] (I)       Loading and dumping file time : 0.51 seconds
[03/12 16:47:05   4723] (I)       ============= Initialization =============
[03/12 16:47:05   4723] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 16:47:05   4723] [NR-eagl] Layer group 1: route 1369 net(s) in layer range [7, 8]
[03/12 16:47:05   4723] (I)       ============  Phase 1a Route ============
[03/12 16:47:05   4723] (I)       Phase 1a runs 0.02 seconds
[03/12 16:47:05   4723] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/12 16:47:05   4723] (I)       Usage: 102306 = (40794 H, 61512 V) = (12.16% H, 18.34% V) = (7.343e+04um H, 1.107e+05um V)
[03/12 16:47:05   4723] (I)       
[03/12 16:47:05   4723] (I)       ============  Phase 1b Route ============
[03/12 16:47:05   4723] (I)       Phase 1b runs 0.01 seconds
[03/12 16:47:05   4723] (I)       Usage: 102476 = (40883 H, 61593 V) = (12.19% H, 18.36% V) = (7.359e+04um H, 1.109e+05um V)
[03/12 16:47:05   4723] (I)       
[03/12 16:47:05   4723] (I)       earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.55% V. EstWL: 1.844568e+05um
[03/12 16:47:05   4723] (I)       ============  Phase 1c Route ============
[03/12 16:47:05   4723] (I)       Level2 Grid: 78 x 78
[03/12 16:47:05   4723] (I)       Phase 1c runs 0.00 seconds
[03/12 16:47:05   4723] (I)       Usage: 102479 = (40884 H, 61595 V) = (12.19% H, 18.36% V) = (7.359e+04um H, 1.109e+05um V)
[03/12 16:47:05   4723] (I)       
[03/12 16:47:05   4723] (I)       ============  Phase 1d Route ============
[03/12 16:47:05   4723] (I)       Phase 1d runs 0.00 seconds
[03/12 16:47:05   4723] (I)       Usage: 102479 = (40884 H, 61595 V) = (12.19% H, 18.36% V) = (7.359e+04um H, 1.109e+05um V)
[03/12 16:47:05   4723] (I)       
[03/12 16:47:05   4723] (I)       ============  Phase 1e Route ============
[03/12 16:47:05   4723] (I)       Phase 1e runs 0.00 seconds
[03/12 16:47:05   4723] (I)       Usage: 102479 = (40884 H, 61595 V) = (12.19% H, 18.36% V) = (7.359e+04um H, 1.109e+05um V)
[03/12 16:47:05   4723] (I)       
[03/12 16:47:05   4723] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.42% V. EstWL: 1.844622e+05um
[03/12 16:47:05   4723] [NR-eagl] 
[03/12 16:47:05   4723] (I)       dpBasedLA: time=0.01  totalOF=21574  totalVia=95547  totalWL=102452  total(Via+WL)=197999 
[03/12 16:47:05   4723] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 16:47:05   4723] [NR-eagl] Layer group 2: route 60639 net(s) in layer range [2, 8]
[03/12 16:47:05   4723] (I)       ============  Phase 1a Route ============
[03/12 16:47:06   4724] (I)       Phase 1a runs 0.17 seconds
[03/12 16:47:06   4724] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 16:47:06   4724] (I)       Usage: 812097 = (363421 H, 448676 V) = (12.46% H, 12.32% V) = (6.542e+05um H, 8.076e+05um V)
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] (I)       ============  Phase 1b Route ============
[03/12 16:47:06   4724] (I)       Phase 1b runs 0.04 seconds
[03/12 16:47:06   4724] (I)       Usage: 812222 = (363509 H, 448713 V) = (12.46% H, 12.32% V) = (6.543e+05um H, 8.077e+05um V)
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 1.277537e+06um
[03/12 16:47:06   4724] (I)       ============  Phase 1c Route ============
[03/12 16:47:06   4724] (I)       Level2 Grid: 78 x 78
[03/12 16:47:06   4724] (I)       Phase 1c runs 0.02 seconds
[03/12 16:47:06   4724] (I)       Usage: 812225 = (363511 H, 448714 V) = (12.46% H, 12.32% V) = (6.543e+05um H, 8.077e+05um V)
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] (I)       ============  Phase 1d Route ============
[03/12 16:47:06   4724] (I)       Phase 1d runs 0.04 seconds
[03/12 16:47:06   4724] (I)       Usage: 812276 = (363542 H, 448734 V) = (12.46% H, 12.32% V) = (6.544e+05um H, 8.077e+05um V)
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] (I)       ============  Phase 1e Route ============
[03/12 16:47:06   4724] (I)       Phase 1e runs 0.00 seconds
[03/12 16:47:06   4724] (I)       Usage: 812276 = (363542 H, 448734 V) = (12.46% H, 12.32% V) = (6.544e+05um H, 8.077e+05um V)
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 1.277635e+06um
[03/12 16:47:06   4724] [NR-eagl] 
[03/12 16:47:06   4724] (I)       dpBasedLA: time=0.18  totalOF=31184  totalVia=386164  totalWL=709772  total(Via+WL)=1095936 
[03/12 16:47:06   4724] (I)       ============  Phase 1l Route ============
[03/12 16:47:06   4724] (I)       Total Global Routing Runtime: 0.90 seconds
[03/12 16:47:06   4724] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/12 16:47:06   4724] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/12 16:47:06   4724] (I)       
[03/12 16:47:06   4724] (I)       ============= track Assignment ============
[03/12 16:47:06   4724] (I)       extract Global 3D Wires
[03/12 16:47:06   4724] (I)       Extract Global WL : time=0.03
[03/12 16:47:06   4724] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 16:47:06   4724] (I)       Initialization real time=0.01 seconds
[03/12 16:47:07   4725] (I)       Kernel real time=0.69 seconds
[03/12 16:47:07   4725] (I)       End Greedy Track Assignment
[03/12 16:47:07   4725] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 212277
[03/12 16:47:07   4725] [NR-eagl] Layer2(M2)(V) length: 4.183922e+05um, number of vias: 300458
[03/12 16:47:07   4725] [NR-eagl] Layer3(M3)(H) length: 4.593433e+05um, number of vias: 33113
[03/12 16:47:07   4725] [NR-eagl] Layer4(M4)(V) length: 1.761907e+05um, number of vias: 23802
[03/12 16:47:07   4725] [NR-eagl] Layer5(M5)(H) length: 1.404693e+05um, number of vias: 20285
[03/12 16:47:07   4725] [NR-eagl] Layer6(M6)(V) length: 1.203733e+05um, number of vias: 13274
[03/12 16:47:07   4725] [NR-eagl] Layer7(M7)(H) length: 7.594990e+04um, number of vias: 15954
[03/12 16:47:07   4725] [NR-eagl] Layer8(M8)(V) length: 1.145442e+05um, number of vias: 0
[03/12 16:47:07   4725] [NR-eagl] Total length: 1.505263e+06um, number of vias: 619163
[03/12 16:47:08   4726] [NR-eagl] End Peak syMemory usage = 1723.1 MB
[03/12 16:47:08   4726] [NR-eagl] Early Global Router Kernel+IO runtime : 2.90 seconds
[03/12 16:47:08   4726] Extraction called for design 'fullchip' of instances=57941 and nets=62188 using extraction engine 'preRoute' .
[03/12 16:47:08   4726] PreRoute RC Extraction called for design fullchip.
[03/12 16:47:08   4726] RC Extraction called in multi-corner(2) mode.
[03/12 16:47:08   4726] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:47:08   4726] RCMode: PreRoute
[03/12 16:47:08   4726]       RC Corner Indexes            0       1   
[03/12 16:47:08   4726] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:47:08   4726] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:47:08   4726] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:47:08   4726] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:47:08   4726] Shrink Factor                : 1.00000
[03/12 16:47:08   4726] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:47:08   4726] Using capacitance table file ...
[03/12 16:47:08   4726] Updating RC grid for preRoute extraction ...
[03/12 16:47:08   4726] Initializing multi-corner capacitance tables ... 
[03/12 16:47:08   4726] Initializing multi-corner resistance tables ...
[03/12 16:47:08   4726] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1696.293M)
[03/12 16:47:10   4728] Compute RC Scale Done ...
[03/12 16:47:10   4728] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 16:47:10   4728] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 16:47:10   4728] 
[03/12 16:47:10   4728] ** np local hotspot detection info verbose **
[03/12 16:47:10   4728] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 16:47:10   4728] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 16:47:10   4728] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 16:47:10   4728] 
[03/12 16:47:10   4728] #################################################################################
[03/12 16:47:10   4728] # Design Stage: PreRoute
[03/12 16:47:10   4728] # Design Name: fullchip
[03/12 16:47:10   4728] # Design Mode: 65nm
[03/12 16:47:10   4728] # Analysis Mode: MMMC Non-OCV 
[03/12 16:47:10   4728] # Parasitics Mode: No SPEF/RCDB
[03/12 16:47:10   4728] # Signoff Settings: SI Off 
[03/12 16:47:10   4728] #################################################################################
[03/12 16:47:12   4730] AAE_INFO: 1 threads acquired from CTE.
[03/12 16:47:12   4730] Calculate delays in BcWc mode...
[03/12 16:47:12   4730] Topological Sorting (CPU = 0:00:00.1, MEM = 1751.5M, InitMEM = 1751.5M)
[03/12 16:47:19   4737] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 16:47:19   4737] End delay calculation. (MEM=1806.8 CPU=0:00:06.4 REAL=0:00:07.0)
[03/12 16:47:19   4737] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1806.8M) ***
[03/12 16:47:20   4738] Begin: GigaOpt postEco DRV Optimization
[03/12 16:47:20   4738] Info: 1 clock net  excluded from IPO operation.
[03/12 16:47:20   4738] PhyDesignGrid: maxLocalDensity 0.98
[03/12 16:47:20   4738] #spOpts: N=65 
[03/12 16:47:20   4738] Core basic site is core
[03/12 16:47:20   4738] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:47:25   4744] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 16:47:25   4744] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 16:47:25   4744] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 16:47:25   4744] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 16:47:25   4744] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 16:47:25   4744] DEBUG: @coeDRVCandCache::init.
[03/12 16:47:26   4744] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[03/12 16:47:26   4744] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|  61.32  |            |           |
[03/12 16:47:26   4744] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[03/12 16:47:26   4744] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|  61.32  |   0:00:00.0|    1864.0M|
[03/12 16:47:26   4744] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 16:47:26   4744] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:47:26   4744] Layer 7 has 709 constrained nets 
[03/12 16:47:26   4744] **** End NDR-Layer Usage Statistics ****
[03/12 16:47:26   4744] 
[03/12 16:47:26   4744] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1864.0M) ***
[03/12 16:47:26   4744] 
[03/12 16:47:26   4744] DEBUG: @coeDRVCandCache::cleanup.
[03/12 16:47:26   4744] End: GigaOpt postEco DRV Optimization
[03/12 16:47:27   4745] GigaOpt: WNS changes after routing: -0.837 -> -0.988 (bump = 0.151)
[03/12 16:47:27   4745] Begin: GigaOpt postEco optimization
[03/12 16:47:27   4745] Info: 1 clock net  excluded from IPO operation.
[03/12 16:47:27   4745] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:47:27   4745] #spOpts: N=65 mergeVia=F 
[03/12 16:47:29   4747] *info: 1 clock net excluded
[03/12 16:47:29   4747] *info: 2 special nets excluded.
[03/12 16:47:29   4747] *info: 180 no-driver nets excluded.
[03/12 16:47:30   4749] ** GigaOpt Optimizer WNS Slack -0.989 TNS Slack -1732.434 Density 61.32
[03/12 16:47:30   4749] Optimizer WNS Pass 0
[03/12 16:47:31   4749] Active Path Group: reg2reg  
[03/12 16:47:31   4749] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:31   4749] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:47:31   4749] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:31   4749] |  -0.989|   -0.989|-1731.878|-1732.434|    61.32%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:47:31   4749] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 16:47:31   4750] |  -0.964|   -0.964|-1728.758|-1729.314|    61.32%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:47:31   4750] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 16:47:33   4751] |  -0.954|   -0.954|-1724.735|-1725.291|    61.33%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:33   4751] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:47:35   4753] |  -0.954|   -0.954|-1724.095|-1724.651|    61.33%|   0:00:02.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:35   4753] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:47:35   4753] |  -0.954|   -0.954|-1723.934|-1724.490|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:35   4753] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:47:35   4753] |  -0.949|   -0.949|-1723.351|-1723.907|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:35   4753] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:47:35   4754] |  -0.945|   -0.945|-1721.102|-1721.658|    61.33%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:47:35   4754] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:36   4754] |  -0.940|   -0.940|-1717.295|-1717.850|    61.34%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:36   4754] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:37   4755] |  -0.938|   -0.938|-1714.464|-1715.020|    61.34%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:37   4755] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:37   4755] |  -0.938|   -0.938|-1714.068|-1714.623|    61.34%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:37   4755] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:37   4756] |  -0.932|   -0.932|-1713.392|-1713.948|    61.34%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:37   4756] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:39   4757] |  -0.932|   -0.932|-1712.455|-1713.011|    61.34%|   0:00:02.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:39   4757] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:39   4758] |  -0.932|   -0.932|-1712.634|-1713.190|    61.34%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:39   4758] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:39   4758] |  -0.932|   -0.932|-1712.634|-1713.190|    61.34%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:39   4758] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:39   4758] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:39   4758] 
[03/12 16:47:39   4758] *** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:08.0 mem=1868.4M) ***
[03/12 16:47:39   4758] Active Path Group: default 
[03/12 16:47:40   4758] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:40   4758] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:47:40   4758] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:40   4758] |  -0.052|   -0.932|  -0.565|-1713.190|    61.34%|   0:00:01.0| 1868.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_95_/D            |
[03/12 16:47:41   4759] |   0.000|   -0.932|   0.000|-1712.622|    61.36%|   0:00:01.0| 1868.4M|        NA|       NA| NA                                                 |
[03/12 16:47:41   4759] |   0.000|   -0.932|   0.000|-1712.622|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|       NA| NA                                                 |
[03/12 16:47:41   4759] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:41   4759] 
[03/12 16:47:41   4759] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1868.4M) ***
[03/12 16:47:41   4759] 
[03/12 16:47:41   4759] *** Finished Optimize Step Cumulative (cpu=0:00:10.5 real=0:00:10.0 mem=1868.4M) ***
[03/12 16:47:41   4759] ** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
[03/12 16:47:42   4760] *** Starting refinePlace (1:19:20 mem=1868.4M) ***
[03/12 16:47:42   4760] Total net bbox length = 1.240e+06 (5.410e+05 6.990e+05) (ext = 4.625e+04)
[03/12 16:47:42   4760] Starting refinePlace ...
[03/12 16:47:42   4760] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:42   4760] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:42   4760] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1868.4MB) @(1:19:20 - 1:19:21).
[03/12 16:47:42   4760] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:47:42   4760] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1868.4MB
[03/12 16:47:42   4760] Statistics of distance of Instance movement in refine placement:
[03/12 16:47:42   4760]   maximum (X+Y) =         0.00 um
[03/12 16:47:42   4760]   mean    (X+Y) =         0.00 um
[03/12 16:47:42   4760] Summary Report:
[03/12 16:47:42   4760] Instances move: 0 (out of 57963 movable)
[03/12 16:47:42   4760] Mean displacement: 0.00 um
[03/12 16:47:42   4760] Max displacement: 0.00 um 
[03/12 16:47:42   4760] Total instances moved : 0
[03/12 16:47:42   4760] Total net bbox length = 1.240e+06 (5.410e+05 6.990e+05) (ext = 4.625e+04)
[03/12 16:47:42   4760] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1868.4MB
[03/12 16:47:42   4760] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1868.4MB) @(1:19:20 - 1:19:21).
[03/12 16:47:42   4760] *** Finished refinePlace (1:19:21 mem=1868.4M) ***
[03/12 16:47:42   4761] Finished re-routing un-routed nets (0:00:00.0 1868.4M)
[03/12 16:47:42   4761] 
[03/12 16:47:43   4761] 
[03/12 16:47:43   4761] Density : 0.6136
[03/12 16:47:43   4761] Max route overflow : 0.0001
[03/12 16:47:43   4761] 
[03/12 16:47:43   4761] 
[03/12 16:47:43   4761] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1868.4M) ***
[03/12 16:47:43   4761] ** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
[03/12 16:47:43   4761] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:47:43   4761] Layer 7 has 718 constrained nets 
[03/12 16:47:43   4761] **** End NDR-Layer Usage Statistics ****
[03/12 16:47:43   4761] 
[03/12 16:47:43   4761] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.1 real=0:00:13.0 mem=1868.4M) ***
[03/12 16:47:43   4761] 
[03/12 16:47:43   4762] End: GigaOpt postEco optimization
[03/12 16:47:43   4762] GigaOpt: WNS changes after postEco optimization: -0.837 -> -0.932 (bump = 0.095)
[03/12 16:47:43   4762] Begin: GigaOpt nonLegal postEco optimization
[03/12 16:47:44   4762] Info: 1 clock net  excluded from IPO operation.
[03/12 16:47:44   4762] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:47:44   4762] #spOpts: N=65 
[03/12 16:47:46   4764] *info: 1 clock net excluded
[03/12 16:47:46   4764] *info: 2 special nets excluded.
[03/12 16:47:46   4764] *info: 180 no-driver nets excluded.
[03/12 16:47:47   4766] ** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1712.622 Density 61.36
[03/12 16:47:47   4766] Optimizer WNS Pass 0
[03/12 16:47:47   4766] Active Path Group: reg2reg  
[03/12 16:47:47   4766] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:47   4766] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:47:47   4766] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:47:47   4766] |  -0.932|   -0.932|-1712.622|-1712.622|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:47   4766] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:50   4769] |  -0.929|   -0.929|-1711.900|-1711.900|    61.36%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:50   4769] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:50   4769] |  -0.926|   -0.926|-1711.540|-1711.540|    61.36%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:50   4769] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:53   4771] |  -0.926|   -0.926|-1710.706|-1710.706|    61.37%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:47:53   4771] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:47:53   4771] |  -0.917|   -0.917|-1709.568|-1709.568|    61.37%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:47:53   4771] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 16:47:58   4777] |  -0.914|   -0.914|-1700.067|-1700.067|    61.38%|   0:00:05.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:47:58   4777] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 16:48:01   4780] |  -0.914|   -0.914|-1698.689|-1698.689|    61.39%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:48:01   4780] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 16:48:01   4780] |  -0.914|   -0.914|-1698.184|-1698.184|    61.39%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:48:01   4780] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 16:48:02   4780] |  -0.906|   -0.906|-1696.466|-1696.466|    61.40%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:02   4780] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:10   4789] |  -0.906|   -0.906|-1693.534|-1693.534|    61.41%|   0:00:08.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:10   4789] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:11   4790] |  -0.906|   -0.906|-1693.048|-1693.048|    61.41%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:11   4790] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:12   4791] |  -0.906|   -0.906|-1692.810|-1692.810|    61.44%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:12   4791] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:13   4791] |  -0.906|   -0.906|-1691.234|-1691.234|    61.44%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:13   4791] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:25   4804] |  -0.905|   -0.905|-1690.292|-1690.292|    61.45%|   0:00:12.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:25   4804] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:26   4805] |  -0.905|   -0.905|-1687.380|-1687.380|    61.46%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:26   4805] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:26   4805] |  -0.905|   -0.905|-1687.241|-1687.241|    61.46%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:26   4805] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:26   4805] |  -0.905|   -0.905|-1686.929|-1686.929|    61.46%|   0:00:00.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:26   4805] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:29   4808] |  -0.905|   -0.905|-1686.656|-1686.656|    61.48%|   0:00:03.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:29   4808] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:31   4810] |  -0.905|   -0.905|-1686.517|-1686.517|    61.49%|   0:00:02.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:31   4810] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:32   4810] |  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:32   4810] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:33   4811] |  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:01.0| 1868.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:33   4811] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:33   4811] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:48:33   4811] 
[03/12 16:48:33   4811] *** Finish Core Optimize Step (cpu=0:00:45.3 real=0:00:46.0 mem=1868.4M) ***
[03/12 16:48:33   4811] 
[03/12 16:48:33   4811] *** Finished Optimize Step Cumulative (cpu=0:00:45.4 real=0:00:46.0 mem=1868.4M) ***
[03/12 16:48:33   4811] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1686.511 Density 61.49
[03/12 16:48:33   4812] *** Starting refinePlace (1:20:12 mem=1868.4M) ***
[03/12 16:48:33   4812] Total net bbox length = 1.241e+06 (5.418e+05 6.995e+05) (ext = 4.625e+04)
[03/12 16:48:33   4812] Starting refinePlace ...
[03/12 16:48:33   4812] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:48:33   4812] default core: bins with density >  0.75 = 37.2 % ( 537 / 1444 )
[03/12 16:48:33   4812] Density distribution unevenness ratio = 17.677%
[03/12 16:48:35   4813]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:48:35   4813] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1879.5MB) @(1:20:12 - 1:20:14).
[03/12 16:48:35   4813] Move report: preRPlace moves 2743 insts, mean move: 0.67 um, max move: 5.80 um
[03/12 16:48:35   4813] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0): (597.00, 636.40) --> (594.80, 632.80)
[03/12 16:48:35   4813] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/12 16:48:35   4813] Move report: Detail placement moves 2743 insts, mean move: 0.67 um, max move: 5.80 um
[03/12 16:48:35   4813] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0): (597.00, 636.40) --> (594.80, 632.80)
[03/12 16:48:35   4813] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1879.5MB
[03/12 16:48:35   4813] Statistics of distance of Instance movement in refine placement:
[03/12 16:48:35   4813]   maximum (X+Y) =         5.80 um
[03/12 16:48:35   4813]   inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0) with max move: (597, 636.4) -> (594.8, 632.8)
[03/12 16:48:35   4813]   mean    (X+Y) =         0.67 um
[03/12 16:48:35   4813] Summary Report:
[03/12 16:48:35   4813] Instances move: 2743 (out of 58172 movable)
[03/12 16:48:35   4813] Mean displacement: 0.67 um
[03/12 16:48:35   4813] Max displacement: 5.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20685_0) (597, 636.4) -> (594.8, 632.8)
[03/12 16:48:35   4813] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/12 16:48:35   4813] Total instances moved : 2743
[03/12 16:48:35   4813] Total net bbox length = 1.242e+06 (5.427e+05 6.998e+05) (ext = 4.625e+04)
[03/12 16:48:35   4813] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1879.5MB
[03/12 16:48:35   4813] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1879.5MB) @(1:20:12 - 1:20:14).
[03/12 16:48:35   4813] *** Finished refinePlace (1:20:14 mem=1879.5M) ***
[03/12 16:48:35   4814] Finished re-routing un-routed nets (0:00:00.0 1879.5M)
[03/12 16:48:35   4814] 
[03/12 16:48:35   4814] 
[03/12 16:48:35   4814] Density : 0.6149
[03/12 16:48:35   4814] Max route overflow : 0.0001
[03/12 16:48:35   4814] 
[03/12 16:48:35   4814] 
[03/12 16:48:35   4814] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1879.5M) ***
[03/12 16:48:35   4814] ** GigaOpt Optimizer WNS Slack -0.905 TNS Slack -1686.511 Density 61.49
[03/12 16:48:36   4814] Optimizer WNS Pass 1
[03/12 16:48:36   4814] Active Path Group: reg2reg  
[03/12 16:48:36   4815] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:48:36   4815] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:48:36   4815] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:48:36   4815] |  -0.905|   -0.905|-1686.511|-1686.511|    61.49%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:36   4815] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:46   4825] |  -0.901|   -0.901|-1685.527|-1685.527|    61.50%|   0:00:10.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:46   4825] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:46   4825] |  -0.901|   -0.901|-1685.490|-1685.490|    61.51%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:46   4825] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:46   4825] |  -0.901|   -0.901|-1685.267|-1685.267|    61.51%|   0:00:00.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:46   4825] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:48:57   4835] |  -0.902|   -0.902|-1684.590|-1684.590|    61.53%|   0:00:11.0| 1879.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:48:57   4835] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:00   4839] |  -0.902|   -0.902|-1684.400|-1684.400|    61.55%|   0:00:03.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:00   4839] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:02   4840] |  -0.902|   -0.902|-1684.269|-1684.269|    61.55%|   0:00:02.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:02   4840] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:02   4841] |  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:02   4841] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:02   4841] |  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1889.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:02   4841] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:02   4841] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:49:02   4841] 
[03/12 16:49:02   4841] *** Finish Core Optimize Step (cpu=0:00:26.8 real=0:00:26.0 mem=1889.1M) ***
[03/12 16:49:03   4841] 
[03/12 16:49:03   4841] *** Finished Optimize Step Cumulative (cpu=0:00:26.9 real=0:00:27.0 mem=1889.1M) ***
[03/12 16:49:03   4841] ** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
[03/12 16:49:03   4842] *** Starting refinePlace (1:20:42 mem=1889.1M) ***
[03/12 16:49:03   4842] Total net bbox length = 1.243e+06 (5.430e+05 6.998e+05) (ext = 4.625e+04)
[03/12 16:49:03   4842] Starting refinePlace ...
[03/12 16:49:03   4842] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:49:03   4842] default core: bins with density >  0.75 = 37.2 % ( 537 / 1444 )
[03/12 16:49:03   4842] Density distribution unevenness ratio = 17.683%
[03/12 16:49:05   4843]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:49:05   4843] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1894.4MB) @(1:20:42 - 1:20:44).
[03/12 16:49:05   4843] Move report: preRPlace moves 1758 insts, mean move: 0.60 um, max move: 5.60 um
[03/12 16:49:05   4843] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240): (508.80, 665.20) --> (510.80, 661.60)
[03/12 16:49:05   4843] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/12 16:49:05   4843] wireLenOptFixPriorityInst 0 inst fixed
[03/12 16:49:05   4844] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:49:05   4844] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1894.4MB) @(1:20:44 - 1:20:44).
[03/12 16:49:05   4844] Move report: Detail placement moves 1758 insts, mean move: 0.60 um, max move: 5.60 um
[03/12 16:49:05   4844] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240): (508.80, 665.20) --> (510.80, 661.60)
[03/12 16:49:05   4844] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1894.4MB
[03/12 16:49:05   4844] Statistics of distance of Instance movement in refine placement:
[03/12 16:49:05   4844]   maximum (X+Y) =         5.60 um
[03/12 16:49:05   4844]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240) with max move: (508.8, 665.2) -> (510.8, 661.6)
[03/12 16:49:05   4844]   mean    (X+Y) =         0.60 um
[03/12 16:49:05   4844] Total instances flipped for legalization: 138
[03/12 16:49:05   4844] Summary Report:
[03/12 16:49:05   4844] Instances move: 1758 (out of 58230 movable)
[03/12 16:49:05   4844] Mean displacement: 0.60 um
[03/12 16:49:05   4844] Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U240) (508.8, 665.2) -> (510.8, 661.6)
[03/12 16:49:05   4844] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/12 16:49:05   4844] Total instances moved : 1758
[03/12 16:49:05   4844] Total net bbox length = 1.243e+06 (5.434e+05 7.000e+05) (ext = 4.625e+04)
[03/12 16:49:05   4844] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1894.4MB
[03/12 16:49:05   4844] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1894.4MB) @(1:20:42 - 1:20:44).
[03/12 16:49:05   4844] *** Finished refinePlace (1:20:44 mem=1894.4M) ***
[03/12 16:49:05   4844] Finished re-routing un-routed nets (0:00:00.0 1894.4M)
[03/12 16:49:05   4844] 
[03/12 16:49:05   4844] 
[03/12 16:49:05   4844] Density : 0.6155
[03/12 16:49:05   4844] Max route overflow : 0.0001
[03/12 16:49:05   4844] 
[03/12 16:49:06   4844] 
[03/12 16:49:06   4844] *** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1894.4M) ***
[03/12 16:49:06   4845] ** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
[03/12 16:49:06   4845] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:49:06   4845] Layer 7 has 697 constrained nets 
[03/12 16:49:06   4845] **** End NDR-Layer Usage Statistics ****
[03/12 16:49:06   4845] 
[03/12 16:49:06   4845] *** Finish pre-CTS Setup Fixing (cpu=0:01:20 real=0:01:19 mem=1894.4M) ***
[03/12 16:49:06   4845] 
[03/12 16:49:06   4845] End: GigaOpt nonLegal postEco optimization
[03/12 16:49:07   4846] Design TNS changes after trial route: -1533.815 -> -1684.156
[03/12 16:49:07   4846] Begin: GigaOpt TNS recovery
[03/12 16:49:07   4846] Info: 1 clock net  excluded from IPO operation.
[03/12 16:49:07   4846] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:49:07   4846] #spOpts: N=65 
[03/12 16:49:09   4848] *info: 1 clock net excluded
[03/12 16:49:09   4848] *info: 2 special nets excluded.
[03/12 16:49:09   4848] *info: 180 no-driver nets excluded.
[03/12 16:49:10   4849] ** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -1684.256 Density 61.55
[03/12 16:49:10   4849] Optimizer TNS Opt
[03/12 16:49:11   4849] Active Path Group: reg2reg  
[03/12 16:49:11   4850] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:49:11   4850] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:49:11   4850] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:49:11   4850] |  -0.902|   -0.902|-1684.256|-1684.256|    61.55%|   0:00:00.0| 1894.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:11   4850] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:18   4857] |  -0.902|   -0.902|-1674.460|-1674.460|    61.57%|   0:00:07.0| 1883.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:18   4857] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:19   4858] |  -0.899|   -0.899|-1673.323|-1673.323|    61.58%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:19   4858] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:20   4859] |  -0.899|   -0.899|-1672.817|-1672.817|    61.59%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:20   4859] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:21   4860] |  -0.899|   -0.899|-1672.606|-1672.606|    61.59%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:21   4860] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:49:24   4863] |  -0.899|   -0.899|-1668.911|-1668.911|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:24   4863] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:49:25   4864] |  -0.899|   -0.899|-1667.205|-1667.205|    61.60%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:25   4864] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:49:25   4864] |  -0.899|   -0.899|-1666.994|-1666.994|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:25   4864] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 16:49:28   4867] |  -0.899|   -0.899|-1666.536|-1666.536|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:28   4867] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 16:49:28   4867] |  -0.899|   -0.899|-1666.362|-1666.362|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:28   4867] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 16:49:28   4867] |  -0.899|   -0.899|-1666.264|-1666.264|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:28   4867] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 16:49:31   4870] |  -0.899|   -0.899|-1665.185|-1665.185|    61.60%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:31   4870] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 16:49:31   4870] |  -0.899|   -0.899|-1664.825|-1664.825|    61.60%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:31   4870] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 16:49:32   4871] |  -0.899|   -0.899|-1663.869|-1663.869|    61.60%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:32   4871] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 16:49:32   4871] |  -0.899|   -0.899|-1663.148|-1663.148|    61.61%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:32   4871] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 16:49:33   4872] |  -0.899|   -0.899|-1662.625|-1662.625|    61.61%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:33   4872] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 16:49:33   4872] |  -0.899|   -0.899|-1662.434|-1662.434|    61.61%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:33   4872] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 16:49:36   4875] |  -0.899|   -0.899|-1660.754|-1660.754|    61.61%|   0:00:03.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:36   4875] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 16:49:36   4875] |  -0.899|   -0.899|-1660.505|-1660.505|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:36   4875] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 16:49:37   4876] |  -0.899|   -0.899|-1660.465|-1660.465|    61.61%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:37   4876] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 16:49:37   4876] |  -0.899|   -0.899|-1660.444|-1660.444|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:37   4876] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 16:49:38   4877] |  -0.899|   -0.899|-1658.893|-1658.893|    61.62%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:49:38   4877] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 16:49:39   4878] |  -0.899|   -0.899|-1658.888|-1658.888|    61.62%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:49:39   4878] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/12 16:49:41   4880] |  -0.899|   -0.899|-1658.440|-1658.440|    61.62%|   0:00:02.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:41   4880] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 16:49:41   4880] |  -0.899|   -0.899|-1658.431|-1658.431|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:41   4880] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 16:49:41   4880] |  -0.899|   -0.899|-1658.430|-1658.430|    61.62%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:41   4880] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 16:49:42   4881] |  -0.899|   -0.899|-1655.937|-1655.937|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:42   4881] |        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/12 16:49:43   4882] |  -0.899|   -0.899|-1655.937|-1655.937|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:43   4882] |        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
[03/12 16:49:43   4882] |  -0.899|   -0.899|-1655.802|-1655.802|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:49:43   4882] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:49:43   4882] |  -0.899|   -0.899|-1655.758|-1655.758|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:49:43   4882] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:49:43   4882] |  -0.899|   -0.899|-1655.698|-1655.698|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:49:43   4882] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:49:44   4883] |  -0.899|   -0.899|-1655.642|-1655.642|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:49:44   4883] |        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/12 16:49:44   4883] |  -0.899|   -0.899|-1655.582|-1655.582|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:44   4883] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 16:49:44   4883] |  -0.899|   -0.899|-1655.568|-1655.568|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:44   4883] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 16:49:45   4884] |  -0.899|   -0.899|-1655.114|-1655.114|    61.63%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:45   4884] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 16:49:45   4884] |  -0.899|   -0.899|-1655.109|-1655.109|    61.63%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:45   4884] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 16:49:47   4886] |  -0.899|   -0.899|-1655.165|-1655.165|    61.63%|   0:00:02.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:47   4886] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 16:49:47   4886] |  -0.899|   -0.899|-1654.745|-1654.745|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:47   4886] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 16:49:48   4887] |  -0.899|   -0.899|-1654.536|-1654.536|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:49:48   4887] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:49:48   4887] |  -0.899|   -0.899|-1654.419|-1654.419|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:48   4887] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/12 16:49:49   4888] |  -0.899|   -0.899|-1654.062|-1654.062|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:49   4888] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 16:49:49   4888] |  -0.899|   -0.899|-1653.997|-1653.997|    61.64%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:49   4888] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 16:49:50   4889] |  -0.899|   -0.899|-1653.184|-1653.184|    61.64%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:50   4889] |        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/12 16:49:50   4889] |  -0.899|   -0.899|-1653.167|-1653.167|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:49:50   4889] |        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/12 16:49:51   4890] |  -0.899|   -0.899|-1652.617|-1652.617|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:51   4890] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 16:49:51   4890] |  -0.899|   -0.899|-1652.484|-1652.484|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:51   4890] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 16:49:51   4890] |  -0.899|   -0.899|-1652.482|-1652.482|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:51   4890] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 16:49:52   4891] |  -0.899|   -0.899|-1652.349|-1652.349|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:52   4891] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 16:49:52   4891] |  -0.899|   -0.899|-1652.279|-1652.279|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:52   4891] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 16:49:53   4892] |  -0.899|   -0.899|-1650.808|-1650.808|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:53   4892] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 16:49:53   4892] |  -0.899|   -0.899|-1650.695|-1650.695|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:53   4892] |        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/12 16:49:54   4893] |  -0.899|   -0.899|-1650.637|-1650.637|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:54   4893] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 16:49:54   4893] |  -0.899|   -0.899|-1650.574|-1650.574|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:54   4893] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 16:49:54   4893] |  -0.899|   -0.899|-1650.553|-1650.553|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:54   4893] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:49:55   4894] |  -0.899|   -0.899|-1650.375|-1650.375|    61.65%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:49:55   4894] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:49:55   4894] |  -0.899|   -0.899|-1650.260|-1650.260|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:55   4894] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 16:49:55   4894] |  -0.899|   -0.899|-1650.247|-1650.247|    61.65%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:55   4894] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 16:49:56   4895] |  -0.899|   -0.899|-1649.702|-1649.702|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:56   4895] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:49:56   4895] |  -0.899|   -0.899|-1649.644|-1649.644|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:56   4895] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:49:56   4895] |  -0.899|   -0.899|-1649.459|-1649.459|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:49:56   4895] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 16:49:56   4895] |  -0.899|   -0.899|-1649.445|-1649.445|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:56   4895] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:49:56   4895] |  -0.899|   -0.899|-1649.320|-1649.320|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:56   4895] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:49:57   4896] |  -0.899|   -0.899|-1649.298|-1649.298|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:57   4896] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 16:49:57   4896] |  -0.899|   -0.899|-1649.182|-1649.182|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:57   4896] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:49:57   4896] |  -0.899|   -0.899|-1648.797|-1648.797|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:49:57   4896] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:49:58   4897] |  -0.899|   -0.899|-1648.442|-1648.442|    61.66%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:58   4897] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:58   4897] |  -0.899|   -0.899|-1648.416|-1648.416|    61.66%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:58   4897] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:58   4897] |  -0.899|   -0.899|-1648.395|-1648.395|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:58   4897] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:58   4897] |  -0.899|   -0.899|-1648.318|-1648.318|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:58   4897] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:59   4898] |  -0.899|   -0.899|-1648.267|-1648.267|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:49:59   4898] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:59   4898] |  -0.899|   -0.899|-1648.239|-1648.239|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:59   4898] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:59   4898] |  -0.899|   -0.899|-1648.217|-1648.217|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:49:59   4898] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 16:49:59   4898] |  -0.899|   -0.899|-1648.186|-1648.186|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:49:59   4898] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 16:50:00   4899] |  -0.899|   -0.899|-1648.124|-1648.124|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:00   4899] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 16:50:00   4899] |  -0.899|   -0.899|-1647.981|-1647.981|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:00   4899] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:50:00   4899] |  -0.899|   -0.899|-1647.884|-1647.884|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:00   4899] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:50:00   4899] |  -0.899|   -0.899|-1647.775|-1647.775|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:00   4899] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 16:50:01   4900] |  -0.899|   -0.899|-1647.132|-1647.132|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:01   4900] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:50:01   4900] |  -0.899|   -0.899|-1647.089|-1647.089|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:01   4900] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:50:01   4900] |  -0.899|   -0.899|-1647.079|-1647.079|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:50:01   4900] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 16:50:02   4901] |  -0.899|   -0.899|-1646.905|-1646.905|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:02   4901] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:50:02   4901] |  -0.899|   -0.899|-1646.289|-1646.289|    61.67%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:02   4901] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 16:50:03   4902] |  -0.899|   -0.899|-1646.159|-1646.159|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:03   4902] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:50:04   4903] |  -0.899|   -0.899|-1646.150|-1646.150|    61.67%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:04   4903] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 16:50:04   4903] |  -0.899|   -0.899|-1646.078|-1646.078|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:04   4903] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 16:50:04   4903] |  -0.899|   -0.899|-1645.688|-1645.688|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:04   4903] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:50:04   4903] |  -0.899|   -0.899|-1645.630|-1645.630|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:04   4903] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 16:50:04   4903] |  -0.899|   -0.899|-1645.635|-1645.635|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:04   4903] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1645.179|-1645.179|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1645.089|-1645.089|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1644.882|-1644.882|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1644.849|-1644.849|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1644.750|-1644.750|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 16:50:05   4904] |  -0.899|   -0.899|-1644.650|-1644.650|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:05   4904] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 16:50:06   4905] |  -0.899|   -0.899|-1644.118|-1644.118|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:06   4905] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:50:06   4905] |  -0.899|   -0.899|-1643.386|-1643.386|    61.68%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:06   4905] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 16:50:07   4906] |  -0.899|   -0.899|-1644.003|-1644.003|    61.68%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:50:07   4906] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 16:50:08   4907] |  -0.899|   -0.899|-1643.996|-1643.996|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:50:08   4907] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 16:50:08   4907] |  -0.899|   -0.899|-1643.429|-1643.429|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:08   4907] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:08   4907] |  -0.899|   -0.899|-1642.986|-1642.986|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:08   4907] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:08   4907] |  -0.899|   -0.899|-1642.979|-1642.979|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:08   4907] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:08   4907] |  -0.899|   -0.899|-1642.794|-1642.794|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:08   4907] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 16:50:09   4908] |  -0.899|   -0.899|-1642.420|-1642.420|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:09   4908] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 16:50:09   4908] |  -0.899|   -0.899|-1642.386|-1642.386|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:50:09   4908] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/12 16:50:09   4908] |  -0.899|   -0.899|-1642.036|-1642.036|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:50:09   4908] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:50:10   4909] |  -0.899|   -0.899|-1642.011|-1642.011|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:10   4909] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:10   4909] |  -0.899|   -0.899|-1641.960|-1641.960|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:10   4909] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:10   4909] |  -0.899|   -0.899|-1641.750|-1641.750|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:10   4909] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 16:50:11   4910] |  -0.899|   -0.899|-1641.750|-1641.750|    61.69%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:11   4910] |        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
[03/12 16:50:11   4910] |  -0.899|   -0.899|-1641.758|-1641.758|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:11   4910] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:11   4910] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:11   4910] 
[03/12 16:50:11   4910] *** Finish Core Optimize Step (cpu=0:01:00 real=0:01:00.0 mem=1881.7M) ***
[03/12 16:50:11   4910] 
[03/12 16:50:11   4910] *** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:00.0 mem=1881.7M) ***
[03/12 16:50:11   4910] ** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
[03/12 16:50:11   4910] *** Starting refinePlace (1:21:51 mem=1881.7M) ***
[03/12 16:50:11   4910] Total net bbox length = 1.244e+06 (5.440e+05 7.004e+05) (ext = 4.625e+04)
[03/12 16:50:11   4910] Starting refinePlace ...
[03/12 16:50:11   4910] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:12   4911] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:12   4911] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1881.7MB) @(1:21:51 - 1:21:51).
[03/12 16:50:12   4911] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:12   4911] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1881.7MB
[03/12 16:50:12   4911] Statistics of distance of Instance movement in refine placement:
[03/12 16:50:12   4911]   maximum (X+Y) =         0.00 um
[03/12 16:50:12   4911]   mean    (X+Y) =         0.00 um
[03/12 16:50:12   4911] Summary Report:
[03/12 16:50:12   4911] Instances move: 0 (out of 58348 movable)
[03/12 16:50:12   4911] Mean displacement: 0.00 um
[03/12 16:50:12   4911] Max displacement: 0.00 um 
[03/12 16:50:12   4911] Total instances moved : 0
[03/12 16:50:12   4911] Total net bbox length = 1.244e+06 (5.440e+05 7.004e+05) (ext = 4.625e+04)
[03/12 16:50:12   4911] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1881.7MB
[03/12 16:50:12   4911] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1881.7MB) @(1:21:51 - 1:21:51).
[03/12 16:50:12   4911] *** Finished refinePlace (1:21:51 mem=1881.7M) ***
[03/12 16:50:12   4911] Finished re-routing un-routed nets (0:00:00.0 1881.7M)
[03/12 16:50:12   4911] 
[03/12 16:50:12   4911] 
[03/12 16:50:12   4911] Density : 0.6169
[03/12 16:50:12   4911] Max route overflow : 0.0001
[03/12 16:50:12   4911] 
[03/12 16:50:12   4911] 
[03/12 16:50:12   4911] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1881.7M) ***
[03/12 16:50:13   4912] ** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
[03/12 16:50:13   4912] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:50:13   4912] Layer 7 has 729 constrained nets 
[03/12 16:50:13   4912] **** End NDR-Layer Usage Statistics ****
[03/12 16:50:13   4912] 
[03/12 16:50:13   4912] *** Finish pre-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=1881.7M) ***
[03/12 16:50:13   4912] 
[03/12 16:50:13   4912] End: GigaOpt TNS recovery
[03/12 16:50:13   4912] GigaOpt: WNS changes after routing: -0.837 -> -0.899 (bump = 0.062)
[03/12 16:50:13   4912] Begin: GigaOpt postEco optimization
[03/12 16:50:13   4913] Info: 1 clock net  excluded from IPO operation.
[03/12 16:50:13   4913] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:50:13   4913] #spOpts: N=65 
[03/12 16:50:16   4915] *info: 1 clock net excluded
[03/12 16:50:16   4915] *info: 2 special nets excluded.
[03/12 16:50:16   4915] *info: 180 no-driver nets excluded.
[03/12 16:50:17   4916] ** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -1641.758 Density 61.69
[03/12 16:50:17   4916] Optimizer WNS Pass 0
[03/12 16:50:17   4917] Active Path Group: reg2reg  
[03/12 16:50:17   4917] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:17   4917] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:50:17   4917] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:17   4917] |  -0.899|   -0.899|-1641.758|-1641.758|    61.69%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:17   4917] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:26   4925] |  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:09.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:26   4925] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:26   4925] |  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:26   4925] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:26   4925] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:26   4925] 
[03/12 16:50:26   4925] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:09.0 mem=1881.7M) ***
[03/12 16:50:26   4925] 
[03/12 16:50:26   4925] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:09.0 mem=1881.7M) ***
[03/12 16:50:26   4925] ** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
[03/12 16:50:26   4925] *** Starting refinePlace (1:22:06 mem=1881.7M) ***
[03/12 16:50:26   4925] Total net bbox length = 1.245e+06 (5.442e+05 7.005e+05) (ext = 4.625e+04)
[03/12 16:50:26   4925] Starting refinePlace ...
[03/12 16:50:26   4925] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:27   4926] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:27   4926] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1881.7MB) @(1:22:06 - 1:22:06).
[03/12 16:50:27   4926] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:50:27   4926] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1881.7MB
[03/12 16:50:27   4926] Statistics of distance of Instance movement in refine placement:
[03/12 16:50:27   4926]   maximum (X+Y) =         0.00 um
[03/12 16:50:27   4926]   mean    (X+Y) =         0.00 um
[03/12 16:50:27   4926] Summary Report:
[03/12 16:50:27   4926] Instances move: 0 (out of 58368 movable)
[03/12 16:50:27   4926] Mean displacement: 0.00 um
[03/12 16:50:27   4926] Max displacement: 0.00 um 
[03/12 16:50:27   4926] Total instances moved : 0
[03/12 16:50:27   4926] Total net bbox length = 1.245e+06 (5.442e+05 7.005e+05) (ext = 4.625e+04)
[03/12 16:50:27   4926] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1881.7MB
[03/12 16:50:27   4926] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1881.7MB) @(1:22:06 - 1:22:07).
[03/12 16:50:27   4926] *** Finished refinePlace (1:22:07 mem=1881.7M) ***
[03/12 16:50:27   4926] Finished re-routing un-routed nets (0:00:00.0 1881.7M)
[03/12 16:50:27   4926] 
[03/12 16:50:27   4927] 
[03/12 16:50:27   4927] Density : 0.6170
[03/12 16:50:27   4927] Max route overflow : 0.0001
[03/12 16:50:27   4927] 
[03/12 16:50:27   4927] 
[03/12 16:50:27   4927] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1881.7M) ***
[03/12 16:50:28   4927] ** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
[03/12 16:50:28   4927] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:50:28   4927] Layer 7 has 737 constrained nets 
[03/12 16:50:28   4927] **** End NDR-Layer Usage Statistics ****
[03/12 16:50:28   4927] 
[03/12 16:50:28   4927] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.1 real=0:00:11.0 mem=1881.7M) ***
[03/12 16:50:28   4927] 
[03/12 16:50:28   4927] End: GigaOpt postEco optimization
[03/12 16:50:28   4927] *** Steiner Routed Nets: 1.961%; Threshold: 100; Threshold for Hold: 100
[03/12 16:50:28   4927] Start to check current routing status for nets...
[03/12 16:50:28   4927] Using hname+ instead name for net compare
[03/12 16:50:28   4927] All nets are already routed correctly.
[03/12 16:50:28   4927] End to check current routing status for nets (mem=1847.4M)
[03/12 16:50:28   4927] Begin: GigaOpt Optimization in post-eco TNS mode
[03/12 16:50:28   4928] Info: 1 clock net  excluded from IPO operation.
[03/12 16:50:28   4928] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:50:28   4928] #spOpts: N=65 
[03/12 16:50:28   4928] Core basic site is core
[03/12 16:50:28   4928] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:50:31   4930] *info: 1 clock net excluded
[03/12 16:50:31   4930] *info: 2 special nets excluded.
[03/12 16:50:31   4930] *info: 180 no-driver nets excluded.
[03/12 16:50:32   4931] ** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.601 Density 61.70
[03/12 16:50:32   4931] Optimizer TNS Opt
[03/12 16:50:32   4932] Active Path Group: reg2reg  
[03/12 16:50:32   4932] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:32   4932] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:50:32   4932] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:32   4932] |  -0.893|   -0.893|-1641.601|-1641.601|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:32   4932] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:36   4935] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:04.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:36   4935] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 16:50:36   4936] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:36   4936] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 16:50:37   4936] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:01.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:50:37   4936] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 16:50:37   4937] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:37   4937] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 16:50:37   4937] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:50:37   4937] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 16:50:37   4937] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 16:50:37   4937] |        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
[03/12 16:50:37   4937] |  -0.893|   -0.893|-1641.534|-1641.534|    61.70%|   0:00:00.0| 1881.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:50:37   4937] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:50:37   4937] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:50:37   4937] 
[03/12 16:50:37   4937] *** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1881.7M) ***
[03/12 16:50:37   4937] 
[03/12 16:50:37   4937] *** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=1881.7M) ***
[03/12 16:50:37   4937] ** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -1641.534 Density 61.70
[03/12 16:50:37   4937] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:50:37   4937] Layer 7 has 737 constrained nets 
[03/12 16:50:37   4937] **** End NDR-Layer Usage Statistics ****
[03/12 16:50:37   4937] 
[03/12 16:50:37   4937] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=1881.7M) ***
[03/12 16:50:37   4937] 
[03/12 16:50:37   4937] End: GigaOpt Optimization in post-eco TNS mode
[03/12 16:50:38   4937] **optDesign ... cpu = 1:17:29, real = 1:17:22, mem = 1730.8M, totSessionCpu=1:22:18 **
[03/12 16:50:38   4937] ** Profile ** Start :  cpu=0:00:00.0, mem=1730.8M
[03/12 16:50:38   4938] ** Profile ** Other data :  cpu=0:00:00.1, mem=1730.8M
[03/12 16:50:38   4938] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1738.8M
[03/12 16:50:39   4939] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1738.8M
[03/12 16:50:39   4939] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.893  | -0.893  |  0.000  |
|           TNS (ns):| -1641.5 | -1641.5 |  0.000  |
|    Violating Paths:|  2430   |  2430   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.699%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1738.8M
[03/12 16:50:39   4939] Info: 1 clock net  excluded from IPO operation.
[03/12 16:50:39   4939] 
[03/12 16:50:39   4939] Begin Power Analysis
[03/12 16:50:39   4939] 
[03/12 16:50:40   4939]     0.00V	    VSS
[03/12 16:50:40   4939]     0.90V	    VDD
[03/12 16:50:40   4939] Begin Processing Timing Library for Power Calculation
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] Begin Processing Timing Library for Power Calculation
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] Begin Processing Power Net/Grid for Power Calculation
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)
[03/12 16:50:40   4939] 
[03/12 16:50:40   4939] Begin Processing Timing Window Data for Power Calculation
[03/12 16:50:40   4939] 
[03/12 16:50:40   4940] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)
[03/12 16:50:40   4940] 
[03/12 16:50:40   4940] Begin Processing User Attributes
[03/12 16:50:40   4940] 
[03/12 16:50:40   4940] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.24MB/1413.24MB)
[03/12 16:50:40   4940] 
[03/12 16:50:40   4940] Begin Processing Signal Activity
[03/12 16:50:40   4940] 
[03/12 16:50:43   4943] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1416.19MB/1416.19MB)
[03/12 16:50:43   4943] 
[03/12 16:50:43   4943] Begin Power Computation
[03/12 16:50:43   4943] 
[03/12 16:50:43   4943]       ----------------------------------------------------------
[03/12 16:50:43   4943]       # of cell(s) missing both power/leakage table: 0
[03/12 16:50:43   4943]       # of cell(s) missing power table: 1
[03/12 16:50:43   4943]       # of cell(s) missing leakage table: 0
[03/12 16:50:43   4943]       # of MSMV cell(s) missing power_level: 0
[03/12 16:50:43   4943]       ----------------------------------------------------------
[03/12 16:50:43   4943] CellName                                  Missing Table(s)
[03/12 16:50:43   4943] TIEL                                      internal power, 
[03/12 16:50:43   4943] 
[03/12 16:50:43   4943] 
[03/12 16:50:50   4949] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1416.29MB/1416.29MB)
[03/12 16:50:50   4949] 
[03/12 16:50:50   4949] Begin Processing User Attributes
[03/12 16:50:50   4949] 
[03/12 16:50:50   4949] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.29MB/1416.29MB)
[03/12 16:50:50   4949] 
[03/12 16:50:50   4949] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1416.29MB/1416.29MB)
[03/12 16:50:50   4949] 
[03/12 16:50:52   4952]   Timing Snapshot: (REF)
[03/12 16:50:52   4952]      Weighted WNS: -0.893
[03/12 16:50:52   4952]       All  PG WNS: -0.893
[03/12 16:50:52   4952]       High PG WNS: -0.893
[03/12 16:50:52   4952]       All  PG TNS: -1641.534
[03/12 16:50:52   4952]       High PG TNS: -1641.534
[03/12 16:50:52   4952]          Tran DRV: 0
[03/12 16:50:52   4952]           Cap DRV: 0
[03/12 16:50:52   4952]        Fanout DRV: 0
[03/12 16:50:52   4952]            Glitch: 0
[03/12 16:50:52   4952]    Category Slack: { [L, -0.893] [H, -0.893] }
[03/12 16:50:52   4952] 
[03/12 16:50:52   4952] Begin: Power Optimization
[03/12 16:50:52   4952] PhyDesignGrid: maxLocalDensity 0.98
[03/12 16:50:52   4952] #spOpts: N=65 mergeVia=F 
[03/12 16:50:54   4954] Reclaim Optimization WNS Slack -0.893  TNS Slack -1641.534 Density 61.70
[03/12 16:50:54   4954] +----------+---------+--------+---------+------------+--------+
[03/12 16:50:54   4954] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 16:50:54   4954] +----------+---------+--------+---------+------------+--------+
[03/12 16:50:54   4954] |    61.70%|        -|  -0.893|-1641.534|   0:00:00.0| 1887.6M|
[03/12 16:50:58   4957] |    61.70%|        0|  -0.893|-1641.534|   0:00:04.0| 1887.6M|
[03/12 16:51:21   4981] |    61.70%|       74|  -0.893|-1640.334|   0:00:23.0| 1887.6M|
[03/12 16:52:02   5022] |    61.64%|      220|  -0.893|-1639.782|   0:00:41.0| 1882.1M|
[03/12 16:52:03   5023] |    61.63%|        7|  -0.893|-1639.782|   0:00:01.0| 1882.1M|
[03/12 16:52:04   5023] |    61.63%|        1|  -0.893|-1639.782|   0:00:01.0| 1882.1M|
[03/12 16:52:26   5046] |    61.58%|     3791|  -0.893|-1638.855|   0:00:22.0| 1910.3M|
[03/12 16:52:26   5046] +----------+---------+--------+---------+------------+--------+
[03/12 16:52:26   5046] Reclaim Optimization End WNS Slack -0.893  TNS Slack -1638.855 Density 61.58
[03/12 16:52:26   5046] 
[03/12 16:52:26   5046] ** Summary: Restruct = 228 Buffer Deletion = 0 Declone = 0 Resize = 3837 **
[03/12 16:52:26   5046] --------------------------------------------------------------
[03/12 16:52:26   5046] |                                   | Total     | Sequential |
[03/12 16:52:26   5046] --------------------------------------------------------------
[03/12 16:52:26   5046] | Num insts resized                 |    3277  |       0    |
[03/12 16:52:26   5046] | Num insts undone                  |      45  |       0    |
[03/12 16:52:26   5046] | Num insts Downsized               |     176  |       0    |
[03/12 16:52:26   5046] | Num insts Samesized               |    3101  |       0    |
[03/12 16:52:26   5046] | Num insts Upsized                 |       0  |       0    |
[03/12 16:52:26   5046] | Num multiple commits+uncommits    |     470  |       -    |
[03/12 16:52:26   5046] --------------------------------------------------------------
[03/12 16:52:26   5046] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:52:26   5046] Layer 7 has 737 constrained nets 
[03/12 16:52:26   5046] **** End NDR-Layer Usage Statistics ****
[03/12 16:52:26   5046] ** Finished Core Power Optimization (cpu = 0:01:34) (real = 0:01:34) **
[03/12 16:52:26   5046] Executing incremental physical updates
[03/12 16:52:26   5046] #spOpts: N=65 mergeVia=F 
[03/12 16:52:27   5046] *** Starting refinePlace (1:24:07 mem=1876.0M) ***
[03/12 16:52:27   5046] Total net bbox length = 1.244e+06 (5.446e+05 6.997e+05) (ext = 4.625e+04)
[03/12 16:52:27   5046] default core: bins with density >  0.75 =   38 % ( 548 / 1444 )
[03/12 16:52:27   5046] Density distribution unevenness ratio = 17.818%
[03/12 16:52:27   5046] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1876.0MB) @(1:24:07 - 1:24:07).
[03/12 16:52:27   5046] Starting refinePlace ...
[03/12 16:52:27   5046] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:52:27   5046] default core: bins with density >  0.75 = 37.3 % ( 538 / 1444 )
[03/12 16:52:27   5046] Density distribution unevenness ratio = 17.645%
[03/12 16:52:28   5048]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 16:52:28   5048] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=1876.0MB) @(1:24:07 - 1:24:08).
[03/12 16:52:28   5048] Move report: preRPlace moves 1555 insts, mean move: 0.52 um, max move: 4.80 um
[03/12 16:52:28   5048] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_): (179.00, 436.60) --> (182.00, 438.40)
[03/12 16:52:28   5048] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/12 16:52:28   5048] wireLenOptFixPriorityInst 0 inst fixed
[03/12 16:52:29   5048] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 16:52:29   5048] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1876.0MB) @(1:24:08 - 1:24:09).
[03/12 16:52:29   5048] Move report: Detail placement moves 1555 insts, mean move: 0.52 um, max move: 4.80 um
[03/12 16:52:29   5048] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_): (179.00, 436.60) --> (182.00, 438.40)
[03/12 16:52:29   5048] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1876.0MB
[03/12 16:52:29   5048] Statistics of distance of Instance movement in refine placement:
[03/12 16:52:29   5048]   maximum (X+Y) =         4.80 um
[03/12 16:52:29   5048]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_) with max move: (179, 436.6) -> (182, 438.4)
[03/12 16:52:29   5048]   mean    (X+Y) =         0.52 um
[03/12 16:52:29   5048] Total instances flipped for legalization: 59
[03/12 16:52:29   5048] Summary Report:
[03/12 16:52:29   5048] Instances move: 1555 (out of 58096 movable)
[03/12 16:52:29   5048] Mean displacement: 0.52 um
[03/12 16:52:29   5048] Max displacement: 4.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_) (179, 436.6) -> (182, 438.4)
[03/12 16:52:29   5048] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/12 16:52:29   5048] Total instances moved : 1555
[03/12 16:52:29   5048] Total net bbox length = 1.245e+06 (5.448e+05 6.998e+05) (ext = 4.625e+04)
[03/12 16:52:29   5048] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1876.0MB
[03/12 16:52:29   5048] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=1876.0MB) @(1:24:07 - 1:24:09).
[03/12 16:52:29   5048] *** Finished refinePlace (1:24:09 mem=1876.0M) ***
[03/12 16:52:30   5050]   Timing Snapshot: (TGT)
[03/12 16:52:30   5050]      Weighted WNS: -0.893
[03/12 16:52:30   5050]       All  PG WNS: -0.893
[03/12 16:52:30   5050]       High PG WNS: -0.893
[03/12 16:52:30   5050]       All  PG TNS: -1638.855
[03/12 16:52:30   5050]       High PG TNS: -1638.855
[03/12 16:52:30   5050]          Tran DRV: 0
[03/12 16:52:30   5050]           Cap DRV: 0
[03/12 16:52:30   5050]        Fanout DRV: 0
[03/12 16:52:30   5050]            Glitch: 0
[03/12 16:52:30   5050]    Category Slack: { [L, -0.893] [H, -0.893] }
[03/12 16:52:30   5050] 
[03/12 16:52:30   5050] Checking setup slack degradation ...
[03/12 16:52:30   5050] 
[03/12 16:52:30   5050] Recovery Manager:
[03/12 16:52:30   5050]   Low  Effort WNS Jump: 0.000 (REF: -0.893, TGT: -0.893, Threshold: 0.010) - Skip
[03/12 16:52:30   5050]   High Effort WNS Jump: 0.000 (REF: -0.893, TGT: -0.893, Threshold: 0.010) - Skip
[03/12 16:52:30   5050]   Low  Effort TNS Jump: 0.000 (REF: -1641.534, TGT: -1638.855, Threshold: 50.000) - Skip
[03/12 16:52:30   5050]   High Effort TNS Jump: 0.000 (REF: -1641.534, TGT: -1638.855, Threshold: 50.000) - Skip
[03/12 16:52:30   5050] 
[03/12 16:52:31   5051] Info: 1 clock net  excluded from IPO operation.
[03/12 16:52:31   5051] PhyDesignGrid: maxLocalDensity 0.98
[03/12 16:52:31   5051] #spOpts: N=65 mergeVia=F 
[03/12 16:52:34   5054] Info: 1 clock net  excluded from IPO operation.
[03/12 16:52:36   5055] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:52:36   5055] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:52:36   5055] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:52:36   5055] |  -0.893|   -0.893|-1638.855|-1638.855|    61.58%|   0:00:01.0| 1910.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:52:36   5055] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 16:52:37   5057] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] *** Finish pre-CTS Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1910.3M) ***
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1910.3M) ***
[03/12 16:52:37   5057] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:52:37   5057] Layer 7 has 737 constrained nets 
[03/12 16:52:37   5057] **** End NDR-Layer Usage Statistics ****
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] Begin Power Analysis
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057]     0.00V	    VSS
[03/12 16:52:37   5057]     0.90V	    VDD
[03/12 16:52:37   5057] Begin Processing Timing Library for Power Calculation
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] Begin Processing Timing Library for Power Calculation
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] Begin Processing Power Net/Grid for Power Calculation
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:37   5057] 
[03/12 16:52:37   5057] Begin Processing Timing Window Data for Power Calculation
[03/12 16:52:37   5057] 
[03/12 16:52:38   5058] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:38   5058] 
[03/12 16:52:38   5058] Begin Processing User Attributes
[03/12 16:52:38   5058] 
[03/12 16:52:38   5058] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:38   5058] 
[03/12 16:52:38   5058] Begin Processing Signal Activity
[03/12 16:52:38   5058] 
[03/12 16:52:41   5061] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:41   5061] 
[03/12 16:52:41   5061] Begin Power Computation
[03/12 16:52:41   5061] 
[03/12 16:52:41   5061]       ----------------------------------------------------------
[03/12 16:52:41   5061]       # of cell(s) missing both power/leakage table: 0
[03/12 16:52:41   5061]       # of cell(s) missing power table: 1
[03/12 16:52:41   5061]       # of cell(s) missing leakage table: 0
[03/12 16:52:41   5061]       # of MSMV cell(s) missing power_level: 0
[03/12 16:52:41   5061]       ----------------------------------------------------------
[03/12 16:52:41   5061] CellName                                  Missing Table(s)
[03/12 16:52:41   5061] TIEL                                      internal power, 
[03/12 16:52:41   5061] 
[03/12 16:52:41   5061] 
[03/12 16:52:47   5067] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:47   5067] 
[03/12 16:52:47   5067] Begin Processing User Attributes
[03/12 16:52:47   5067] 
[03/12 16:52:47   5067] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:47   5067] 
[03/12 16:52:47   5067] Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1513.36MB/1513.36MB)
[03/12 16:52:47   5067] 
[03/12 16:52:47   5067] *** Finished Leakage Power Optimization (cpu=0:01:56, real=0:01:55, mem=1731.27M, totSessionCpu=1:24:28).
[03/12 16:52:48   5068] Extraction called for design 'fullchip' of instances=58096 and nets=62327 using extraction engine 'preRoute' .
[03/12 16:52:48   5068] PreRoute RC Extraction called for design fullchip.
[03/12 16:52:48   5068] RC Extraction called in multi-corner(2) mode.
[03/12 16:52:48   5068] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:52:48   5068] RCMode: PreRoute
[03/12 16:52:48   5068]       RC Corner Indexes            0       1   
[03/12 16:52:48   5068] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:52:48   5068] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:52:48   5068] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:52:48   5068] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:52:48   5068] Shrink Factor                : 1.00000
[03/12 16:52:48   5068] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:52:48   5068] Using capacitance table file ...
[03/12 16:52:48   5068] Initializing multi-corner capacitance tables ... 
[03/12 16:52:48   5068] Initializing multi-corner resistance tables ...
[03/12 16:52:48   5068] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1710.051M)
[03/12 16:52:48   5068] doiPBLastSyncSlave
[03/12 16:52:48   5068] #################################################################################
[03/12 16:52:48   5068] # Design Stage: PreRoute
[03/12 16:52:48   5068] # Design Name: fullchip
[03/12 16:52:48   5068] # Design Mode: 65nm
[03/12 16:52:48   5068] # Analysis Mode: MMMC Non-OCV 
[03/12 16:52:48   5068] # Parasitics Mode: No SPEF/RCDB
[03/12 16:52:48   5068] # Signoff Settings: SI Off 
[03/12 16:52:48   5068] #################################################################################
[03/12 16:52:50   5070] AAE_INFO: 1 threads acquired from CTE.
[03/12 16:52:50   5070] Calculate delays in BcWc mode...
[03/12 16:52:51   5071] Topological Sorting (CPU = 0:00:00.1, MEM = 1720.9M, InitMEM = 1712.1M)
[03/12 16:52:57   5077] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 16:52:57   5077] End delay calculation. (MEM=1812.44 CPU=0:00:06.3 REAL=0:00:06.0)
[03/12 16:52:57   5077] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1812.4M) ***
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] Begin Power Analysis
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078]     0.00V	    VSS
[03/12 16:52:58   5078]     0.90V	    VDD
[03/12 16:52:58   5078] Begin Processing Timing Library for Power Calculation
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] Begin Processing Timing Library for Power Calculation
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] Begin Processing Power Net/Grid for Power Calculation
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)
[03/12 16:52:58   5078] 
[03/12 16:52:58   5078] Begin Processing Timing Window Data for Power Calculation
[03/12 16:52:58   5078] 
[03/12 16:52:59   5079] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)
[03/12 16:52:59   5079] 
[03/12 16:52:59   5079] Begin Processing User Attributes
[03/12 16:52:59   5079] 
[03/12 16:52:59   5079] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.49MB/1462.49MB)
[03/12 16:52:59   5079] 
[03/12 16:52:59   5079] Begin Processing Signal Activity
[03/12 16:52:59   5079] 
[03/12 16:53:01   5081] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1464.47MB/1464.47MB)
[03/12 16:53:01   5081] 
[03/12 16:53:01   5081] Begin Power Computation
[03/12 16:53:01   5081] 
[03/12 16:53:01   5081]       ----------------------------------------------------------
[03/12 16:53:01   5081]       # of cell(s) missing both power/leakage table: 0
[03/12 16:53:01   5081]       # of cell(s) missing power table: 1
[03/12 16:53:01   5081]       # of cell(s) missing leakage table: 0
[03/12 16:53:01   5081]       # of MSMV cell(s) missing power_level: 0
[03/12 16:53:01   5081]       ----------------------------------------------------------
[03/12 16:53:01   5081] CellName                                  Missing Table(s)
[03/12 16:53:01   5081] TIEL                                      internal power, 
[03/12 16:53:01   5081] 
[03/12 16:53:01   5081] 
[03/12 16:53:07   5087] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1464.47MB/1464.47MB)
[03/12 16:53:07   5087] 
[03/12 16:53:07   5087] Begin Processing User Attributes
[03/12 16:53:07   5087] 
[03/12 16:53:07   5087] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1464.47MB/1464.47MB)
[03/12 16:53:07   5087] 
[03/12 16:53:07   5087] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1464.47MB/1464.47MB)
[03/12 16:53:07   5087] 
[03/12 16:53:08   5088] <optDesign CMD> Restore Using all VT Cells
[03/12 16:53:08   5088] Reported timing to dir ./timingReports
[03/12 16:53:08   5088] **optDesign ... cpu = 1:19:59, real = 1:19:52, mem = 1727.2M, totSessionCpu=1:24:48 **
[03/12 16:53:08   5088] ** Profile ** Start :  cpu=0:00:00.0, mem=1727.2M
[03/12 16:53:08   5088] ** Profile ** Other data :  cpu=0:00:00.1, mem=1727.3M
[03/12 16:53:09   5089] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1737.3M
[03/12 16:53:10   5090] ** Profile ** Total reports :  cpu=0:00:01.3, mem=1729.3M
[03/12 16:53:11   5091] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1729.3M
[03/12 16:53:11   5091] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.893  | -0.893  |  0.000  |
|           TNS (ns):| -1638.7 | -1638.7 |  0.000  |
|    Violating Paths:|  2430   |  2430   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.581%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1729.3M
[03/12 16:53:11   5091] **optDesign ... cpu = 1:20:02, real = 1:19:55, mem = 1727.2M, totSessionCpu=1:24:51 **
[03/12 16:53:11   5091] *** Finished optDesign ***
[03/12 16:53:11   5091] 
[03/12 16:53:11   5091] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:20:37 real=  1:20:30)
[03/12 16:53:11   5091] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/12 16:53:11   5091] 	OPT_RUNTIME:            reclaim (count = 12): (cpu=  0:03:08 real=  0:03:07)
[03/12 16:53:11   5091] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:06:09 real=  0:06:09)
[03/12 16:53:11   5091] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:05:19 real=  0:05:19)
[03/12 16:53:11   5091] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:12:54 real=  0:12:53)
[03/12 16:53:11   5091] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:12:57 real=  0:12:57)
[03/12 16:53:11   5091] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:47:16 real=  0:47:12)
[03/12 16:53:11   5091] 	OPT_RUNTIME:             wnsOpt (count = 11): (cpu=  0:45:41 real=  0:45:40)
[03/12 16:53:11   5091] 	OPT_RUNTIME:          phyUpdate (count = 15): (cpu=  0:01:22 real=  0:01:18)
[03/12 16:53:11   5091] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:13.7 real=0:00:13.7)
[03/12 16:53:11   5091] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:03:50 real=  0:03:48)
[03/12 16:53:11   5091] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:10 real=  0:02:10)
[03/12 16:53:11   5091] Info: pop threads available for lower-level modules during optimization.
[03/12 16:53:11   5091]  *** Writing scheduling file: 'scheduling_file.cts.8847' ***
[03/12 16:53:11   5091] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/12 16:53:11   5091] **place_opt_design ... cpu = 1:21:53, real = 1:21:46, mem = 1660.7M **
[03/12 16:53:11   5091] *** Finished GigaPlace ***
[03/12 16:53:11   5091] 
[03/12 16:53:11   5091] *** Summary of all messages that are not suppressed in this session:
[03/12 16:53:11   5091] Severity  ID               Count  Summary                                  
[03/12 16:53:11   5091] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/12 16:53:11   5091] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/12 16:53:11   5091] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/12 16:53:11   5091] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/12 16:53:11   5091] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/12 16:53:11   5091] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/12 16:53:11   5091] *** Message Summary: 10 warning(s), 0 error(s)
[03/12 16:53:11   5091] 
[03/12 16:53:11   5091] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/12 16:53:11   5091] #spOpts: N=65 
[03/12 16:53:11   5091] Core basic site is core
[03/12 16:53:11   5091]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/12 16:53:11   5091] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:53:12   5092] *INFO: Adding fillers to top-module.
[03/12 16:53:12   5092] *INFO:   Added 6308 filler insts (cell DCAP32 / prefix FILLER).
[03/12 16:53:12   5092] *INFO:   Added 4558 filler insts (cell DCAP16 / prefix FILLER).
[03/12 16:53:12   5092] *INFO:   Added 7836 filler insts (cell DCAP8 / prefix FILLER).
[03/12 16:53:12   5092] *INFO:   Added 10219 filler insts (cell DCAP4 / prefix FILLER).
[03/12 16:53:12   5092] *INFO:   Added 31630 filler insts (cell DCAP / prefix FILLER).
[03/12 16:53:12   5092] *INFO: Total 60551 filler insts added - prefix FILLER (CPU: 0:00:01.1).
[03/12 16:53:12   5092] For 60551 new insts, 60551 new pwr-pin connections were made to global net 'VDD'.
[03/12 16:53:12   5092] 60551 new gnd-pin connections were made to global net 'VSS'.
[03/12 16:53:12   5092] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/12 16:53:12   5092] For 118647 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/12 16:53:12   5092] 0 new gnd-pin connection was made to global net 'VSS'.
[03/12 16:53:12   5092] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/12 16:53:12   5092] <CMD> saveDesign placement.enc
[03/12 16:53:12   5092] Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
[03/12 16:53:13   5092] Saving AAE Data ...
[03/12 16:53:13   5093] Saving scheduling_file.cts.8847 in placement.enc.dat/scheduling_file.cts
[03/12 16:53:13   5093] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/12 16:53:13   5093] Saving mode setting ...
[03/12 16:53:13   5093] Saving global file ...
[03/12 16:53:13   5093] Saving floorplan file ...
[03/12 16:53:14   5093] Saving Drc markers ...
[03/12 16:53:14   5093] ... No Drc file written since there is no markers found.
[03/12 16:53:14   5093] Saving placement file ...
[03/12 16:53:14   5094] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1660.8M) ***
[03/12 16:53:14   5094] Saving route file ...
[03/12 16:53:16   5094] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=1660.8M) ***
[03/12 16:53:16   5094] Saving DEF file ...
[03/12 16:53:16   5095] Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
[03/12 16:53:16   5095] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 16:53:16   5095] 
[03/12 16:53:16   5095] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 16:53:16   5095] 
[03/12 16:53:16   5095] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/12 16:53:18   5096] Generated self-contained design placement.enc.dat.tmp
[03/12 16:53:18   5096] 
[03/12 16:53:18   5096] *** Summary of all messages that are not suppressed in this session:
[03/12 16:53:18   5096] Severity  ID               Count  Summary                                  
[03/12 16:53:18   5096] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/12 16:53:18   5096] ERROR     IMPOAX-142           2  %s                                       
[03/12 16:53:18   5096] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 16:53:18   5096] 
[03/12 16:53:44   5100] child process exited abnormally
[03/12 16:54:28   5106] <CMD> set_ccopt_property -update_io_latency false
[03/12 16:54:28   5106] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/12 16:54:28   5106] Creating clock tree spec for modes (timing configs): CON
[03/12 16:54:28   5106] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/12 16:54:30   5109] Analyzing clock structure... 
[03/12 16:54:31   5109] Analyzing clock structure done.
[03/12 16:54:31   5110] Wrote: ./constraints/fullchip.ccopt
[03/12 16:54:31   5110] <CMD> ccopt_design
[03/12 16:54:31   5110] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/12 16:54:31   5110] (ccopt_design): create_ccopt_clock_tree_spec
[03/12 16:54:31   5110] Creating clock tree spec for modes (timing configs): CON
[03/12 16:54:31   5110] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/12 16:54:33   5112] Analyzing clock structure... 
[03/12 16:54:34   5112] Analyzing clock structure done.
[03/12 16:54:34   5112] Extracting original clock gating for clk... 
[03/12 16:54:34   5113]   clock_tree clk contains 11824 sinks and 0 clock gates.
[03/12 16:54:34   5113]   Extraction for clk complete.
[03/12 16:54:34   5113] Extracting original clock gating for clk done.
[03/12 16:54:34   5113] Checking clock tree convergence... 
[03/12 16:54:34   5113] Checking clock tree convergence done.
[03/12 16:54:34   5113] Preferred extra space for top nets is 0
[03/12 16:54:34   5113] Preferred extra space for trunk nets is 1
[03/12 16:54:34   5113] Preferred extra space for leaf nets is 1
[03/12 16:54:34   5113] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/12 16:54:34   5113] Set place::cacheFPlanSiteMark to 1
[03/12 16:54:34   5113] Using CCOpt effort low.
[03/12 16:54:34   5113] #spOpts: N=65 
[03/12 16:54:34   5113] Core basic site is core
[03/12 16:54:34   5113] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:54:35   5113] Begin checking placement ... (start mem=1659.4M, init mem=1659.4M)
[03/12 16:54:35   5113] *info: Placed = 118647        
[03/12 16:54:35   5113] *info: Unplaced = 0           
[03/12 16:54:35   5113] Placement Density:98.94%(451194/456030)
[03/12 16:54:35   5113] Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1659.4M)
[03/12 16:54:35   5113] Validating CTS configuration... 
[03/12 16:54:35   5113]   Non-default CCOpt properties:
[03/12 16:54:35   5113]   preferred_extra_space is set for at least one key
[03/12 16:54:35   5113]   route_type is set for at least one key
[03/12 16:54:35   5113]   update_io_latency: 0 (default: true)
[03/12 16:54:35   5113] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/12 16:54:35   5113] #spOpts: N=65 
[03/12 16:54:35   5113] Core basic site is core
[03/12 16:54:35   5113] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:54:35   5114]   Route type trimming info:
[03/12 16:54:35   5114]     No route type modifications were made.
[03/12 16:54:35   5114]   Clock tree balancer configuration for clock_tree clk:
[03/12 16:54:35   5114]   Non-default CCOpt properties for clock tree clk:
[03/12 16:54:35   5114]     route_type (leaf): default_route_type_leaf (default: default)
[03/12 16:54:35   5114]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/12 16:54:35   5114]     route_type (top): default_route_type_nonleaf (default: default)
[03/12 16:54:35   5114]   For power_domain auto-default and effective power_domain auto-default:
[03/12 16:54:35   5114]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/12 16:54:35   5114]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/12 16:54:35   5114]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/12 16:54:35   5114]     Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
[03/12 16:54:35   5114]   Top Routing info:
[03/12 16:54:35   5114]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:35   5114]     Unshielded; Mask Constraint: 0.
[03/12 16:54:35   5114]   Trunk Routing info:
[03/12 16:54:35   5114]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:35   5114]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/12 16:54:35   5114]   Leaf Routing info:
[03/12 16:54:35   5114]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:35   5114]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/12 16:54:35   5114]   Rebuilding timing graph... 
[03/12 16:54:37   5115]   Rebuilding timing graph done.
[03/12 16:54:37   5115]   For timing_corner WC:setup, late:
[03/12 16:54:37   5115]     Slew time target (leaf):    0.105ns
[03/12 16:54:37   5115]     Slew time target (trunk):   0.105ns
[03/12 16:54:37   5115]     Slew time target (top):     0.105ns
[03/12 16:54:37   5115]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/12 16:54:37   5115]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/12 16:54:37   5115]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/12 16:54:37   5116]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/12 16:54:37   5116]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/12 16:54:37   5116]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/12 16:54:38   5116]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/12 16:54:38   5116]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/12 16:54:38   5116]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/12 16:54:38   5116]   Clock tree balancer configuration for skew_group clk/CON:
[03/12 16:54:38   5116]     Sources:                     pin clk
[03/12 16:54:38   5116]     Total number of sinks:       11824
[03/12 16:54:38   5116]     Delay constrained sinks:     11824
[03/12 16:54:38   5116]     Non-leaf sinks:              0
[03/12 16:54:38   5116]     Ignore pins:                 0
[03/12 16:54:38   5116]    Timing corner WC:setup.late:
[03/12 16:54:38   5116]     Skew target:                 0.057ns
[03/12 16:54:38   5116] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:38   5116] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:38   5116] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:38   5116]   
[03/12 16:54:38   5116]   Via Selection for Estimated Routes (rule default):
[03/12 16:54:38   5116]   
[03/12 16:54:38   5116]   ----------------------------------------------------------------
[03/12 16:54:38   5116]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/12 16:54:38   5116]   Range                    (Ohm)    (fF)     (fs)     Only
[03/12 16:54:38   5116]   ----------------------------------------------------------------
[03/12 16:54:38   5116]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/12 16:54:38   5116]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/12 16:54:38   5116]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/12 16:54:38   5116]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/12 16:54:38   5116]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/12 16:54:38   5116]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/12 16:54:38   5116]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/12 16:54:38   5116]   ----------------------------------------------------------------
[03/12 16:54:38   5116]   
[03/12 16:54:38   5116] Validating CTS configuration done.
[03/12 16:54:38   5116] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/12 16:54:38   5116]  * CCOpt property update_io_latency is false
[03/12 16:54:38   5116] 
[03/12 16:54:38   5116] All good
[03/12 16:54:38   5116] Executing ccopt post-processing.
[03/12 16:54:38   5116] Synthesizing clock trees with CCOpt...
[03/12 16:54:38   5116] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 16:54:38   5116] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 16:54:38   5116] [PSP] Started earlyGlobalRoute kernel
[03/12 16:54:38   5116] [PSP] Initial Peak syMemory usage = 1720.6 MB
[03/12 16:54:38   5116] (I)       Reading DB...
[03/12 16:54:38   5117] (I)       congestionReportName   : 
[03/12 16:54:38   5117] (I)       buildTerm2TermWires    : 1
[03/12 16:54:38   5117] (I)       doTrackAssignment      : 1
[03/12 16:54:38   5117] (I)       dumpBookshelfFiles     : 0
[03/12 16:54:38   5117] (I)       numThreads             : 1
[03/12 16:54:38   5117] [NR-eagl] honorMsvRouteConstraint: false
[03/12 16:54:38   5117] (I)       honorPin               : false
[03/12 16:54:38   5117] (I)       honorPinGuide          : true
[03/12 16:54:38   5117] (I)       honorPartition         : false
[03/12 16:54:38   5117] (I)       allowPartitionCrossover: false
[03/12 16:54:38   5117] (I)       honorSingleEntry       : true
[03/12 16:54:38   5117] (I)       honorSingleEntryStrong : true
[03/12 16:54:38   5117] (I)       handleViaSpacingRule   : false
[03/12 16:54:38   5117] (I)       PDConstraint           : none
[03/12 16:54:38   5117] (I)       expBetterNDRHandling   : false
[03/12 16:54:38   5117] [NR-eagl] honorClockSpecNDR      : 0
[03/12 16:54:38   5117] (I)       routingEffortLevel     : 3
[03/12 16:54:38   5117] [NR-eagl] minRouteLayer          : 2
[03/12 16:54:38   5117] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 16:54:38   5117] (I)       numRowsPerGCell        : 1
[03/12 16:54:38   5117] (I)       speedUpLargeDesign     : 0
[03/12 16:54:38   5117] (I)       speedUpBlkViolationClean: 0
[03/12 16:54:38   5117] (I)       multiThreadingTA       : 0
[03/12 16:54:38   5117] (I)       blockedPinEscape       : 1
[03/12 16:54:38   5117] (I)       blkAwareLayerSwitching : 0
[03/12 16:54:38   5117] (I)       betterClockWireModeling: 1
[03/12 16:54:38   5117] (I)       punchThroughDistance   : 500.00
[03/12 16:54:38   5117] (I)       scenicBound            : 1.15
[03/12 16:54:38   5117] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 16:54:38   5117] (I)       source-to-sink ratio   : 0.00
[03/12 16:54:38   5117] (I)       targetCongestionRatioH : 1.00
[03/12 16:54:38   5117] (I)       targetCongestionRatioV : 1.00
[03/12 16:54:38   5117] (I)       layerCongestionRatio   : 0.70
[03/12 16:54:38   5117] (I)       m1CongestionRatio      : 0.10
[03/12 16:54:38   5117] (I)       m2m3CongestionRatio    : 0.70
[03/12 16:54:38   5117] (I)       localRouteEffort       : 1.00
[03/12 16:54:38   5117] (I)       numSitesBlockedByOneVia: 8.00
[03/12 16:54:38   5117] (I)       supplyScaleFactorH     : 1.00
[03/12 16:54:38   5117] (I)       supplyScaleFactorV     : 1.00
[03/12 16:54:38   5117] (I)       highlight3DOverflowFactor: 0.00
[03/12 16:54:38   5117] (I)       doubleCutViaModelingRatio: 0.00
[03/12 16:54:38   5117] (I)       blockTrack             : 
[03/12 16:54:38   5117] (I)       readTROption           : true
[03/12 16:54:38   5117] (I)       extraSpacingBothSide   : false
[03/12 16:54:38   5117] [NR-eagl] numTracksPerClockWire  : 0
[03/12 16:54:38   5117] (I)       routeSelectedNetsOnly  : false
[03/12 16:54:38   5117] (I)       before initializing RouteDB syMemory usage = 1741.6 MB
[03/12 16:54:38   5117] (I)       starting read tracks
[03/12 16:54:38   5117] (I)       build grid graph
[03/12 16:54:38   5117] (I)       build grid graph start
[03/12 16:54:38   5117] [NR-eagl] Layer1 has no routable track
[03/12 16:54:38   5117] [NR-eagl] Layer2 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer3 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer4 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer5 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer6 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer7 has single uniform track structure
[03/12 16:54:38   5117] [NR-eagl] Layer8 has single uniform track structure
[03/12 16:54:38   5117] (I)       build grid graph end
[03/12 16:54:38   5117] (I)       Layer1   numNetMinLayer=61410
[03/12 16:54:38   5117] (I)       Layer2   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       Layer3   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       Layer4   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       Layer5   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       Layer6   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       Layer7   numNetMinLayer=737
[03/12 16:54:38   5117] (I)       Layer8   numNetMinLayer=0
[03/12 16:54:38   5117] (I)       numViaLayers=7
[03/12 16:54:38   5117] (I)       end build via table
[03/12 16:54:38   5117] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 16:54:38   5117] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 16:54:38   5117] (I)       readDataFromPlaceDB
[03/12 16:54:38   5117] (I)       Read net information..
[03/12 16:54:38   5117] [NR-eagl] Read numTotalNets=62147  numIgnoredNets=0
[03/12 16:54:38   5117] (I)       Read testcase time = 0.030 seconds
[03/12 16:54:38   5117] 
[03/12 16:54:38   5117] (I)       totalPins=213092  totalGlobalPin=203259 (95.39%)
[03/12 16:54:38   5117] (I)       Model blockage into capacity
[03/12 16:54:38   5117] (I)       Read numBlocks=51583  numPreroutedWires=0  numCapScreens=0
[03/12 16:54:38   5117] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 16:54:38   5117] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 16:54:38   5117] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 16:54:38   5117] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 16:54:38   5117] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 16:54:38   5117] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 16:54:38   5117] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 16:54:38   5117] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 16:54:38   5117] (I)       Modeling time = 0.050 seconds
[03/12 16:54:38   5117] 
[03/12 16:54:38   5117] (I)       Number of ignored nets = 0
[03/12 16:54:38   5117] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of clock nets = 1.  Ignored: No
[03/12 16:54:38   5117] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 16:54:38   5117] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 16:54:38   5117] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 16:54:38   5117] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 16:54:38   5117] (I)       Before initializing earlyGlobalRoute syMemory usage = 1741.6 MB
[03/12 16:54:38   5117] (I)       Layer1  viaCost=300.00
[03/12 16:54:38   5117] (I)       Layer2  viaCost=100.00
[03/12 16:54:38   5117] (I)       Layer3  viaCost=100.00
[03/12 16:54:38   5117] (I)       Layer4  viaCost=100.00
[03/12 16:54:38   5117] (I)       Layer5  viaCost=100.00
[03/12 16:54:38   5117] (I)       Layer6  viaCost=200.00
[03/12 16:54:38   5117] (I)       Layer7  viaCost=100.00
[03/12 16:54:38   5117] (I)       ---------------------Grid Graph Info--------------------
[03/12 16:54:38   5117] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 16:54:38   5117] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 16:54:38   5117] (I)       Site Width          :   400  (dbu)
[03/12 16:54:38   5117] (I)       Row Height          :  3600  (dbu)
[03/12 16:54:38   5117] (I)       GCell Width         :  3600  (dbu)
[03/12 16:54:38   5117] (I)       GCell Height        :  3600  (dbu)
[03/12 16:54:38   5117] (I)       grid                :   386   386     8
[03/12 16:54:38   5117] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 16:54:38   5117] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 16:54:38   5117] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 16:54:38   5117] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 16:54:38   5117] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 16:54:38   5117] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 16:54:38   5117] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 16:54:38   5117] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 16:54:38   5117] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 16:54:38   5117] (I)       --------------------------------------------------------
[03/12 16:54:38   5117] 
[03/12 16:54:38   5117] [NR-eagl] ============ Routing rule table ============
[03/12 16:54:38   5117] [NR-eagl] Rule id 0. Nets 62147 
[03/12 16:54:38   5117] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 16:54:38   5117] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 16:54:38   5117] [NR-eagl] ========================================
[03/12 16:54:38   5117] [NR-eagl] 
[03/12 16:54:38   5117] (I)       After initializing earlyGlobalRoute syMemory usage = 1741.6 MB
[03/12 16:54:38   5117] (I)       Loading and dumping file time : 0.60 seconds
[03/12 16:54:38   5117] (I)       ============= Initialization =============
[03/12 16:54:39   5117] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 16:54:39   5117] [NR-eagl] Layer group 1: route 737 net(s) in layer range [7, 8]
[03/12 16:54:39   5117] (I)       ============  Phase 1a Route ============
[03/12 16:54:39   5117] (I)       Phase 1a runs 0.01 seconds
[03/12 16:54:39   5117] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/12 16:54:39   5117] (I)       Usage: 88532 = (36416 H, 52116 V) = (10.86% H, 15.54% V) = (6.555e+04um H, 9.381e+04um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1b Route ============
[03/12 16:54:39   5117] (I)       Phase 1b runs 0.01 seconds
[03/12 16:54:39   5117] (I)       Usage: 88670 = (36489 H, 52181 V) = (10.88% H, 15.56% V) = (6.568e+04um H, 9.393e+04um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.38% V. EstWL: 1.596060e+05um
[03/12 16:54:39   5117] (I)       ============  Phase 1c Route ============
[03/12 16:54:39   5117] (I)       Level2 Grid: 78 x 78
[03/12 16:54:39   5117] (I)       Phase 1c runs 0.00 seconds
[03/12 16:54:39   5117] (I)       Usage: 88674 = (36492 H, 52182 V) = (10.88% H, 15.56% V) = (6.569e+04um H, 9.393e+04um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1d Route ============
[03/12 16:54:39   5117] (I)       Phase 1d runs 0.00 seconds
[03/12 16:54:39   5117] (I)       Usage: 88674 = (36492 H, 52182 V) = (10.88% H, 15.56% V) = (6.569e+04um H, 9.393e+04um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1e Route ============
[03/12 16:54:39   5117] (I)       Phase 1e runs 0.00 seconds
[03/12 16:54:39   5117] (I)       Usage: 88674 = (36492 H, 52182 V) = (10.88% H, 15.56% V) = (6.569e+04um H, 9.393e+04um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.27% V. EstWL: 1.596132e+05um
[03/12 16:54:39   5117] [NR-eagl] 
[03/12 16:54:39   5117] (I)       dpBasedLA: time=0.01  totalOF=17198  totalVia=78500  totalWL=88651  total(Via+WL)=167151 
[03/12 16:54:39   5117] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 16:54:39   5117] [NR-eagl] Layer group 2: route 61410 net(s) in layer range [2, 8]
[03/12 16:54:39   5117] (I)       ============  Phase 1a Route ============
[03/12 16:54:39   5117] (I)       Phase 1a runs 0.17 seconds
[03/12 16:54:39   5117] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/12 16:54:39   5117] (I)       Usage: 814758 = (365469 H, 449289 V) = (12.53% H, 12.34% V) = (6.578e+05um H, 8.087e+05um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1b Route ============
[03/12 16:54:39   5117] (I)       Phase 1b runs 0.04 seconds
[03/12 16:54:39   5117] (I)       Usage: 814883 = (365565 H, 449318 V) = (12.53% H, 12.34% V) = (6.580e+05um H, 8.088e+05um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 1.307176e+06um
[03/12 16:54:39   5117] (I)       ============  Phase 1c Route ============
[03/12 16:54:39   5117] (I)       Level2 Grid: 78 x 78
[03/12 16:54:39   5117] (I)       Phase 1c runs 0.02 seconds
[03/12 16:54:39   5117] (I)       Usage: 814883 = (365565 H, 449318 V) = (12.53% H, 12.34% V) = (6.580e+05um H, 8.088e+05um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1d Route ============
[03/12 16:54:39   5117] (I)       Phase 1d runs 0.05 seconds
[03/12 16:54:39   5117] (I)       Usage: 814922 = (365584 H, 449338 V) = (12.53% H, 12.34% V) = (6.581e+05um H, 8.088e+05um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] (I)       ============  Phase 1e Route ============
[03/12 16:54:39   5117] (I)       Phase 1e runs 0.00 seconds
[03/12 16:54:39   5117] (I)       Usage: 814922 = (365584 H, 449338 V) = (12.53% H, 12.34% V) = (6.581e+05um H, 8.088e+05um V)
[03/12 16:54:39   5117] (I)       
[03/12 16:54:39   5117] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 1.307246e+06um
[03/12 16:54:39   5117] [NR-eagl] 
[03/12 16:54:39   5118] (I)       dpBasedLA: time=0.19  totalOF=27221  totalVia=395616  totalWL=726208  total(Via+WL)=1121824 
[03/12 16:54:39   5118] (I)       ============  Phase 1l Route ============
[03/12 16:54:39   5118] (I)       Total Global Routing Runtime: 0.92 seconds
[03/12 16:54:39   5118] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 16:54:39   5118] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 16:54:39   5118] (I)       
[03/12 16:54:39   5118] (I)       ============= track Assignment ============
[03/12 16:54:39   5118] (I)       extract Global 3D Wires
[03/12 16:54:39   5118] (I)       Extract Global WL : time=0.03
[03/12 16:54:39   5118] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 16:54:39   5118] (I)       Initialization real time=0.01 seconds
[03/12 16:54:40   5119] (I)       Kernel real time=0.73 seconds
[03/12 16:54:40   5119] (I)       End Greedy Track Assignment
[03/12 16:54:40   5119] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 212761
[03/12 16:54:40   5119] [NR-eagl] Layer2(M2)(V) length: 4.223097e+05um, number of vias: 303103
[03/12 16:54:40   5119] [NR-eagl] Layer3(M3)(H) length: 4.650590e+05um, number of vias: 31934
[03/12 16:54:40   5119] [NR-eagl] Layer4(M4)(V) length: 1.835262e+05um, number of vias: 22170
[03/12 16:54:40   5119] [NR-eagl] Layer5(M5)(H) length: 1.461471e+05um, number of vias: 18419
[03/12 16:54:40   5119] [NR-eagl] Layer6(M6)(V) length: 1.263475e+05um, number of vias: 10953
[03/12 16:54:40   5119] [NR-eagl] Layer7(M7)(H) length: 6.803700e+04um, number of vias: 13567
[03/12 16:54:40   5119] [NR-eagl] Layer8(M8)(V) length: 9.831773e+04um, number of vias: 0
[03/12 16:54:40   5119] [NR-eagl] Total length: 1.509744e+06um, number of vias: 612907
[03/12 16:54:40   5119] [NR-eagl] End Peak syMemory usage = 1701.5 MB
[03/12 16:54:40   5119] [NR-eagl] Early Global Router Kernel+IO runtime : 2.73 seconds
[03/12 16:54:41   5119] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/12 16:54:41   5119] #spOpts: N=65 
[03/12 16:54:41   5119] Core basic site is core
[03/12 16:54:41   5119] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:54:41   5119] Validating CTS configuration... 
[03/12 16:54:41   5119]   Non-default CCOpt properties:
[03/12 16:54:41   5119]   cts_merge_clock_gates is set for at least one key
[03/12 16:54:41   5119]   cts_merge_clock_logic is set for at least one key
[03/12 16:54:41   5119]   preferred_extra_space is set for at least one key
[03/12 16:54:41   5119]   route_type is set for at least one key
[03/12 16:54:41   5119]   update_io_latency: 0 (default: true)
[03/12 16:54:41   5119]   Route type trimming info:
[03/12 16:54:41   5119]     No route type modifications were made.
[03/12 16:54:41   5119]   Clock tree balancer configuration for clock_tree clk:
[03/12 16:54:41   5119]   Non-default CCOpt properties for clock tree clk:
[03/12 16:54:41   5119]     cts_merge_clock_gates: true (default: false)
[03/12 16:54:41   5119]     cts_merge_clock_logic: true (default: false)
[03/12 16:54:41   5119]     route_type (leaf): default_route_type_leaf (default: default)
[03/12 16:54:41   5119]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/12 16:54:41   5119]     route_type (top): default_route_type_nonleaf (default: default)
[03/12 16:54:41   5119]   For power_domain auto-default and effective power_domain auto-default:
[03/12 16:54:41   5119]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/12 16:54:41   5119]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/12 16:54:41   5119]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/12 16:54:41   5119]     Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
[03/12 16:54:41   5119]   Top Routing info:
[03/12 16:54:41   5119]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:41   5119]     Unshielded; Mask Constraint: 0.
[03/12 16:54:41   5119]   Trunk Routing info:
[03/12 16:54:41   5119]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:41   5119]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/12 16:54:41   5119]   Leaf Routing info:
[03/12 16:54:41   5119]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/12 16:54:41   5119]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/12 16:54:41   5119] Updating RC grid for preRoute extraction ...
[03/12 16:54:41   5119] Initializing multi-corner capacitance tables ... 
[03/12 16:54:41   5119] Initializing multi-corner resistance tables ...
[03/12 16:54:41   5120]   Rebuilding timing graph... 
[03/12 16:54:42   5120]   Rebuilding timing graph done.
[03/12 16:54:42   5120]   For timing_corner WC:setup, late:
[03/12 16:54:42   5120]     Slew time target (leaf):    0.105ns
[03/12 16:54:42   5120]     Slew time target (trunk):   0.105ns
[03/12 16:54:42   5120]     Slew time target (top):     0.105ns
[03/12 16:54:42   5120]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/12 16:54:42   5120]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/12 16:54:42   5120]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/12 16:54:42   5120]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/12 16:54:42   5120]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/12 16:54:42   5120]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/12 16:54:42   5120]   Clock tree balancer configuration for skew_group clk/CON:
[03/12 16:54:42   5120]     Sources:                     pin clk
[03/12 16:54:42   5120]     Total number of sinks:       11824
[03/12 16:54:42   5120]     Delay constrained sinks:     11824
[03/12 16:54:42   5120]     Non-leaf sinks:              0
[03/12 16:54:42   5120]     Ignore pins:                 0
[03/12 16:54:42   5120]    Timing corner WC:setup.late:
[03/12 16:54:42   5120]     Skew target:                 0.057ns
[03/12 16:54:42   5120] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:42   5120] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:42   5120] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/12 16:54:42   5121]   
[03/12 16:54:42   5121]   Via Selection for Estimated Routes (rule default):
[03/12 16:54:42   5121]   
[03/12 16:54:42   5121]   ----------------------------------------------------------------
[03/12 16:54:42   5121]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/12 16:54:42   5121]   Range                    (Ohm)    (fF)     (fs)     Only
[03/12 16:54:42   5121]   ----------------------------------------------------------------
[03/12 16:54:42   5121]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/12 16:54:42   5121]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/12 16:54:42   5121]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/12 16:54:42   5121]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/12 16:54:42   5121]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/12 16:54:42   5121]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/12 16:54:42   5121]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/12 16:54:42   5121]   ----------------------------------------------------------------
[03/12 16:54:42   5121]   
[03/12 16:54:42   5121] Validating CTS configuration done.
[03/12 16:54:42   5121] Adding driver cell for primary IO roots...
[03/12 16:54:42   5121] Maximizing clock DAG abstraction... 
[03/12 16:54:42   5121] Maximizing clock DAG abstraction done.
[03/12 16:54:42   5121] Synthesizing clock trees... #spOpts: N=65 
[03/12 16:54:42   5121] 
[03/12 16:54:42   5121]   Merging duplicate siblings in DAG... 
[03/12 16:54:42   5121]     Resynthesising clock tree into netlist... 
[03/12 16:54:42   5121]     Resynthesising clock tree into netlist done.
[03/12 16:54:42   5121]     Summary of the merge of duplicate siblings
[03/12 16:54:42   5121]     
[03/12 16:54:42   5121]     ----------------------------------------------------------
[03/12 16:54:42   5121]     Description                          Number of occurrences
[03/12 16:54:42   5121]     ----------------------------------------------------------
[03/12 16:54:42   5121]     Total clock gates                              0
[03/12 16:54:42   5121]     Globally unique enables                        0
[03/12 16:54:42   5121]     Potentially mergeable clock gates              0
[03/12 16:54:42   5121]     Actually merged                                0
[03/12 16:54:42   5121]     ----------------------------------------------------------
[03/12 16:54:42   5121]     
[03/12 16:54:42   5121]     
[03/12 16:54:42   5121]     Disconnecting clock tree from netlist... 
[03/12 16:54:42   5121]     Disconnecting clock tree from netlist done.
[03/12 16:54:42   5121]   Merging duplicate siblings in DAG done.
[03/12 16:54:42   5121]   Clustering... 
[03/12 16:54:42   5121]     Clock DAG stats before clustering:
[03/12 16:54:42   5121]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/12 16:54:42   5121]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/12 16:54:42   5121]     Clustering clock_tree clk... 
[03/12 16:54:43   5121]       Creating channel graph for ccopt_3_8... 
[03/12 16:54:43   5121]       Creating channel graph for ccopt_3_8 done.
[03/12 16:54:43   5121]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/12 16:54:43   5121]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/12 16:54:43   5122]       Rebuilding timing graph... 
[03/12 16:54:43   5122]       Rebuilding timing graph done.
[03/12 16:54:57   5135]     Clustering clock_tree clk done.
[03/12 16:54:57   5135]     Clock DAG stats after bottom-up phase:
[03/12 16:54:57   5135]       cell counts    : b=228, i=0, cg=0, l=0, total=228
[03/12 16:54:57   5135]       cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
[03/12 16:54:57   5135]     Legalizing clock trees... 
[03/12 16:54:57   5135]       Resynthesising clock tree into netlist... 
[03/12 16:54:57   5136]       Resynthesising clock tree into netlist done.
[03/12 16:54:57   5136] #spOpts: N=65 
[03/12 16:54:57   5136] *** Starting refinePlace (1:25:36 mem=1738.3M) ***
[03/12 16:54:57   5136] Total net bbox length = 1.266e+06 (5.559e+05 7.106e+05) (ext = 4.632e+04)
[03/12 16:54:57   5136] Starting refinePlace ...
[03/12 16:54:57   5136] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/12 16:54:57   5136] Type 'man IMPSP-2002' for more detail.
[03/12 16:54:57   5136] Total net bbox length = 1.266e+06 (5.559e+05 7.106e+05) (ext = 4.632e+04)
[03/12 16:54:57   5136] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1738.3MB
[03/12 16:54:57   5136] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1738.3MB) @(1:25:36 - 1:25:37).
[03/12 16:54:57   5136] *** Finished refinePlace (1:25:37 mem=1738.3M) ***
[03/12 16:54:58   5136] #spOpts: N=65 
[03/12 16:54:58   5136]       Disconnecting clock tree from netlist... 
[03/12 16:54:58   5136]       Disconnecting clock tree from netlist done.
[03/12 16:54:58   5137] #spOpts: N=65 
[03/12 16:54:58   5137]       Rebuilding timing graph... 
[03/12 16:54:58   5137]       Rebuilding timing graph done.
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]       Clock tree legalization - Histogram:
[03/12 16:54:59   5138]       ====================================
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]       --------------------------------
[03/12 16:54:59   5138]       Movement (um)    Number of cells
[03/12 16:54:59   5138]       --------------------------------
[03/12 16:54:59   5138]       [0.6,1.462)             1
[03/12 16:54:59   5138]       [1.462,2.324)           1
[03/12 16:54:59   5138]       [2.324,3.186)           2
[03/12 16:54:59   5138]       [3.186,4.048)          14
[03/12 16:54:59   5138]       [4.048,4.91)            1
[03/12 16:54:59   5138]       [4.91,5.772)            4
[03/12 16:54:59   5138]       [5.772,6.634)           8
[03/12 16:54:59   5138]       [6.634,7.496)           4
[03/12 16:54:59   5138]       [7.496,8.358)           5
[03/12 16:54:59   5138]       [8.358,9.22)            1
[03/12 16:54:59   5138]       --------------------------------
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]       Clock tree legalization - Top 10 Movements:
[03/12 16:54:59   5138]       ===========================================
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:54:59   5138]       Movement (um)    Desired              Achieved             Node
[03/12 16:54:59   5138]                        location             location             
[03/12 16:54:59   5138]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:54:59   5138]           9.22         (230.692,227.083)    (230.107,235.718)    ccl clock buffer, uid:A34690 (a lib_cell CKBD16) at (227.600,235.000), in power domain auto-default
[03/12 16:54:59   5138]           7.95         (576.492,227.083)    (574.308,221.317)    ccl clock buffer, uid:A34afa (a lib_cell CKBD16) at (571.800,220.600), in power domain auto-default
[03/12 16:54:59   5138]           7.82         (134.907,354.517)    (137.692,349.483)    ccl clock buffer, uid:A34edc (a lib_cell CKBD16) at (134.600,348.400), in power domain auto-default
[03/12 16:54:59   5138]           7.6          (424.293,317.082)    (416.692,317.082)    ccl clock buffer, uid:A34afd (a lib_cell CKBD16) at (413.600,316.000), in power domain auto-default
[03/12 16:54:59   5138]           7.6          (158.708,354.517)    (151.107,354.517)    ccl clock buffer, uid:A347f9 (a lib_cell CKBD16) at (148.600,353.800), in power domain auto-default
[03/12 16:54:59   5138]           7.6          (576.492,227.083)    (584.092,227.083)    ccl clock buffer, uid:A34ade (a lib_cell CKBD16) at (581.000,226.000), in power domain auto-default
[03/12 16:54:59   5138]           7.4          (213.107,487.717)    (213.308,480.517)    ccl clock buffer, uid:A34ec6 (a lib_cell CKBD16) at (210.800,479.800), in power domain auto-default
[03/12 16:54:59   5138]           7.2          (230.692,227.083)    (230.692,219.882)    ccl clock buffer, uid:A346b3 (a lib_cell CKBD16) at (227.600,218.800), in power domain auto-default
[03/12 16:54:59   5138]           7.2          (213.107,487.717)    (213.107,494.917)    ccl clock buffer, uid:A34ff1 (a lib_cell CKBD16) at (210.600,494.200), in power domain auto-default
[03/12 16:54:59   5138]           6.8          (156.507,282.517)    (153.308,278.918)    ccl clock buffer, uid:A3469c (a lib_cell CKBD16) at (150.800,278.200), in power domain auto-default
[03/12 16:54:59   5138]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:54:59   5138]       
[03/12 16:54:59   5138]     Legalizing clock trees done.
[03/12 16:55:00   5139]     Clock DAG stats after 'Clustering':
[03/12 16:55:00   5139]       cell counts    : b=228, i=0, cg=0, l=0, total=228
[03/12 16:55:00   5139]       cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
[03/12 16:55:00   5139]       gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
[03/12 16:55:00   5139]       wire capacitance : top=0.000pF, trunk=1.322pF, leaf=9.767pF, total=11.090pF
[03/12 16:55:00   5139]       wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
[03/12 16:55:00   5139]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:00   5139]     Clock DAG net violations after 'Clustering':none
[03/12 16:55:00   5139]     Clock tree state after 'Clustering':
[03/12 16:55:00   5139]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:00   5139]       skew_group clk/CON: insertion delay [min=0.497, max=0.604, avg=0.564, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.543, 0.572, 0.600}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
[03/12 16:55:00   5139]     Clock network insertion delays are now [0.497ns, 0.604ns] average 0.564ns std.dev 0.023ns
[03/12 16:55:00   5139]   Clustering done.
[03/12 16:55:00   5139]   Resynthesising clock tree into netlist... 
[03/12 16:55:01   5139]   Resynthesising clock tree into netlist done.
[03/12 16:55:01   5139]   Updating congestion map to accurately time the clock tree... 
[03/12 16:55:01   5140]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118875 and nets=66425 using extraction engine 'preRoute' .
[03/12 16:55:01   5140] PreRoute RC Extraction called for design fullchip.
[03/12 16:55:01   5140] RC Extraction called in multi-corner(2) mode.
[03/12 16:55:01   5140] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:55:01   5140] RCMode: PreRoute
[03/12 16:55:01   5140]       RC Corner Indexes            0       1   
[03/12 16:55:01   5140] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:55:01   5140] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:01   5140] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:01   5140] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:01   5140] Shrink Factor                : 1.00000
[03/12 16:55:01   5140] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:55:01   5140] Using capacitance table file ...
[03/12 16:55:01   5140] Updating RC grid for preRoute extraction ...
[03/12 16:55:01   5140] Initializing multi-corner capacitance tables ... 
[03/12 16:55:01   5140] Initializing multi-corner resistance tables ...
[03/12 16:55:02   5141] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1673.035M)
[03/12 16:55:02   5141] 
[03/12 16:55:02   5141]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/12 16:55:02   5141]   Updating congestion map to accurately time the clock tree done.
[03/12 16:55:02   5141]   Disconnecting clock tree from netlist... 
[03/12 16:55:02   5141]   Disconnecting clock tree from netlist done.
[03/12 16:55:02   5141]   Rebuilding timing graph... 
[03/12 16:55:02   5141]   Rebuilding timing graph done.
[03/12 16:55:03   5142]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/12 16:55:03   5142]   Rebuilding timing graph   cell counts    : b=228, i=0, cg=0, l=0, total=228
[03/12 16:55:03   5142]   Rebuilding timing graph   cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
[03/12 16:55:03   5142]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
[03/12 16:55:03   5142]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
[03/12 16:55:03   5142]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
[03/12 16:55:03   5142]   Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:03   5142]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/12 16:55:03   5142]   Clock tree state After congestion update:
[03/12 16:55:03   5142]     clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:03   5142]     skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
[03/12 16:55:03   5142]   Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
[03/12 16:55:03   5142]   Fixing clock tree slew time and max cap violations... 
[03/12 16:55:04   5142]     Fixing clock tree overload: 
[03/12 16:55:04   5142]     Fixing clock tree overload: .
[03/12 16:55:04   5142]     Fixing clock tree overload: ..
[03/12 16:55:04   5142]     Fixing clock tree overload: ...
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% 
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% .
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ..
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ...
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% 
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% .
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ..
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ...
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:55:04   5142]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:55:04   5142]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/12 16:55:04   5142]       cell counts    : b=228, i=0, cg=0, l=0, total=228
[03/12 16:55:04   5142]       cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
[03/12 16:55:04   5142]       gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
[03/12 16:55:04   5142]       wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
[03/12 16:55:04   5142]       wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
[03/12 16:55:04   5142]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:04   5142]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/12 16:55:04   5142]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/12 16:55:04   5142]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:04   5143]       skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
[03/12 16:55:04   5143]     Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
[03/12 16:55:04   5143]   Fixing clock tree slew time and max cap violations done.
[03/12 16:55:04   5143]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/12 16:55:04   5143]     Fixing clock tree overload: 
[03/12 16:55:04   5143]     Fixing clock tree overload: .
[03/12 16:55:04   5143]     Fixing clock tree overload: ..
[03/12 16:55:04   5143]     Fixing clock tree overload: ...
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% 
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% .
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ..
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ...
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% 
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% .
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ..
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ...
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:55:04   5143]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:55:04   5143]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/12 16:55:04   5143]       cell counts    : b=228, i=0, cg=0, l=0, total=228
[03/12 16:55:04   5143]       cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
[03/12 16:55:04   5143]       gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.037pF, total=12.291pF
[03/12 16:55:04   5143]       wire capacitance : top=0.000pF, trunk=1.328pF, leaf=9.795pF, total=11.124pF
[03/12 16:55:04   5143]       wire lengths   : top=0.000um, trunk=8266.640um, leaf=51741.370um, total=60008.010um
[03/12 16:55:04   5143]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:04   5143]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/12 16:55:04   5143]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/12 16:55:04   5143]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:04   5143]       skew_group clk/CON: insertion delay [min=0.498, max=0.605, avg=0.565, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.544, 0.572, 0.601}] (wid=0.076 ws=0.038) (gid=0.545 gs=0.089)
[03/12 16:55:04   5143]     Clock network insertion delays are now [0.498ns, 0.605ns] average 0.565ns std.dev 0.023ns
[03/12 16:55:04   5143]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/12 16:55:04   5143]   Removing unnecessary root buffering... 
[03/12 16:55:05   5143]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/12 16:55:05   5143]       cell counts    : b=227, i=0, cg=0, l=0, total=227
[03/12 16:55:05   5143]       cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
[03/12 16:55:05   5143]       gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
[03/12 16:55:05   5143]       wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
[03/12 16:55:05   5143]       wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
[03/12 16:55:05   5143]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:05   5143]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/12 16:55:05   5143]     Clock tree state after 'Removing unnecessary root buffering':
[03/12 16:55:05   5143]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:05   5144]       skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
[03/12 16:55:05   5144]     Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
[03/12 16:55:05   5144]   Removing unnecessary root buffering done.
[03/12 16:55:05   5144]   Equalizing net lengths... 
[03/12 16:55:05   5144]     Clock DAG stats after 'Equalizing net lengths':
[03/12 16:55:05   5144]       cell counts    : b=227, i=0, cg=0, l=0, total=227
[03/12 16:55:05   5144]       cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
[03/12 16:55:05   5144]       gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
[03/12 16:55:05   5144]       wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
[03/12 16:55:05   5144]       wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
[03/12 16:55:05   5144]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:05   5144]     Clock DAG net violations after 'Equalizing net lengths':none
[03/12 16:55:05   5144]     Clock tree state after 'Equalizing net lengths':
[03/12 16:55:05   5144]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:05   5144]       skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
[03/12 16:55:05   5144]     Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
[03/12 16:55:05   5144]   Equalizing net lengths done.
[03/12 16:55:05   5144]   Reducing insertion delay 1... 
[03/12 16:55:05   5144]     Clock DAG stats after 'Reducing insertion delay 1':
[03/12 16:55:05   5144]       cell counts    : b=227, i=0, cg=0, l=0, total=227
[03/12 16:55:05   5144]       cell areas     : b=2288.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2288.160um^2
[03/12 16:55:05   5144]       gate capacitance : top=0.000pF, trunk=1.248pF, leaf=11.037pF, total=12.286pF
[03/12 16:55:05   5144]       wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.795pF, total=11.121pF
[03/12 16:55:05   5144]       wire lengths   : top=0.000um, trunk=8261.320um, leaf=51741.370um, total=60002.690um
[03/12 16:55:05   5144]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:05   5144]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/12 16:55:05   5144]     Clock tree state after 'Reducing insertion delay 1':
[03/12 16:55:05   5144]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:06   5144]       skew_group clk/CON: insertion delay [min=0.435, max=0.542, avg=0.502, sd=0.023], skew [0.107 vs 0.057*, 84.9% {0.480, 0.509, 0.538}] (wid=0.066 ws=0.038) (gid=0.493 gs=0.089)
[03/12 16:55:06   5144]     Clock network insertion delays are now [0.435ns, 0.542ns] average 0.502ns std.dev 0.023ns
[03/12 16:55:06   5144]   Reducing insertion delay 1 done.
[03/12 16:55:06   5144]   Removing longest path buffering... 
[03/12 16:55:07   5145]     Clock DAG stats after removing longest path buffering:
[03/12 16:55:07   5145]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:07   5145]       cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
[03/12 16:55:07   5145]       gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
[03/12 16:55:07   5145]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=9.801pF, total=11.113pF
[03/12 16:55:07   5145]       wire lengths   : top=0.000um, trunk=8184.808um, leaf=51771.643um, total=59956.450um
[03/12 16:55:07   5145]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:07   5145]     Clock DAG net violations after removing longest path buffering:none
[03/12 16:55:07   5145]     Clock tree state after removing longest path buffering:
[03/12 16:55:07   5145]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:07   5145]       skew_group clk/CON: insertion delay [min=0.435, max=0.525, avg=0.475, sd=0.017], skew [0.090 vs 0.057*, 90% {0.446, 0.475, 0.503}] (wid=0.068 ws=0.041) (gid=0.485 gs=0.086)
[03/12 16:55:07   5145]     Clock network insertion delays are now [0.435ns, 0.525ns] average 0.475ns std.dev 0.017ns
[03/12 16:55:07   5146]     Clock DAG stats after 'Removing longest path buffering':
[03/12 16:55:07   5146]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:07   5146]       cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
[03/12 16:55:07   5146]       gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
[03/12 16:55:07   5146]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=9.801pF, total=11.113pF
[03/12 16:55:07   5146]       wire lengths   : top=0.000um, trunk=8184.808um, leaf=51771.643um, total=59956.450um
[03/12 16:55:07   5146]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:07   5146]     Clock DAG net violations after 'Removing longest path buffering':none
[03/12 16:55:07   5146]     Clock tree state after 'Removing longest path buffering':
[03/12 16:55:07   5146]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:07   5146]       skew_group clk/CON: insertion delay [min=0.435, max=0.525, avg=0.475, sd=0.017], skew [0.090 vs 0.057*, 90% {0.446, 0.475, 0.503}] (wid=0.068 ws=0.041) (gid=0.485 gs=0.086)
[03/12 16:55:07   5146]     Clock network insertion delays are now [0.435ns, 0.525ns] average 0.475ns std.dev 0.017ns
[03/12 16:55:07   5146]   Removing longest path buffering done.
[03/12 16:55:07   5146]   Reducing insertion delay 2... 
[03/12 16:55:09   5148]     Path optimization required 458 stage delay updates 
[03/12 16:55:09   5148]     Clock DAG stats after 'Reducing insertion delay 2':
[03/12 16:55:09   5148]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:09   5148]       cell areas     : b=2268.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2268.000um^2
[03/12 16:55:09   5148]       gate capacitance : top=0.000pF, trunk=1.237pF, leaf=11.037pF, total=12.275pF
[03/12 16:55:09   5148]       wire capacitance : top=0.000pF, trunk=1.310pF, leaf=9.797pF, total=11.106pF
[03/12 16:55:09   5148]       wire lengths   : top=0.000um, trunk=8170.023um, leaf=51747.278um, total=59917.300um
[03/12 16:55:09   5148]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:09   5148]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/12 16:55:09   5148]     Clock tree state after 'Reducing insertion delay 2':
[03/12 16:55:09   5148]       clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
[03/12 16:55:09   5148]       skew_group clk/CON: insertion delay [min=0.432, max=0.520, avg=0.473, sd=0.017], skew [0.088 vs 0.057*, 89.9% {0.444, 0.472, 0.501}] (wid=0.065 ws=0.038) (gid=0.484 gs=0.087)
[03/12 16:55:09   5148]     Clock network insertion delays are now [0.432ns, 0.520ns] average 0.473ns std.dev 0.017ns
[03/12 16:55:09   5148]   Reducing insertion delay 2 done.
[03/12 16:55:09   5148]   Reducing clock tree power 1... 
[03/12 16:55:09   5148]     Resizing gates: 
[03/12 16:55:09   5148]     Resizing gates: .
[03/12 16:55:09   5148]     Resizing gates: ..
[03/12 16:55:10   5148]     Resizing gates: ...
[03/12 16:55:10   5149]     Resizing gates: ... 20% 
[03/12 16:55:11   5149]     Resizing gates: ... 20% .
[03/12 16:55:11   5150]     Resizing gates: ... 20% ..
[03/12 16:55:11   5150]     Resizing gates: ... 20% ...
[03/12 16:55:12   5151]     Resizing gates: ... 20% ... 40% 
[03/12 16:55:12   5151]     Resizing gates: ... 20% ... 40% .
[03/12 16:55:12   5151]     Resizing gates: ... 20% ... 40% ..
[03/12 16:55:13   5151]     Resizing gates: ... 20% ... 40% ...
[03/12 16:55:13   5152]     Resizing gates: ... 20% ... 40% ... 60% 
[03/12 16:55:13   5152]     Resizing gates: ... 20% ... 40% ... 60% .
[03/12 16:55:14   5153]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/12 16:55:14   5153]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/12 16:55:15   5154]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:55:15   5154]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:55:16   5154]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:55:16   5154]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:55:16   5155]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:55:16   5155]     Clock DAG stats after 'Reducing clock tree power 1':
[03/12 16:55:16   5155]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:16   5155]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:16   5155]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:16   5155]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:16   5155]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:16   5155]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:16   5155]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/12 16:55:16   5155]     Clock tree state after 'Reducing clock tree power 1':
[03/12 16:55:16   5155]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:16   5155]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:16   5155]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:16   5155]   Reducing clock tree power 1 done.
[03/12 16:55:16   5155]   Reducing clock tree power 2... 
[03/12 16:55:16   5155]     Path optimization required 0 stage delay updates 
[03/12 16:55:16   5155]     Clock DAG stats after 'Reducing clock tree power 2':
[03/12 16:55:16   5155]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:16   5155]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:16   5155]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:16   5155]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:16   5155]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:16   5155]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:16   5155]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/12 16:55:16   5155]     Clock tree state after 'Reducing clock tree power 2':
[03/12 16:55:16   5155]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:16   5155]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:17   5155]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:17   5155]   Reducing clock tree power 2 done.
[03/12 16:55:17   5155]   Approximately balancing fragments step... 
[03/12 16:55:17   5155]     Resolving skew group constraints... 
[03/12 16:55:17   5156]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/12 16:55:18   5156]     Resolving skew group constraints done.
[03/12 16:55:18   5156]     Approximately balancing fragments... 
[03/12 16:55:18   5156]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/12 16:55:18   5157]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/12 16:55:18   5157]           cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:18   5157]           cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:18   5157]           gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:18   5157]           wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:18   5157]           wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:18   5157]           sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:18   5157]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/12 16:55:18   5157]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/12 16:55:18   5157]     Approximately balancing fragments done.
[03/12 16:55:18   5157]     Clock DAG stats after 'Approximately balancing fragments step':
[03/12 16:55:18   5157]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:18   5157]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:18   5157]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:18   5157]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:18   5157]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:18   5157]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:18   5157]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/12 16:55:18   5157]     Clock tree state after 'Approximately balancing fragments step':
[03/12 16:55:18   5157]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:18   5157]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:18   5157]   Approximately balancing fragments step done.
[03/12 16:55:18   5157]   Clock DAG stats after Approximately balancing fragments:
[03/12 16:55:18   5157]     cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:18   5157]     cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:18   5157]     gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:18   5157]     wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:18   5157]     wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:18   5157]     sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:18   5157]   Clock DAG net violations after Approximately balancing fragments:none
[03/12 16:55:18   5157]   Clock tree state after Approximately balancing fragments:
[03/12 16:55:18   5157]     clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:18   5157]     skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:19   5157]   Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:19   5157]   Improving fragments clock skew... 
[03/12 16:55:19   5158]     Clock DAG stats after 'Improving fragments clock skew':
[03/12 16:55:19   5158]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:19   5158]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:19   5158]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:19   5158]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:19   5158]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:19   5158]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:19   5158]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/12 16:55:19   5158]     Clock tree state after 'Improving fragments clock skew':
[03/12 16:55:19   5158]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:19   5158]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:19   5158]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:19   5158]   Improving fragments clock skew done.
[03/12 16:55:19   5158]   Approximately balancing step... 
[03/12 16:55:19   5158]     Resolving skew group constraints... 
[03/12 16:55:20   5158]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/12 16:55:20   5158]     Resolving skew group constraints done.
[03/12 16:55:20   5158]     Approximately balancing... 
[03/12 16:55:20   5158]       Approximately balancing, wire and cell delays, iteration 1... 
[03/12 16:55:20   5159]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/12 16:55:20   5159]           cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:20   5159]           cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:20   5159]           gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:20   5159]           wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:20   5159]           wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:20   5159]           sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:20   5159]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/12 16:55:20   5159]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/12 16:55:20   5159]     Approximately balancing done.
[03/12 16:55:20   5159]     Clock DAG stats after 'Approximately balancing step':
[03/12 16:55:20   5159]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:20   5159]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:20   5159]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:20   5159]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:20   5159]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:20   5159]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:20   5159]     Clock DAG net violations after 'Approximately balancing step':none
[03/12 16:55:20   5159]     Clock tree state after 'Approximately balancing step':
[03/12 16:55:20   5159]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:20   5159]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:20   5159]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:20   5159]   Approximately balancing step done.
[03/12 16:55:20   5159]   Fixing clock tree overload... 
[03/12 16:55:20   5159]     Fixing clock tree overload: 
[03/12 16:55:20   5159]     Fixing clock tree overload: .
[03/12 16:55:20   5159]     Fixing clock tree overload: ..
[03/12 16:55:20   5159]     Fixing clock tree overload: ...
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% 
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% .
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ..
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ...
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% 
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% .
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ..
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ...
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:55:20   5159]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:55:20   5159]     Clock DAG stats after 'Fixing clock tree overload':
[03/12 16:55:20   5159]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:20   5159]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:20   5159]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:20   5159]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:20   5159]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:20   5159]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:20   5159]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/12 16:55:20   5159]     Clock tree state after 'Fixing clock tree overload':
[03/12 16:55:20   5159]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:20   5159]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:20   5159]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:20   5159]   Fixing clock tree overload done.
[03/12 16:55:20   5159]   Approximately balancing paths... 
[03/12 16:55:20   5159]     Added 0 buffers.
[03/12 16:55:21   5159]     Clock DAG stats after 'Approximately balancing paths':
[03/12 16:55:21   5159]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:21   5159]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:21   5159]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:21   5159]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.099pF
[03/12 16:55:21   5159]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:21   5159]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:21   5159]     Clock DAG net violations after 'Approximately balancing paths':none
[03/12 16:55:21   5159]     Clock tree state after 'Approximately balancing paths':
[03/12 16:55:21   5159]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:21   5159]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.062 ws=0.037) (gid=0.515 gs=0.065)
[03/12 16:55:21   5159]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:21   5159]   Approximately balancing paths done.
[03/12 16:55:21   5159]   Resynthesising clock tree into netlist... 
[03/12 16:55:21   5160]   Resynthesising clock tree into netlist done.
[03/12 16:55:21   5160]   Updating congestion map to accurately time the clock tree... 
[03/12 16:55:22   5160]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
[03/12 16:55:22   5160] PreRoute RC Extraction called for design fullchip.
[03/12 16:55:22   5160] RC Extraction called in multi-corner(2) mode.
[03/12 16:55:22   5160] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:55:22   5160] RCMode: PreRoute
[03/12 16:55:22   5160]       RC Corner Indexes            0       1   
[03/12 16:55:22   5160] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:55:22   5160] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:22   5160] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:22   5160] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:22   5160] Shrink Factor                : 1.00000
[03/12 16:55:22   5160] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:55:22   5160] Using capacitance table file ...
[03/12 16:55:22   5160] Updating RC grid for preRoute extraction ...
[03/12 16:55:22   5160] Initializing multi-corner capacitance tables ... 
[03/12 16:55:22   5161] Initializing multi-corner resistance tables ...
[03/12 16:55:22   5161] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1673.039M)
[03/12 16:55:22   5161] 
[03/12 16:55:22   5161]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/12 16:55:22   5161]   Updating congestion map to accurately time the clock tree done.
[03/12 16:55:22   5161]   Disconnecting clock tree from netlist... 
[03/12 16:55:22   5161]   Disconnecting clock tree from netlist done.
[03/12 16:55:22   5161]   Rebuilding timing graph... 
[03/12 16:55:23   5162]   Rebuilding timing graph done.
[03/12 16:55:24   5162]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/12 16:55:24   5162]   Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:24   5162]   Rebuilding timing graph   cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:24   5162]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:24   5162]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.100pF
[03/12 16:55:24   5162]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:24   5162]   Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:24   5162]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/12 16:55:24   5162]   Clock tree state After congestion update:
[03/12 16:55:24   5162]     clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:24   5163]     skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.063 ws=0.037) (gid=0.515 gs=0.064)
[03/12 16:55:24   5163]   Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:24   5163]   Improving clock skew... 
[03/12 16:55:24   5163]     Clock DAG stats after 'Improving clock skew':
[03/12 16:55:24   5163]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:24   5163]       cell areas     : b=1831.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1831.680um^2
[03/12 16:55:24   5163]       gate capacitance : top=0.000pF, trunk=1.011pF, leaf=11.037pF, total=12.048pF
[03/12 16:55:24   5163]       wire capacitance : top=0.000pF, trunk=1.304pF, leaf=9.795pF, total=11.100pF
[03/12 16:55:24   5163]       wire lengths   : top=0.000um, trunk=8126.845um, leaf=51731.405um, total=59858.250um
[03/12 16:55:24   5163]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:24   5163]     Clock DAG net violations after 'Improving clock skew':none
[03/12 16:55:24   5163]     Clock tree state after 'Improving clock skew':
[03/12 16:55:24   5163]       clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
[03/12 16:55:24   5163]       skew_group clk/CON: insertion delay [min=0.491, max=0.544, avg=0.523, sd=0.012], skew [0.053 vs 0.057, 99.4% {0.497, 0.526, 0.544}] (wid=0.063 ws=0.037) (gid=0.515 gs=0.064)
[03/12 16:55:24   5163]     Clock network insertion delays are now [0.491ns, 0.544ns] average 0.523ns std.dev 0.012ns
[03/12 16:55:24   5163]   Improving clock skew done.
[03/12 16:55:24   5163]   Reducing clock tree power 3... 
[03/12 16:55:24   5163]     Initial gate capacitance is (rise=12.048pF fall=11.906pF).
[03/12 16:55:25   5163]     Resizing gates: 
[03/12 16:55:25   5163]     Resizing gates: .
[03/12 16:55:25   5163]     Resizing gates: ..
[03/12 16:55:25   5163]     Resizing gates: ...
[03/12 16:55:25   5164]     Resizing gates: ... 20% 
[03/12 16:55:25   5164]     Resizing gates: ... 20% .
[03/12 16:55:25   5164]     Resizing gates: ... 20% ..
[03/12 16:55:26   5164]     Resizing gates: ... 20% ...
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% 
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% .
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% ..
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% ...
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% ... 60% 
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% ... 60% .
[03/12 16:55:26   5165]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/12 16:55:27   5165]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/12 16:55:27   5166]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:55:27   5166]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:55:27   5166]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:55:27   5166]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:55:27   5166]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:55:28   5166]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/12 16:55:28   5166]     Iteration 1: gate capacitance is (rise=11.997pF fall=11.856pF).
[03/12 16:55:28   5166]     Clock DAG stats after 'Reducing clock tree power 3':
[03/12 16:55:28   5166]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:28   5166]       cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:55:28   5166]       gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:55:28   5166]       wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
[03/12 16:55:28   5166]       wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
[03/12 16:55:28   5166]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:28   5166]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/12 16:55:28   5166]     Clock tree state after 'Reducing clock tree power 3':
[03/12 16:55:28   5166]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/12 16:55:28   5166]       skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
[03/12 16:55:28   5167]     Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
[03/12 16:55:28   5167]   Reducing clock tree power 3 done.
[03/12 16:55:28   5167]   Improving insertion delay... 
[03/12 16:55:28   5167]     Clock DAG stats after improving insertion delay:
[03/12 16:55:28   5167]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:28   5167]       cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:55:28   5167]       gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:55:28   5167]       wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
[03/12 16:55:28   5167]       wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
[03/12 16:55:28   5167]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:28   5167]     Clock DAG net violations after improving insertion delay:none
[03/12 16:55:28   5167]     Clock tree state after improving insertion delay:
[03/12 16:55:28   5167]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/12 16:55:28   5167]       skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
[03/12 16:55:28   5167]     Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
[03/12 16:55:28   5167]     Clock DAG stats after 'Improving insertion delay':
[03/12 16:55:28   5167]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:55:28   5167]       cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:55:28   5167]       gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:55:28   5167]       wire capacitance : top=0.000pF, trunk=1.308pF, leaf=9.798pF, total=11.106pF
[03/12 16:55:28   5167]       wire lengths   : top=0.000um, trunk=8148.948um, leaf=51750.323um, total=59899.270um
[03/12 16:55:28   5167]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:55:28   5167]     Clock DAG net violations after 'Improving insertion delay':none
[03/12 16:55:28   5167]     Clock tree state after 'Improving insertion delay':
[03/12 16:55:28   5167]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/12 16:55:28   5167]       skew_group clk/CON: insertion delay [min=0.506, max=0.544, avg=0.528, sd=0.008], skew [0.039 vs 0.057, 100% {0.506, 0.528, 0.544}] (wid=0.061 ws=0.036) (gid=0.516 gs=0.053)
[03/12 16:55:28   5167]     Clock network insertion delays are now [0.506ns, 0.544ns] average 0.528ns std.dev 0.008ns
[03/12 16:55:28   5167]   Improving insertion delay done.
[03/12 16:55:28   5167]   Total capacitance is (rise=23.103pF fall=22.962pF), of which (rise=11.106pF fall=11.106pF) is wire, and (rise=11.997pF fall=11.856pF) is gate.
[03/12 16:55:28   5167]   Legalizer releasing space for clock trees... 
[03/12 16:55:28   5167]   Legalizer releasing space for clock trees done.
[03/12 16:55:28   5167]   Updating netlist... 
[03/12 16:55:29   5168] *
[03/12 16:55:29   5168] * Starting clock placement refinement...
[03/12 16:55:29   5168] *
[03/12 16:55:29   5168] * First pass: Refine non-clock instances...
[03/12 16:55:29   5168] *
[03/12 16:55:29   5168] #spOpts: N=65 
[03/12 16:55:29   5168] *** Starting refinePlace (1:26:08 mem=1738.3M) ***
[03/12 16:55:29   5168] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:55:29   5168] Starting refinePlace ...
[03/12 16:55:29   5168] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/12 16:55:29   5168] Type 'man IMPSP-2002' for more detail.
[03/12 16:55:29   5168] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:55:29   5168] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1738.3MB
[03/12 16:55:29   5168] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1738.3MB) @(1:26:08 - 1:26:09).
[03/12 16:55:29   5168] *** Finished refinePlace (1:26:09 mem=1738.3M) ***
[03/12 16:55:29   5168] *
[03/12 16:55:29   5168] * Second pass: Refine clock instances...
[03/12 16:55:29   5168] *
[03/12 16:55:29   5168] #spOpts: N=65 mergeVia=F 
[03/12 16:55:29   5168] *** Starting refinePlace (1:26:09 mem=1738.3M) ***
[03/12 16:55:29   5168] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:55:30   5168] Starting refinePlace ...
[03/12 16:55:30   5168] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/12 16:55:30   5168] Type 'man IMPSP-2002' for more detail.
[03/12 16:55:30   5168] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:55:30   5168] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1738.3MB
[03/12 16:55:30   5168] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1738.3MB) @(1:26:09 - 1:26:09).
[03/12 16:55:30   5168] *** Finished refinePlace (1:26:09 mem=1738.3M) ***
[03/12 16:55:30   5168] *
[03/12 16:55:30   5168] * No clock instances moved during refinement.
[03/12 16:55:30   5168] *
[03/12 16:55:30   5168] * Finished with clock placement refinement.
[03/12 16:55:30   5168] *
[03/12 16:55:30   5169] #spOpts: N=65 
[03/12 16:55:30   5169] 
[03/12 16:55:30   5169]     Rebuilding timing graph... 
[03/12 16:55:30   5169]     Rebuilding timing graph done.
[03/12 16:55:33   5172]     Clock implementation routing... Net route status summary:
[03/12 16:55:33   5172]   Clock:       226 (unrouted=226, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/12 16:55:33   5172]   Non-clock: 62146 (unrouted=0, trialRouted=62146, noStatus=0, routed=0, fixed=0)
[03/12 16:55:33   5172] (Not counting 4054 nets with <2 term connections)
[03/12 16:55:33   5172] 
[03/12 16:55:33   5172]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
[03/12 16:55:33   5172] PreRoute RC Extraction called for design fullchip.
[03/12 16:55:33   5172] RC Extraction called in multi-corner(2) mode.
[03/12 16:55:33   5172] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:55:33   5172] RCMode: PreRoute
[03/12 16:55:33   5172]       RC Corner Indexes            0       1   
[03/12 16:55:33   5172] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:55:33   5172] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:33   5172] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:33   5172] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:55:33   5172] Shrink Factor                : 1.00000
[03/12 16:55:33   5172] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:55:33   5172] Using capacitance table file ...
[03/12 16:55:33   5172] Updating RC grid for preRoute extraction ...
[03/12 16:55:33   5172] Initializing multi-corner capacitance tables ... 
[03/12 16:55:33   5172] Initializing multi-corner resistance tables ...
[03/12 16:55:34   5173] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1739.812M)
[03/12 16:55:34   5173] 
[03/12 16:55:34   5173]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/12 16:55:34   5173] 
[03/12 16:55:34   5173] CCOPT: Preparing to route 226 clock nets with NanoRoute.
[03/12 16:55:34   5173]   All net are default rule.
[03/12 16:55:34   5173]   Removed pre-existing routes for 226 nets.
[03/12 16:55:34   5173]   Preferred NanoRoute mode settings: Current
[03/12 16:55:34   5173] 
[03/12 16:55:34   5173]   drouteAutoStop = "false"
[03/12 16:55:34   5173]   drouteEndIteration = "20"
[03/12 16:55:34   5173]   drouteExpDeterministicMultiThread = "true"
[03/12 16:55:34   5173]   envHonorGlobalRoute = "false"
[03/12 16:55:34   5173]   grouteExpUseNanoRoute2 = "false"
[03/12 16:55:34   5173]   routeAllowPinAsFeedthrough = "false"
[03/12 16:55:34   5173]   routeExpDeterministicMultiThread = "true"
[03/12 16:55:34   5173]   routeSelectedNetOnly = "true"
[03/12 16:55:34   5173]   routeWithEco = "true"
[03/12 16:55:34   5173]   routeWithSiDriven = "false"
[03/12 16:55:34   5173]   routeWithTimingDriven = "false"
[03/12 16:55:34   5173]       Clock detailed routing... 
[03/12 16:55:34   5173] globalDetailRoute
[03/12 16:55:34   5173] 
[03/12 16:55:34   5173] #setNanoRouteMode -drouteAutoStop false
[03/12 16:55:34   5173] #setNanoRouteMode -drouteEndIteration 20
[03/12 16:55:34   5173] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/12 16:55:34   5173] #setNanoRouteMode -routeSelectedNetOnly true
[03/12 16:55:34   5173] #setNanoRouteMode -routeWithEco true
[03/12 16:55:34   5173] #setNanoRouteMode -routeWithSiDriven false
[03/12 16:55:34   5173] #setNanoRouteMode -routeWithTimingDriven false
[03/12 16:55:34   5173] #Start globalDetailRoute on Wed Mar 12 16:55:34 2025
[03/12 16:55:34   5173] #
[03/12 16:55:35   5175] ### Net info: total nets: 66426
[03/12 16:55:35   5175] ### Net info: dirty nets: 226
[03/12 16:55:35   5175] ### Net info: marked as disconnected nets: 0
[03/12 16:55:35   5175] ### Net info: fully routed nets: 0
[03/12 16:55:35   5175] ### Net info: trivial (single pin) nets: 0
[03/12 16:55:35   5175] ### Net info: unrouted nets: 66426
[03/12 16:55:35   5175] ### Net info: re-extraction nets: 0
[03/12 16:55:35   5175] ### Net info: selected nets: 226
[03/12 16:55:35   5175] ### Net info: ignored nets: 0
[03/12 16:55:35   5175] ### Net info: skip routing nets: 0
[03/12 16:55:36   5175] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/12 16:55:36   5175] #Start routing data preparation.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/12 16:55:36   5175] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 16:55:36   5175] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/12 16:55:36   5175] #Minimum voltage of a net in the design = 0.000.
[03/12 16:55:36   5175] #Maximum voltage of a net in the design = 1.100.
[03/12 16:55:36   5175] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 16:55:36   5175] #Voltage range [0.900 - 1.100] has 1 net.
[03/12 16:55:36   5175] #Voltage range [0.000 - 1.100] has 66424 nets.
[03/12 16:55:58   5197] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/12 16:55:58   5197] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 16:55:58   5197] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 16:55:58   5197] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 16:55:58   5197] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 16:55:58   5197] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 16:55:58   5197] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 16:55:58   5197] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3467a core_instance/psum_mem_instance/U1512. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3467d core_instance/qmem_instance/U1657. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34681 core_instance/qmem_instance/U211. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34682 core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_18721_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34682 core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_18722_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34683 core_instance/qmem_instance/U1177. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34685 core_instance/kmem_instance/U1714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34689 core_instance/qmem_instance/U1555. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U187. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2557. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468b core_instance/FE_OCPC6779_array_out_8_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468c core_instance/kmem_instance/U1971. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468d core_instance/qmem_instance/U718. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468d core_instance/qmem_instance/U1123. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468e core_instance/kmem_instance/U1486. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3468f core_instance/qmem_instance/U58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34690 core_instance/kmem_instance/U680. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34690 core_instance/kmem_instance/U1542. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34691 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34691 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U17. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/12 16:56:00   5199] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/12 16:56:00   5199] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/12 16:56:00   5199] #To increase the message display limit, refer to the product command reference manual.
[03/12 16:56:00   5199] #WARNING (NRDB-2110) Found 314 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/12 16:56:00   5199] #Regenerating Ggrids automatically.
[03/12 16:56:00   5199] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/12 16:56:00   5199] #Using automatically generated G-grids.
[03/12 16:56:00   5199] #Done routing data preparation.
[03/12 16:56:00   5199] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1494.61 (MB), peak = 1622.59 (MB)
[03/12 16:56:00   5199] #Merging special wires...
[03/12 16:56:00   5200] #reading routing guides ......
[03/12 16:56:00   5200] #Number of eco nets is 0
[03/12 16:56:00   5200] #
[03/12 16:56:00   5200] #Start data preparation...
[03/12 16:56:00   5200] #
[03/12 16:56:00   5200] #Data preparation is done on Wed Mar 12 16:56:00 2025
[03/12 16:56:00   5200] #
[03/12 16:56:00   5200] #Analyzing routing resource...
[03/12 16:56:01   5201] #Routing resource analysis is done on Wed Mar 12 16:56:01 2025
[03/12 16:56:01   5201] #
[03/12 16:56:02   5201] #  Resource Analysis:
[03/12 16:56:02   5201] #
[03/12 16:56:02   5201] #               Routing  #Avail      #Track     #Total     %Gcell
[03/12 16:56:02   5201] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/12 16:56:02   5201] #  --------------------------------------------------------------
[03/12 16:56:02   5201] #  Metal 1        H        3394          80       53824    94.48%
[03/12 16:56:02   5201] #  Metal 2        V        3394          84       53824     0.85%
[03/12 16:56:02   5201] #  Metal 3        H        3474           0       53824     0.16%
[03/12 16:56:02   5201] #  Metal 4        V        2151        1327       53824     0.00%
[03/12 16:56:02   5201] #  Metal 5        H        3474           0       53824     0.00%
[03/12 16:56:02   5201] #  Metal 6        V        3478           0       53824     0.00%
[03/12 16:56:02   5201] #  Metal 7        H         868           0       53824     0.00%
[03/12 16:56:02   5201] #  Metal 8        V         869           0       53824     0.00%
[03/12 16:56:02   5201] #  --------------------------------------------------------------
[03/12 16:56:02   5201] #  Total                  21103       5.35%  430592    11.94%
[03/12 16:56:02   5201] #
[03/12 16:56:02   5201] #  226 nets (0.34%) with 1 preferred extra spacing.
[03/12 16:56:02   5201] #
[03/12 16:56:02   5201] #
[03/12 16:56:02   5201] #Routing guide is on.
[03/12 16:56:02   5201] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1502.33 (MB), peak = 1622.59 (MB)
[03/12 16:56:02   5201] #
[03/12 16:56:02   5201] #start global routing iteration 1...
[03/12 16:56:04   5203] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1565.39 (MB), peak = 1622.59 (MB)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #start global routing iteration 2...
[03/12 16:56:04   5203] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.34 (MB), peak = 1622.59 (MB)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #Total number of trivial nets (e.g. < 2 pins) = 4054 (skipped).
[03/12 16:56:04   5203] #Total number of selected nets for routing = 226.
[03/12 16:56:04   5203] #Total number of unselected nets (but routable) for routing = 62146 (skipped).
[03/12 16:56:04   5203] #Total number of nets in the design = 66426.
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #62146 skipped nets do not have any wires.
[03/12 16:56:04   5203] #226 routable nets have only global wires.
[03/12 16:56:04   5203] #226 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #Routed net constraints summary:
[03/12 16:56:04   5203] #------------------------------------------------
[03/12 16:56:04   5203] #        Rules   Pref Extra Space   Unconstrained  
[03/12 16:56:04   5203] #------------------------------------------------
[03/12 16:56:04   5203] #      Default                226               0  
[03/12 16:56:04   5203] #------------------------------------------------
[03/12 16:56:04   5203] #        Total                226               0  
[03/12 16:56:04   5203] #------------------------------------------------
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #Routing constraints summary of the whole design:
[03/12 16:56:04   5203] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 16:56:04   5203] #-------------------------------------------------------------------
[03/12 16:56:04   5203] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/12 16:56:04   5203] #-------------------------------------------------------------------
[03/12 16:56:04   5203] #      Default                226                697           61449  
[03/12 16:56:04   5203] #-------------------------------------------------------------------
[03/12 16:56:04   5203] #        Total                226                697           61449  
[03/12 16:56:04   5203] #-------------------------------------------------------------------
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #  Congestion Analysis: (blocked Gcells are excluded)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #                 OverCon          
[03/12 16:56:04   5203] #                  #Gcell    %Gcell
[03/12 16:56:04   5203] #     Layer           (1)   OverCon
[03/12 16:56:04   5203] #  --------------------------------
[03/12 16:56:04   5203] #   Metal 1      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 2      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 3      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 4     66(0.12%)   (0.12%)
[03/12 16:56:04   5203] #   Metal 5      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 6      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 7      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #   Metal 8      0(0.00%)   (0.00%)
[03/12 16:56:04   5203] #  --------------------------------
[03/12 16:56:04   5203] #     Total     66(0.02%)   (0.02%)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/12 16:56:04   5203] #  Overflow after GR: 0.00% H + 0.03% V
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #Complete Global Routing.
[03/12 16:56:04   5203] #Total number of nets with non-default rule or having extra spacing = 226
[03/12 16:56:04   5203] #Total wire length = 60012 um.
[03/12 16:56:04   5203] #Total half perimeter of net bounding box = 23527 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M1 = 0 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M2 = 45 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M3 = 36741 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M4 = 23211 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M5 = 6 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M6 = 9 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M7 = 0 um.
[03/12 16:56:04   5203] #Total wire length on LAYER M8 = 0 um.
[03/12 16:56:04   5203] #Total number of vias = 31144
[03/12 16:56:04   5203] #Up-Via Summary (total 31144):
[03/12 16:56:04   5203] #           
[03/12 16:56:04   5203] #-----------------------
[03/12 16:56:04   5203] #  Metal 1        12274
[03/12 16:56:04   5203] #  Metal 2        10957
[03/12 16:56:04   5203] #  Metal 3         7907
[03/12 16:56:04   5203] #  Metal 4            4
[03/12 16:56:04   5203] #  Metal 5            2
[03/12 16:56:04   5203] #-----------------------
[03/12 16:56:04   5203] #                 31144 
[03/12 16:56:04   5203] #
[03/12 16:56:04   5203] #Total number of involved priority nets 226
[03/12 16:56:04   5203] #Maximum src to sink distance for priority net 468.0
[03/12 16:56:04   5203] #Average of max src_to_sink distance for priority net 95.3
[03/12 16:56:04   5203] #Average of ave src_to_sink distance for priority net 55.6
[03/12 16:56:04   5203] #Max overcon = 1 tracks.
[03/12 16:56:04   5203] #Total overcon = 0.02%.
[03/12 16:56:04   5203] #Worst layer Gcell overcon rate = 0.12%.
[03/12 16:56:04   5203] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1566.39 (MB), peak = 1622.59 (MB)
[03/12 16:56:04   5203] #
[03/12 16:56:04   5204] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.27 (MB), peak = 1622.59 (MB)
[03/12 16:56:04   5204] #Start Track Assignment.
[03/12 16:56:05   5204] #Done with 8550 horizontal wires in 2 hboxes and 5506 vertical wires in 2 hboxes.
[03/12 16:56:06   5205] #Done with 308 horizontal wires in 2 hboxes and 56 vertical wires in 2 hboxes.
[03/12 16:56:06   5205] #Complete Track Assignment.
[03/12 16:56:06   5205] #Total number of nets with non-default rule or having extra spacing = 226
[03/12 16:56:06   5205] #Total wire length = 66673 um.
[03/12 16:56:06   5205] #Total half perimeter of net bounding box = 23527 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M1 = 6728 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M2 = 49 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M3 = 36786 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M4 = 23094 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M5 = 5 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M6 = 11 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M7 = 0 um.
[03/12 16:56:06   5205] #Total wire length on LAYER M8 = 0 um.
[03/12 16:56:06   5205] #Total number of vias = 31144
[03/12 16:56:06   5205] #Up-Via Summary (total 31144):
[03/12 16:56:06   5205] #           
[03/12 16:56:06   5205] #-----------------------
[03/12 16:56:06   5205] #  Metal 1        12274
[03/12 16:56:06   5205] #  Metal 2        10957
[03/12 16:56:06   5205] #  Metal 3         7907
[03/12 16:56:06   5205] #  Metal 4            4
[03/12 16:56:06   5205] #  Metal 5            2
[03/12 16:56:06   5205] #-----------------------
[03/12 16:56:06   5205] #                 31144 
[03/12 16:56:06   5205] #
[03/12 16:56:06   5205] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.78 (MB), peak = 1622.59 (MB)
[03/12 16:56:06   5205] #
[03/12 16:56:06   5205] #Cpu time = 00:00:30
[03/12 16:56:06   5205] #Elapsed time = 00:00:30
[03/12 16:56:06   5205] #Increased memory = 66.72 (MB)
[03/12 16:56:06   5205] #Total memory = 1534.82 (MB)
[03/12 16:56:06   5205] #Peak memory = 1622.59 (MB)
[03/12 16:56:07   5206] #
[03/12 16:56:07   5206] #Start Detail Routing..
[03/12 16:56:07   5206] #start initial detail routing ...
[03/12 16:57:24   5283] # ECO: 6.2% of the total area was rechecked for DRC, and 70.7% required routing.
[03/12 16:57:24   5283] #    number of violations = 0
[03/12 16:57:24   5283] #cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1544.64 (MB), peak = 1622.59 (MB)
[03/12 16:57:24   5283] #start 1st optimization iteration ...
[03/12 16:57:24   5283] #    number of violations = 0
[03/12 16:57:24   5283] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.95 (MB), peak = 1622.59 (MB)
[03/12 16:57:24   5283] #Complete Detail Routing.
[03/12 16:57:24   5283] #Total number of nets with non-default rule or having extra spacing = 226
[03/12 16:57:24   5283] #Total wire length = 62826 um.
[03/12 16:57:24   5283] #Total half perimeter of net bounding box = 23527 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M1 = 15 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M2 = 3184 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M3 = 34497 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M4 = 25129 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M5 = 0 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M6 = 0 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M7 = 0 um.
[03/12 16:57:24   5283] #Total wire length on LAYER M8 = 0 um.
[03/12 16:57:24   5283] #Total number of vias = 34816
[03/12 16:57:24   5283] #Total number of multi-cut vias = 224 (  0.6%)
[03/12 16:57:24   5283] #Total number of single cut vias = 34592 ( 99.4%)
[03/12 16:57:24   5283] #Up-Via Summary (total 34816):
[03/12 16:57:24   5283] #                   single-cut          multi-cut      Total
[03/12 16:57:24   5283] #-----------------------------------------------------------
[03/12 16:57:24   5283] #  Metal 1       12023 ( 98.2%)       224 (  1.8%)      12247
[03/12 16:57:24   5283] #  Metal 2       11801 (100.0%)         0 (  0.0%)      11801
[03/12 16:57:24   5283] #  Metal 3       10768 (100.0%)         0 (  0.0%)      10768
[03/12 16:57:24   5283] #-----------------------------------------------------------
[03/12 16:57:24   5283] #                34592 ( 99.4%)       224 (  0.6%)      34816 
[03/12 16:57:24   5283] #
[03/12 16:57:24   5283] #Total number of DRC violations = 0
[03/12 16:57:24   5283] #Total number of overlapping instance violations = 1
[03/12 16:57:24   5283] #Cpu time = 00:01:18
[03/12 16:57:24   5283] #Elapsed time = 00:01:18
[03/12 16:57:24   5283] #Increased memory = -15.84 (MB)
[03/12 16:57:24   5283] #Total memory = 1518.98 (MB)
[03/12 16:57:24   5283] #Peak memory = 1622.59 (MB)
[03/12 16:57:24   5283] #detailRoute Statistics:
[03/12 16:57:24   5283] #Cpu time = 00:01:18
[03/12 16:57:24   5283] #Elapsed time = 00:01:18
[03/12 16:57:24   5283] #Increased memory = -15.84 (MB)
[03/12 16:57:24   5283] #Total memory = 1518.98 (MB)
[03/12 16:57:24   5283] #Peak memory = 1622.59 (MB)
[03/12 16:57:25   5284] #
[03/12 16:57:25   5284] #globalDetailRoute statistics:
[03/12 16:57:25   5284] #Cpu time = 00:01:51
[03/12 16:57:25   5284] #Elapsed time = 00:01:51
[03/12 16:57:25   5284] #Increased memory = 52.20 (MB)
[03/12 16:57:25   5284] #Total memory = 1462.80 (MB)
[03/12 16:57:25   5284] #Peak memory = 1622.59 (MB)
[03/12 16:57:25   5284] #Number of warnings = 50
[03/12 16:57:25   5284] #Total number of warnings = 50
[03/12 16:57:25   5284] #Number of fails = 0
[03/12 16:57:25   5284] #Total number of fails = 0
[03/12 16:57:25   5284] #Complete globalDetailRoute on Wed Mar 12 16:57:25 2025
[03/12 16:57:25   5284] #
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]       Clock detailed routing done.
[03/12 16:57:25   5284] Checking guided vs. routed lengths for 226 nets...
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]       
[03/12 16:57:25   5284]       Guided max path lengths
[03/12 16:57:25   5284]       =======================
[03/12 16:57:25   5284]       
[03/12 16:57:25   5284]       ---------------------------------------
[03/12 16:57:25   5284]       From (um)    To (um)    Number of paths
[03/12 16:57:25   5284]       ---------------------------------------
[03/12 16:57:25   5284]          0.000      50.000            6
[03/12 16:57:25   5284]         50.000     100.000          187
[03/12 16:57:25   5284]        100.000     150.000           18
[03/12 16:57:25   5284]        150.000     200.000            9
[03/12 16:57:25   5284]        200.000     250.000            4
[03/12 16:57:25   5284]        250.000     300.000            0
[03/12 16:57:25   5284]        300.000     350.000            0
[03/12 16:57:25   5284]        350.000     400.000            1
[03/12 16:57:25   5284]        400.000     450.000            0
[03/12 16:57:25   5284]        450.000     500.000            1
[03/12 16:57:25   5284]       ---------------------------------------
[03/12 16:57:25   5284]       
[03/12 16:57:25   5284]       Deviation of routing from guided max path lengths
[03/12 16:57:25   5284]       =================================================
[03/12 16:57:25   5284]       
[03/12 16:57:25   5284]       --------------------------------------
[03/12 16:57:25   5284]       From (%)    To (%)     Number of paths
[03/12 16:57:25   5284]       --------------------------------------
[03/12 16:57:25   5284]       below         0.000           11
[03/12 16:57:25   5284]         0.000      20.000          110
[03/12 16:57:25   5284]        20.000      40.000           61
[03/12 16:57:25   5284]        40.000      60.000           26
[03/12 16:57:25   5284]        60.000      80.000           10
[03/12 16:57:25   5284]        80.000     100.000            7
[03/12 16:57:25   5284]       100.000     120.000            1
[03/12 16:57:25   5284]       --------------------------------------
[03/12 16:57:25   5284]       
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Top 10 notable deviations of routed length from guided length
[03/12 16:57:25   5284]     =============================================================
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_416 (96 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    64.172um, total =   351.752um
[03/12 16:57:25   5284]     Routed length:  max path =   131.000um, total =   410.160um
[03/12 16:57:25   5284]     Deviation:      max path =   104.137%,  total =    16.605%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_344 (64 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    50.148um, total =   264.178um
[03/12 16:57:25   5284]     Routed length:  max path =   100.200um, total =   302.020um
[03/12 16:57:25   5284]     Deviation:      max path =    99.811%,  total =    14.325%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_385 (75 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    68.017um, total =   322.072um
[03/12 16:57:25   5284]     Routed length:  max path =   134.600um, total =   374.540um
[03/12 16:57:25   5284]     Deviation:      max path =    97.890%,  total =    16.291%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_397 (66 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    68.763um, total =   242.938um
[03/12 16:57:25   5284]     Routed length:  max path =   132.600um, total =   272.040um
[03/12 16:57:25   5284]     Deviation:      max path =    92.838%,  total =    11.979%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/psum_mem_instance/CTS_92 (74 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    67.360um, total =   290.770um
[03/12 16:57:25   5284]     Routed length:  max path =   125.000um, total =   340.620um
[03/12 16:57:25   5284]     Deviation:      max path =    85.570%,  total =    17.144%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_391 (61 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    58.950um, total =   241.442um
[03/12 16:57:25   5284]     Routed length:  max path =   109.000um, total =   274.560um
[03/12 16:57:25   5284]     Deviation:      max path =    84.902%,  total =    13.717%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/psum_mem_instance/CTS_102 (46 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    56.028um, total =   244.888um
[03/12 16:57:25   5284]     Routed length:  max path =   102.600um, total =   267.200um
[03/12 16:57:25   5284]     Deviation:      max path =    83.124%,  total =     9.111%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/qmem_instance/CTS_51 (71 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    52.617um, total =   246.157um
[03/12 16:57:25   5284]     Routed length:  max path =    95.200um, total =   314.620um
[03/12 16:57:25   5284]     Deviation:      max path =    80.928%,  total =    27.812%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_426 (83 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    74.938um, total =   310.810um
[03/12 16:57:25   5284]     Routed length:  max path =   134.400um, total =   344.280um
[03/12 16:57:25   5284]     Deviation:      max path =    79.349%,  total =    10.769%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284]     Net core_instance/CTS_339 (89 terminals)
[03/12 16:57:25   5284]     Guided length:  max path =    52.458um, total =   335.705um
[03/12 16:57:25   5284]     Routed length:  max path =    90.600um, total =   392.880um
[03/12 16:57:25   5284]     Deviation:      max path =    72.711%,  total =    17.031%
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] Set FIXED routing status on 226 net(s)
[03/12 16:57:25   5284] Set FIXED placed status on 225 instance(s)
[03/12 16:57:25   5284] Net route status summary:
[03/12 16:57:25   5284]   Clock:       226 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=226)
[03/12 16:57:25   5284]   Non-clock: 62146 (unrouted=62146, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/12 16:57:25   5284] (Not counting 4054 nets with <2 term connections)
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] CCOPT: Done with clock implementation routing.
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] CCOPT: Starting congestion repair using flow wrapper.
[03/12 16:57:25   5284] Trial Route Overflow 0(H) 0(V)
[03/12 16:57:25   5284] Starting congestion repair ...
[03/12 16:57:25   5284] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/12 16:57:25   5284] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 16:57:25   5284] (I)       Reading DB...
[03/12 16:57:25   5284] (I)       congestionReportName   : 
[03/12 16:57:25   5284] (I)       buildTerm2TermWires    : 1
[03/12 16:57:25   5284] (I)       doTrackAssignment      : 1
[03/12 16:57:25   5284] (I)       dumpBookshelfFiles     : 0
[03/12 16:57:25   5284] (I)       numThreads             : 1
[03/12 16:57:25   5284] [NR-eagl] honorMsvRouteConstraint: false
[03/12 16:57:25   5284] (I)       honorPin               : false
[03/12 16:57:25   5284] (I)       honorPinGuide          : true
[03/12 16:57:25   5284] (I)       honorPartition         : false
[03/12 16:57:25   5284] (I)       allowPartitionCrossover: false
[03/12 16:57:25   5284] (I)       honorSingleEntry       : true
[03/12 16:57:25   5284] (I)       honorSingleEntryStrong : true
[03/12 16:57:25   5284] (I)       handleViaSpacingRule   : false
[03/12 16:57:25   5284] (I)       PDConstraint           : none
[03/12 16:57:25   5284] (I)       expBetterNDRHandling   : false
[03/12 16:57:25   5284] [NR-eagl] honorClockSpecNDR      : 0
[03/12 16:57:25   5284] (I)       routingEffortLevel     : 3
[03/12 16:57:25   5284] [NR-eagl] minRouteLayer          : 2
[03/12 16:57:25   5284] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 16:57:25   5284] (I)       numRowsPerGCell        : 1
[03/12 16:57:25   5284] (I)       speedUpLargeDesign     : 0
[03/12 16:57:25   5284] (I)       speedUpBlkViolationClean: 0
[03/12 16:57:25   5284] (I)       multiThreadingTA       : 0
[03/12 16:57:25   5284] (I)       blockedPinEscape       : 1
[03/12 16:57:25   5284] (I)       blkAwareLayerSwitching : 0
[03/12 16:57:25   5284] (I)       betterClockWireModeling: 1
[03/12 16:57:25   5284] (I)       punchThroughDistance   : 500.00
[03/12 16:57:25   5284] (I)       scenicBound            : 1.15
[03/12 16:57:25   5284] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 16:57:25   5284] (I)       source-to-sink ratio   : 0.00
[03/12 16:57:25   5284] (I)       targetCongestionRatioH : 1.00
[03/12 16:57:25   5284] (I)       targetCongestionRatioV : 1.00
[03/12 16:57:25   5284] (I)       layerCongestionRatio   : 0.70
[03/12 16:57:25   5284] (I)       m1CongestionRatio      : 0.10
[03/12 16:57:25   5284] (I)       m2m3CongestionRatio    : 0.70
[03/12 16:57:25   5284] (I)       localRouteEffort       : 1.00
[03/12 16:57:25   5284] (I)       numSitesBlockedByOneVia: 8.00
[03/12 16:57:25   5284] (I)       supplyScaleFactorH     : 1.00
[03/12 16:57:25   5284] (I)       supplyScaleFactorV     : 1.00
[03/12 16:57:25   5284] (I)       highlight3DOverflowFactor: 0.00
[03/12 16:57:25   5284] (I)       doubleCutViaModelingRatio: 0.00
[03/12 16:57:25   5284] (I)       blockTrack             : 
[03/12 16:57:25   5284] (I)       readTROption           : true
[03/12 16:57:25   5284] (I)       extraSpacingBothSide   : false
[03/12 16:57:25   5284] [NR-eagl] numTracksPerClockWire  : 0
[03/12 16:57:25   5284] (I)       routeSelectedNetsOnly  : false
[03/12 16:57:25   5284] (I)       before initializing RouteDB syMemory usage = 1799.1 MB
[03/12 16:57:25   5284] (I)       starting read tracks
[03/12 16:57:25   5284] (I)       build grid graph
[03/12 16:57:25   5284] (I)       build grid graph start
[03/12 16:57:25   5284] [NR-eagl] Layer1 has no routable track
[03/12 16:57:25   5284] [NR-eagl] Layer2 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer3 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer4 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer5 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer6 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer7 has single uniform track structure
[03/12 16:57:25   5284] [NR-eagl] Layer8 has single uniform track structure
[03/12 16:57:25   5284] (I)       build grid graph end
[03/12 16:57:25   5284] (I)       Layer1   numNetMinLayer=61479
[03/12 16:57:25   5284] (I)       Layer2   numNetMinLayer=0
[03/12 16:57:25   5284] (I)       Layer3   numNetMinLayer=226
[03/12 16:57:25   5284] (I)       Layer4   numNetMinLayer=0
[03/12 16:57:25   5284] (I)       Layer5   numNetMinLayer=0
[03/12 16:57:25   5284] (I)       Layer6   numNetMinLayer=0
[03/12 16:57:25   5284] (I)       Layer7   numNetMinLayer=667
[03/12 16:57:25   5284] (I)       Layer8   numNetMinLayer=0
[03/12 16:57:25   5284] (I)       numViaLayers=7
[03/12 16:57:25   5284] (I)       end build via table
[03/12 16:57:25   5284] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 16:57:25   5284] [NR-eagl] numPreroutedNet = 226  numPreroutedWires = 37107
[03/12 16:57:25   5284] (I)       readDataFromPlaceDB
[03/12 16:57:25   5284] (I)       Read net information..
[03/12 16:57:25   5284] [NR-eagl] Read numTotalNets=62372  numIgnoredNets=226
[03/12 16:57:25   5284] (I)       Read testcase time = 0.020 seconds
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] (I)       totalPins=201267  totalGlobalPin=191582 (95.19%)
[03/12 16:57:25   5284] (I)       Model blockage into capacity
[03/12 16:57:25   5284] (I)       Read numBlocks=51583  numPreroutedWires=37107  numCapScreens=0
[03/12 16:57:25   5284] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 16:57:25   5284] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 16:57:25   5284] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 16:57:25   5284] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 16:57:25   5284] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 16:57:25   5284] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 16:57:25   5284] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 16:57:25   5284] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 16:57:25   5284] (I)       Modeling time = 0.050 seconds
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] (I)       Number of ignored nets = 226
[03/12 16:57:25   5284] (I)       Number of fixed nets = 226.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of clock nets = 226.  Ignored: No
[03/12 16:57:25   5284] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 16:57:25   5284] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 16:57:25   5284] (I)       Before initializing earlyGlobalRoute syMemory usage = 1799.1 MB
[03/12 16:57:25   5284] (I)       Layer1  viaCost=300.00
[03/12 16:57:25   5284] (I)       Layer2  viaCost=100.00
[03/12 16:57:25   5284] (I)       Layer3  viaCost=100.00
[03/12 16:57:25   5284] (I)       Layer4  viaCost=100.00
[03/12 16:57:25   5284] (I)       Layer5  viaCost=100.00
[03/12 16:57:25   5284] (I)       Layer6  viaCost=200.00
[03/12 16:57:25   5284] (I)       Layer7  viaCost=100.00
[03/12 16:57:25   5284] (I)       ---------------------Grid Graph Info--------------------
[03/12 16:57:25   5284] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 16:57:25   5284] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 16:57:25   5284] (I)       Site Width          :   400  (dbu)
[03/12 16:57:25   5284] (I)       Row Height          :  3600  (dbu)
[03/12 16:57:25   5284] (I)       GCell Width         :  3600  (dbu)
[03/12 16:57:25   5284] (I)       GCell Height        :  3600  (dbu)
[03/12 16:57:25   5284] (I)       grid                :   386   386     8
[03/12 16:57:25   5284] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 16:57:25   5284] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 16:57:25   5284] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 16:57:25   5284] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 16:57:25   5284] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 16:57:25   5284] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 16:57:25   5284] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 16:57:25   5284] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 16:57:25   5284] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 16:57:25   5284] (I)       --------------------------------------------------------
[03/12 16:57:25   5284] 
[03/12 16:57:25   5284] [NR-eagl] ============ Routing rule table ============
[03/12 16:57:25   5284] [NR-eagl] Rule id 0. Nets 0 
[03/12 16:57:25   5284] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/12 16:57:25   5284] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/12 16:57:25   5284] [NR-eagl] Rule id 1. Nets 62146 
[03/12 16:57:25   5284] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 16:57:25   5284] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 16:57:25   5284] [NR-eagl] ========================================
[03/12 16:57:25   5284] [NR-eagl] 
[03/12 16:57:25   5284] (I)       After initializing earlyGlobalRoute syMemory usage = 1805.1 MB
[03/12 16:57:25   5284] (I)       Loading and dumping file time : 0.63 seconds
[03/12 16:57:25   5285] (I)       free getNanoCongMap()->getMpool()
[03/12 16:57:25   5285] (I)       ============= Initialization =============
[03/12 16:57:25   5285] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 16:57:25   5285] [NR-eagl] Layer group 1: route 667 net(s) in layer range [7, 8]
[03/12 16:57:25   5285] (I)       ============  Phase 1a Route ============
[03/12 16:57:25   5285] (I)       Phase 1a runs 0.02 seconds
[03/12 16:57:25   5285] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 16:57:25   5285] (I)       Usage: 87844 = (36116 H, 51728 V) = (10.77% H, 15.42% V) = (6.501e+04um H, 9.311e+04um V)
[03/12 16:57:25   5285] (I)       
[03/12 16:57:25   5285] (I)       ============  Phase 1b Route ============
[03/12 16:57:25   5285] (I)       Phase 1b runs 0.01 seconds
[03/12 16:57:25   5285] (I)       Usage: 87982 = (36188 H, 51794 V) = (10.79% H, 15.44% V) = (6.514e+04um H, 9.323e+04um V)
[03/12 16:57:25   5285] (I)       
[03/12 16:57:25   5285] (I)       earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.37% V. EstWL: 1.583676e+05um
[03/12 16:57:25   5285] (I)       ============  Phase 1c Route ============
[03/12 16:57:25   5285] (I)       Level2 Grid: 78 x 78
[03/12 16:57:25   5285] (I)       Phase 1c runs 0.01 seconds
[03/12 16:57:25   5285] (I)       Usage: 87985 = (36191 H, 51794 V) = (10.79% H, 15.44% V) = (6.514e+04um H, 9.323e+04um V)
[03/12 16:57:25   5285] (I)       
[03/12 16:57:25   5285] (I)       ============  Phase 1d Route ============
[03/12 16:57:25   5285] (I)       Phase 1d runs 0.00 seconds
[03/12 16:57:25   5285] (I)       Usage: 87985 = (36191 H, 51794 V) = (10.79% H, 15.44% V) = (6.514e+04um H, 9.323e+04um V)
[03/12 16:57:25   5285] (I)       
[03/12 16:57:25   5285] (I)       ============  Phase 1e Route ============
[03/12 16:57:25   5285] (I)       Phase 1e runs 0.00 seconds
[03/12 16:57:25   5285] (I)       Usage: 87985 = (36191 H, 51794 V) = (10.79% H, 15.44% V) = (6.514e+04um H, 9.323e+04um V)
[03/12 16:57:25   5285] (I)       
[03/12 16:57:25   5285] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.26% V. EstWL: 1.583730e+05um
[03/12 16:57:25   5285] [NR-eagl] 
[03/12 16:57:25   5285] (I)       dpBasedLA: time=0.02  totalOF=18240  totalVia=76911  totalWL=87964  total(Via+WL)=164875 
[03/12 16:57:26   5285] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 16:57:26   5285] [NR-eagl] Layer group 2: route 61479 net(s) in layer range [2, 8]
[03/12 16:57:26   5285] (I)       ============  Phase 1a Route ============
[03/12 16:57:26   5285] (I)       Phase 1a runs 0.18 seconds
[03/12 16:57:26   5285] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 16:57:26   5285] (I)       Usage: 789540 = (353552 H, 435988 V) = (12.12% H, 11.97% V) = (6.364e+05um H, 7.848e+05um V)
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] (I)       ============  Phase 1b Route ============
[03/12 16:57:26   5285] (I)       Phase 1b runs 0.04 seconds
[03/12 16:57:26   5285] (I)       Usage: 789628 = (353625 H, 436003 V) = (12.12% H, 11.97% V) = (6.365e+05um H, 7.848e+05um V)
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 1.262957e+06um
[03/12 16:57:26   5285] (I)       ============  Phase 1c Route ============
[03/12 16:57:26   5285] (I)       Level2 Grid: 78 x 78
[03/12 16:57:26   5285] (I)       Phase 1c runs 0.02 seconds
[03/12 16:57:26   5285] (I)       Usage: 789628 = (353625 H, 436003 V) = (12.12% H, 11.97% V) = (6.365e+05um H, 7.848e+05um V)
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] (I)       ============  Phase 1d Route ============
[03/12 16:57:26   5285] (I)       Phase 1d runs 0.03 seconds
[03/12 16:57:26   5285] (I)       Usage: 789671 = (353643 H, 436028 V) = (12.12% H, 11.97% V) = (6.366e+05um H, 7.849e+05um V)
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] (I)       ============  Phase 1e Route ============
[03/12 16:57:26   5285] (I)       Phase 1e runs 0.00 seconds
[03/12 16:57:26   5285] (I)       Usage: 789671 = (353643 H, 436028 V) = (12.12% H, 11.97% V) = (6.366e+05um H, 7.849e+05um V)
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.06% V. EstWL: 1.263035e+06um
[03/12 16:57:26   5285] [NR-eagl] 
[03/12 16:57:26   5285] (I)       dpBasedLA: time=0.18  totalOF=29856  totalVia=377528  totalWL=701646  total(Via+WL)=1079174 
[03/12 16:57:26   5285] (I)       ============  Phase 1l Route ============
[03/12 16:57:26   5285] (I)       Total Global Routing Runtime: 0.85 seconds
[03/12 16:57:26   5285] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 16:57:26   5285] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 16:57:26   5285] (I)       
[03/12 16:57:26   5285] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 16:57:26   5285] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 16:57:26   5285] 
[03/12 16:57:26   5285] ** np local hotspot detection info verbose **
[03/12 16:57:26   5285] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 16:57:26   5285] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 16:57:26   5285] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 16:57:26   5285] 
[03/12 16:57:26   5285] describeCongestion: hCong = 0.00 vCong = 0.00
[03/12 16:57:26   5285] Skipped repairing congestion.
[03/12 16:57:26   5285] (I)       ============= track Assignment ============
[03/12 16:57:26   5285] (I)       extract Global 3D Wires
[03/12 16:57:26   5285] (I)       Extract Global WL : time=0.02
[03/12 16:57:26   5285] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 16:57:26   5285] (I)       Initialization real time=0.01 seconds
[03/12 16:57:27   5286] (I)       Kernel real time=0.59 seconds
[03/12 16:57:27   5286] (I)       End Greedy Track Assignment
[03/12 16:57:27   5286] [NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 213184
[03/12 16:57:27   5286] [NR-eagl] Layer2(M2)(V) length: 3.974981e+05um, number of vias: 292666
[03/12 16:57:27   5286] [NR-eagl] Layer3(M3)(H) length: 4.447462e+05um, number of vias: 44067
[03/12 16:57:27   5286] [NR-eagl] Layer4(M4)(V) length: 1.866987e+05um, number of vias: 24783
[03/12 16:57:27   5286] [NR-eagl] Layer5(M5)(H) length: 1.783304e+05um, number of vias: 19245
[03/12 16:57:27   5286] [NR-eagl] Layer6(M6)(V) length: 1.507666e+05um, number of vias: 10759
[03/12 16:57:27   5286] [NR-eagl] Layer7(M7)(H) length: 6.735630e+04um, number of vias: 13372
[03/12 16:57:27   5286] [NR-eagl] Layer8(M8)(V) length: 9.826953e+04um, number of vias: 0
[03/12 16:57:27   5286] [NR-eagl] Total length: 1.523681e+06um, number of vias: 618076
[03/12 16:57:27   5286] End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
[03/12 16:57:27   5286] 
[03/12 16:57:27   5286] CCOPT: Done with congestion repair using flow wrapper.
[03/12 16:57:27   5286] 
[03/12 16:57:27   5287] #spOpts: N=65 
[03/12 16:57:27   5287] Core basic site is core
[03/12 16:57:27   5287] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 16:57:28   5287]     Clock implementation routing done.
[03/12 16:57:28   5287]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
[03/12 16:57:28   5287] PreRoute RC Extraction called for design fullchip.
[03/12 16:57:28   5287] RC Extraction called in multi-corner(2) mode.
[03/12 16:57:28   5287] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:57:28   5287] RCMode: PreRoute
[03/12 16:57:28   5287]       RC Corner Indexes            0       1   
[03/12 16:57:28   5287] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:57:28   5287] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:28   5287] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:28   5287] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:28   5287] Shrink Factor                : 1.00000
[03/12 16:57:28   5287] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:57:28   5287] Using capacitance table file ...
[03/12 16:57:28   5287] Updating RC grid for preRoute extraction ...
[03/12 16:57:28   5287] Initializing multi-corner capacitance tables ... 
[03/12 16:57:28   5287] Initializing multi-corner resistance tables ...
[03/12 16:57:28   5288] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1749.379M)
[03/12 16:57:28   5288] 
[03/12 16:57:28   5288]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/12 16:57:28   5288]     Rebuilding timing graph... 
[03/12 16:57:29   5288]     Rebuilding timing graph done.
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Routing Correlation Report
[03/12 16:57:32   5292]     ==========================
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Top/Trunk Low-Fanout (<=5) Routes:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/12 16:57:32   5292]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Gate Delay           ns          0.075        0.075      1.005       0.013        0.014      0.999      1.025         0.975
[03/12 16:57:32   5292]     S->S Wire Len.       um        113.189      114.747      1.014     104.635      104.982      1.000      1.003         0.997
[03/12 16:57:32   5292]     S->S Wire Res.       Ohm       132.833      133.624      1.006     114.343      114.684      1.000      1.003         0.997
[03/12 16:57:32   5292]     S->S Wire Res./um    Ohm         1.311        1.273      0.971       0.473        0.420      0.995      0.884         1.119
[03/12 16:57:32   5292]     Total Wire Len.      um        259.043      262.818      1.015     141.579      142.515      1.000      1.006         0.993
[03/12 16:57:32   5292]     Trans. Time          ns          0.064        0.064      1.011       0.023        0.024      0.999      1.024         0.975
[03/12 16:57:32   5292]     Wire Cap.            fF         41.276       41.946      1.016      22.200       22.620      0.999      1.018         0.980
[03/12 16:57:32   5292]     Wire Cap./um         fF          0.146        0.145      0.998       0.048        0.048      0.999      0.996         1.002
[03/12 16:57:32   5292]     Wire Delay           ns          0.003        0.004      1.008       0.004        0.004      0.999      1.001         0.997
[03/12 16:57:32   5292]     Wire Skew            ns          0.003        0.003      1.029       0.004        0.004      0.999      1.000         0.998
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Top/Trunk High-Fanout (>5) Routes:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/12 16:57:32   5292]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Gate Delay           ns          0.084        0.085      1.008      0.007         0.007      0.998      1.056         0.944
[03/12 16:57:32   5292]     S->S Wire Len.       um         70.502       72.901      1.034     50.805        51.390      0.998      1.009         0.987
[03/12 16:57:32   5292]     S->S Wire Res.       Ohm        89.075       91.125      1.023     57.602        58.596      0.996      1.013         0.979
[03/12 16:57:32   5292]     S->S Wire Res./um    Ohm         1.466        1.407      0.960      0.414         0.335      0.944      0.764         1.166
[03/12 16:57:32   5292]     Total Wire Len.      um        294.415      303.589      1.031     79.329        83.684      0.998      1.053         0.946
[03/12 16:57:32   5292]     Trans. Time          ns          0.076        0.078      1.017      0.016         0.016      0.999      1.035         0.964
[03/12 16:57:32   5292]     Wire Cap.            fF         47.434       49.004      1.033     12.996        13.631      0.997      1.045         0.950
[03/12 16:57:32   5292]     Wire Cap./um         fF          0.161        0.161      1.002      0.004         0.002      0.879      0.446         1.735
[03/12 16:57:32   5292]     Wire Delay           ns          0.004        0.004      1.050      0.003         0.003      0.988      0.999         0.977
[03/12 16:57:32   5292]     Wire Skew            ns          0.004        0.005      1.030      0.002         0.002      0.984      0.989         0.980
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Leaf Routes:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/12 16:57:32   5292]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Gate Delay           ns          0.093        0.092      0.993      0.008         0.008      0.988      0.992         0.985
[03/12 16:57:32   5292]     S->S Wire Len.       um         41.415       52.291      1.263     18.932        25.060      0.814      1.077         0.615
[03/12 16:57:32   5292]     S->S Wire Res.       Ohm        66.498       75.644      1.138     26.998        33.747      0.801      1.001         0.640
[03/12 16:57:32   5292]     S->S Wire Res./um    Ohm         1.688        1.502      0.890      0.324         0.216      0.806      0.539         1.206
[03/12 16:57:32   5292]     Total Wire Len.      um        261.365      275.103      1.053     61.065        65.462      0.989      1.060         0.922
[03/12 16:57:32   5292]     Trans. Time          ns          0.090        0.091      1.010      0.008         0.009      0.987      1.025         0.949
[03/12 16:57:32   5292]     Wire Cap.            fF         49.487       49.202      0.994     11.829        11.896      0.989      0.995         0.983
[03/12 16:57:32   5292]     Wire Cap./um         fF          0.189        0.179      0.945      0.009         0.005      0.916      0.517         1.622
[03/12 16:57:32   5292]     Wire Delay           ns          0.003        0.005      1.437      0.002         0.003      0.737      1.096         0.496
[03/12 16:57:32   5292]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Route Sink Pin                                                                                  Difference (%)
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f70/I                                                  -100.000
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f66/I                                                   -25.000
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f6c/I                                                    22.222
[03/12 16:57:32   5292]     core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A34ecb/I         20.000
[03/12 16:57:32   5292]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ff1/I                                 16.667
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/12 16:57:32   5292]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                              0.000um      12.000um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M3                           1398.130um    1428.600um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M4                           1451.342um    1450.400um       1.599         0.282         0.451
[03/12 16:57:32   5292]     Preferred Layer Adherence     100.000%       99.585%          -             -             -
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     No transition time violation increases to report
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Route Sink Pin                                                     Difference (%)
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34817/I                     -100.000
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ae5/I                      -92.857
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3469c/I                      -80.000
[03/12 16:57:32   5292]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34add/I                      -75.000
[03/12 16:57:32   5292]     core_instance/kmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34814/I        -66.667
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/12 16:57:32   5292]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     M1                              0.000um       1.000um       1.787         0.272         0.487
[03/12 16:57:32   5292]     M2                              0.000um      30.800um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M3                           2469.357um    2640.600um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M4                           2830.117um    2792.200um       1.599         0.282         0.451
[03/12 16:57:32   5292]     Preferred Layer Adherence     100.000%       99.418%          -             -             -
[03/12 16:57:32   5292]     ------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     No transition time violation increases to report
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Top Wire Delay Differences (Leaf routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Route Sink Pin                                                     Difference (%)
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     core_instance/kmem_instance/memory15_reg_33_/CP                       -660.000
[03/12 16:57:32   5292]     core_instance/ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/CP       -657.143
[03/12 16:57:32   5292]     core_instance/kmem_instance/memory13_reg_65_/CP                       -654.545
[03/12 16:57:32   5292]     core_instance/kmem_instance/memory10_reg_15_/CP                       -644.444
[03/12 16:57:32   5292]     core_instance/ofifo_inst/col_idx_3__fifo_instance/q12_reg_6_/CP       -642.857
[03/12 16:57:32   5292]     ---------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Clock Tree Layer Assignment (Leaf Routes):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/12 16:57:32   5292]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     M1                               0.000um       14.400um       1.787         0.272         0.487
[03/12 16:57:32   5292]     M2                               0.000um     3141.200um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M3                           25137.342um    30428.000um       1.599         0.282         0.451
[03/12 16:57:32   5292]     M4                           26612.980um    20886.800um       1.599         0.282         0.451
[03/12 16:57:32   5292]     Preferred Layer Adherence      100.000%        94.207%          -             -             -
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Transition Time Violating Nets (Leaf Routes)
[03/12 16:57:32   5292]     ============================================
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Net: core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_4:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/12 16:57:32   5292]                          Length        Via Count     Length        Via Count
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                     0.000um      85            20.800um         85
[03/12 16:57:32   5292]     M3                   145.637um      85           204.000um         81
[03/12 16:57:32   5292]     M4                   169.012um     128           117.400um         71
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Totals               314.000um     298           341.000um        237
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Quantity             Pre-Route     Post-Route        -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     S->WS OverSlew         0.000ns       0.003ns         -             -
[03/12 16:57:32   5292]     S->WS Trans. Time      0.104ns       0.108ns         -             -
[03/12 16:57:32   5292]     S->WS Wire Len.       21.495um      29.400um         -             -
[03/12 16:57:32   5292]     S->WS Wire Res.       44.399Ohm     49.254Ohm        -             -
[03/12 16:57:32   5292]     Wire Cap.             59.959fF      62.691fF         -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Pre-route worst sink:
[03/12 16:57:32   5292]     core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/CP.
[03/12 16:57:32   5292]     Post-route worst sink:
[03/12 16:57:32   5292]     core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/CP.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Driver instance:
[03/12 16:57:32   5292]     core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_CLOCK_NODE-
[03/12 16:57:32   5292]     _UID_A346a5.
[03/12 16:57:32   5292]     Driver fanout: 84.
[03/12 16:57:32   5292]     Driver cell: CKBD12.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Net: core_instance/CTS_437:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/12 16:57:32   5292]                          Length        Via Count     Length        Via Count
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                     0.000um      82            27.200um         82
[03/12 16:57:32   5292]     M3                   154.387um      82           216.200um         77
[03/12 16:57:32   5292]     M4                   149.613um     125            92.800um         55
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Totals               303.000um     289           335.000um        214
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Quantity             Pre-Route     Post-Route        -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/12 16:57:32   5292]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/12 16:57:32   5292]     S->WS Wire Len.       19.870um      68.000um         -             -
[03/12 16:57:32   5292]     S->WS Wire Res.       42.630Ohm     94.273Ohm        -             -
[03/12 16:57:32   5292]     Wire Cap.             60.908fF      61.302fF         -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Pre-route worst sink: core_instance/kmem_instance/Q_reg_48_/CP.
[03/12 16:57:32   5292]     Post-route worst sink: core_instance/kmem_instance/memory2_reg_48_/CP.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A346a6.
[03/12 16:57:32   5292]     Driver fanout: 81.
[03/12 16:57:32   5292]     Driver cell: CKBD12.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Net: core_instance/mac_array_instance/CTS_84:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/12 16:57:32   5292]                          Length        Via Count     Length        Via Count
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                     0.000um      63             9.600um         63
[03/12 16:57:32   5292]     M3                   122.300um      63           167.200um         61
[03/12 16:57:32   5292]     M4                   129.770um      99           102.800um         61
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Totals               251.000um     225           278.000um        185
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Quantity             Pre-Route     Post-Route        -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/12 16:57:32   5292]     S->WS Trans. Time      0.105ns       0.106ns         -             -
[03/12 16:57:32   5292]     S->WS Wire Len.       79.930um     104.400um         -             -
[03/12 16:57:32   5292]     S->WS Wire Res.      120.010Ohm    139.898Ohm        -             -
[03/12 16:57:32   5292]     Wire Cap.             50.110fF      51.118fF         -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Pre-route worst sink:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_-
[03/12 16:57:32   5292]     /CP.
[03/12 16:57:32   5292]     Post-route worst sink:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/C-
[03/12 16:57:32   5292]     P.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Driver instance:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ed9.
[03/12 16:57:32   5292]     Driver fanout: 62.
[03/12 16:57:32   5292]     Driver cell: CKBD12.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Net: core_instance/CTS_354:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/12 16:57:32   5292]                          Length        Via Count     Length        Via Count
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                     0.000um      77            24.600um         77
[03/12 16:57:32   5292]     M3                   164.525um      77           184.600um         74
[03/12 16:57:32   5292]     M4                   172.417um     107           151.600um         72
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Totals               336.000um     261           359.000um        223
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Quantity             Pre-Route     Post-Route        -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/12 16:57:32   5292]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/12 16:57:32   5292]     S->WS Wire Len.       60.057um      69.400um         -             -
[03/12 16:57:32   5292]     S->WS Wire Res.       89.377Ohm    101.797Ohm        -             -
[03/12 16:57:32   5292]     Wire Cap.             62.940fF      63.775fF         -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_26_/CP.
[03/12 16:57:32   5292]     Post-route worst sink: core_instance/psum_mem_instance/Q_reg_26_/CP.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34afa.
[03/12 16:57:32   5292]     Driver fanout: 76.
[03/12 16:57:32   5292]     Driver cell: CKBD12.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Net: core_instance/mac_array_instance/CTS_81:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/12 16:57:32   5292]                          Length        Via Count     Length        Via Count
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     M2                     0.000um      77            10.600um         77
[03/12 16:57:32   5292]     M3                   141.502um      77           228.200um         75
[03/12 16:57:32   5292]     M4                   218.012um     115           141.000um         78
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Totals               359.000um     269           379.000um        230
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Quantity             Pre-Route     Post-Route        -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/12 16:57:32   5292]     S->WS Trans. Time      0.103ns       0.105ns         -             -
[03/12 16:57:32   5292]     S->WS Wire Len.       56.727um      63.400um         -             -
[03/12 16:57:32   5292]     S->WS Wire Res.       82.752Ohm     89.266Ohm        -             -
[03/12 16:57:32   5292]     Wire Cap.             69.312fF      68.857fF         -             -
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Pre-route worst sink:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/-
[03/12 16:57:32   5292]     CP.
[03/12 16:57:32   5292]     Post-route worst sink:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_-
[03/12 16:57:32   5292]     /CP.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     Driver instance:
[03/12 16:57:32   5292]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ec6.
[03/12 16:57:32   5292]     Driver fanout: 76.
[03/12 16:57:32   5292]     Driver cell: CKBD16.
[03/12 16:57:32   5292]     -------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Via Selection for Estimated Routes (rule default):
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     ----------------------------------------------------------------
[03/12 16:57:32   5292]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/12 16:57:32   5292]     Range                    (Ohm)    (fF)     (fs)     Only
[03/12 16:57:32   5292]     ----------------------------------------------------------------
[03/12 16:57:32   5292]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/12 16:57:32   5292]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/12 16:57:32   5292]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/12 16:57:32   5292]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/12 16:57:32   5292]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/12 16:57:32   5292]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/12 16:57:32   5292]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/12 16:57:32   5292]     ----------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Post-Route Via Usage Statistics:
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/12 16:57:32   5292]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/12 16:57:32   5292]                                                             Count                          Count                            Count                 
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     M1-M2    VIA12_1cut          1.500    0.032    0.047        2         0%        -         1          0%          -        -          -         -
[03/12 16:57:32   5292]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063        5         0%        -        -           -           -        -          -         -
[03/12 16:57:32   5292]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    11790        98%       ER       225         89%        ER         -          -         -
[03/12 16:57:32   5292]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      126         1%        -        17          7%          -        -          -         -
[03/12 16:57:32   5292]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044       72         1%        -         9          4%          -        -          -         -
[03/12 16:57:32   5292]     M2-M3    VIA23_1cut          1.500    0.030    0.046    11543       100%       ER       256        100%        ER         -          -         -
[03/12 16:57:32   5292]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046        2         0%        -        -           -           -        -          -         -
[03/12 16:57:32   5292]     M3-M4    VIA34_1cut          1.500    0.030    0.046    10410       100%       ER       356        100%        ER         -          -         -
[03/12 16:57:32   5292]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089        1         0%        -        -           -           -        -          -         -
[03/12 16:57:32   5292]     M3-M4    VIA34_1stack_W      1.500    0.059    0.089        1         0%        -        -           -           -        -          -         -
[03/12 16:57:32   5292]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Tag Key:
[03/12 16:57:32   5292]     	E=Used for route estimates;
[03/12 16:57:32   5292]     	R=Most frequently used by router for this net type and layer transition.
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     
[03/12 16:57:32   5292]     Clock DAG stats after routing clock trees:
[03/12 16:57:32   5292]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:32   5292]       cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:57:32   5292]       gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:57:32   5292]       wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:32   5292]       wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:32   5292]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:32   5292]     Clock DAG net violations after routing clock trees:
[03/12 16:57:32   5292]       Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/12 16:57:32   5292]     Clock tree state after routing clock trees:
[03/12 16:57:32   5292]       clock_tree clk: worst slew is leaf(0.108),trunk(0.103),top(nil), margined worst slew is leaf(0.108),trunk(0.103),top(nil)
[03/12 16:57:33   5292]       skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
[03/12 16:57:33   5292]     Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
[03/12 16:57:33   5292]     Legalizer reserving space for clock trees... 
[03/12 16:57:33   5292]     Legalizer reserving space for clock trees done.
[03/12 16:57:33   5292]     PostConditioning... 
[03/12 16:57:33   5292]       Update timing... 
[03/12 16:57:33   5292]         Updating timing graph... 
[03/12 16:57:33   5292]           
[03/12 16:57:33   5292] #################################################################################
[03/12 16:57:33   5292] # Design Stage: PreRoute
[03/12 16:57:33   5292] # Design Name: fullchip
[03/12 16:57:33   5292] # Design Mode: 65nm
[03/12 16:57:33   5292] # Analysis Mode: MMMC Non-OCV 
[03/12 16:57:33   5292] # Parasitics Mode: No SPEF/RCDB
[03/12 16:57:33   5292] # Signoff Settings: SI Off 
[03/12 16:57:33   5292] #################################################################################
[03/12 16:57:35   5294] AAE_INFO: 1 threads acquired from CTE.
[03/12 16:57:35   5294] Calculate delays in BcWc mode...
[03/12 16:57:35   5295] Topological Sorting (CPU = 0:00:00.1, MEM = 1823.1M, InitMEM = 1814.2M)
[03/12 16:57:42   5302] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 16:57:42   5302] End delay calculation. (MEM=1897.48 CPU=0:00:06.7 REAL=0:00:06.0)
[03/12 16:57:42   5302] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1897.5M) ***
[03/12 16:57:42   5302]         Updating timing graph done.
[03/12 16:57:42   5302]         Updating latch analysis... 
[03/12 16:57:43   5303]         Updating latch analysis done.
[03/12 16:57:43   5303]       Update timing done.
[03/12 16:57:43   5303]       Invalidating timing
[03/12 16:57:43   5303]       PostConditioning active optimizations:
[03/12 16:57:43   5303]        - DRV fixing with cell sizing
[03/12 16:57:43   5303]       
[03/12 16:57:43   5303]       Currently running CTS, using active skew data
[03/12 16:57:43   5303]       Rebuilding timing graph... 
[03/12 16:57:44   5303]       Rebuilding timing graph done.
[03/12 16:57:44   5304]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/12 16:57:44   5304]       Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:44   5304]       Rebuilding timing graph   cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:57:44   5304]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:57:44   5304]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:44   5304]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:44   5304]       Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:44   5304]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/12 16:57:44   5304]       Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/12 16:57:44   5304]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/12 16:57:44   5304]       Clock DAG stats PostConditioning initial state:
[03/12 16:57:44   5304]         cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:44   5304]         cell areas     : b=1733.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1733.400um^2
[03/12 16:57:44   5304]         gate capacitance : top=0.000pF, trunk=0.960pF, leaf=11.037pF, total=11.997pF
[03/12 16:57:44   5304]         wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:44   5304]         wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:44   5304]         sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:44   5304]       Clock DAG net violations PostConditioning initial state:
[03/12 16:57:44   5304]         Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/12 16:57:44   5304]       Recomputing CTS skew targets... 
[03/12 16:57:44   5304]         Resolving skew group constraints... 
[03/12 16:57:45   5304]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/12 16:57:45   5304]         Resolving skew group constraints done.
[03/12 16:57:45   5304]       Recomputing CTS skew targets done.
[03/12 16:57:45   5304]       Fixing DRVs... 
[03/12 16:57:45   5304]         Fixing clock tree DRVs: 
[03/12 16:57:45   5304]         Fixing clock tree DRVs: .
[03/12 16:57:45   5304]         Fixing clock tree DRVs: ..
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ...
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% 
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% .
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ..
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ...
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/12 16:57:45   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/12 16:57:46   5305]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/12 16:57:46   5305]         CCOpt-PostConditioning: considered: 226, tested: 226, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 4
[03/12 16:57:46   5305]         
[03/12 16:57:46   5305]         PRO Statistics: Fix DRVs (cell sizing):
[03/12 16:57:46   5305]         =======================================
[03/12 16:57:46   5305]         
[03/12 16:57:46   5305]         Cell changes by Net Type:
[03/12 16:57:46   5305]         
[03/12 16:57:46   5305]         ------------------------------
[03/12 16:57:46   5305]         Net Type    Attempted    Sized
[03/12 16:57:46   5305]         ------------------------------
[03/12 16:57:46   5305]         top             0          0
[03/12 16:57:46   5305]         trunk           0          0
[03/12 16:57:46   5305]         leaf            5          4
[03/12 16:57:46   5305]         ------------------------------
[03/12 16:57:46   5305]         Total           5          4
[03/12 16:57:46   5305]         ------------------------------
[03/12 16:57:46   5305]         
[03/12 16:57:46   5305]         Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 8.640um^2
[03/12 16:57:46   5305]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/12 16:57:46   5305]         
[03/12 16:57:46   5305]         Clock DAG stats PostConditioning after DRV fixing:
[03/12 16:57:46   5305]           cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:46   5305]           cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
[03/12 16:57:46   5305]           gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
[03/12 16:57:46   5305]           wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:46   5305]           wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:46   5305]           sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:46   5305]         Clock DAG net violations PostConditioning after DRV fixing:
[03/12 16:57:46   5305]           Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/12 16:57:46   5305]         Clock tree state PostConditioning after DRV fixing:
[03/12 16:57:46   5305]           clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/12 16:57:46   5305]           skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
[03/12 16:57:46   5306]         Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
[03/12 16:57:46   5306]       Fixing DRVs done.
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       Slew Diagnostics: After DRV fixing
[03/12 16:57:46   5306]       ==================================
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       Global Causes:
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       -------------------------------------
[03/12 16:57:46   5306]       Cause
[03/12 16:57:46   5306]       -------------------------------------
[03/12 16:57:46   5306]       DRV fixing with buffering is disabled
[03/12 16:57:46   5306]       -------------------------------------
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       Top 5 overslews:
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       ----------------------------------------------------------------------------------------------------------------
[03/12 16:57:46   5306]       Overslew    Causes                          Driving Pin
[03/12 16:57:46   5306]       ----------------------------------------------------------------------------------------------------------------
[03/12 16:57:46   5306]       0.000ns     Inst already optimally sized    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ec6/Z
[03/12 16:57:46   5306]       ----------------------------------------------------------------------------------------------------------------
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       Slew Diagnostics Counts:
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       ------------------------------------------
[03/12 16:57:46   5306]       Cause                           Occurences
[03/12 16:57:46   5306]       ------------------------------------------
[03/12 16:57:46   5306]       Inst already optimally sized        1
[03/12 16:57:46   5306]       ------------------------------------------
[03/12 16:57:46   5306]       
[03/12 16:57:46   5306]       Reconnecting optimized routes... 
[03/12 16:57:46   5306]       Reconnecting optimized routes done.
[03/12 16:57:46   5306]       Refining placement... 
[03/12 16:57:46   5306] *
[03/12 16:57:46   5306] * Starting clock placement refinement...
[03/12 16:57:46   5306] *
[03/12 16:57:46   5306] * First pass: Refine non-clock instances...
[03/12 16:57:46   5306] *
[03/12 16:57:46   5306] #spOpts: N=65 
[03/12 16:57:47   5306] *** Starting refinePlace (1:28:26 mem=1764.6M) ***
[03/12 16:57:47   5306] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:57:47   5306] Starting refinePlace ...
[03/12 16:57:47   5306] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/12 16:57:47   5306] Type 'man IMPSP-2002' for more detail.
[03/12 16:57:47   5306] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:57:47   5306] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.6MB
[03/12 16:57:47   5306] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1764.6MB) @(1:28:26 - 1:28:27).
[03/12 16:57:47   5306] *** Finished refinePlace (1:28:27 mem=1764.6M) ***
[03/12 16:57:47   5306] *
[03/12 16:57:47   5306] * Second pass: Refine clock instances...
[03/12 16:57:47   5306] *
[03/12 16:57:47   5306] #spOpts: N=65 mergeVia=F 
[03/12 16:57:47   5306] *** Starting refinePlace (1:28:27 mem=1764.6M) ***
[03/12 16:57:47   5306] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:57:47   5306] Starting refinePlace ...
[03/12 16:57:47   5306] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/12 16:57:47   5306] Type 'man IMPSP-2002' for more detail.
[03/12 16:57:47   5307] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:57:47   5307] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1764.6MB
[03/12 16:57:47   5307] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1764.6MB) @(1:28:27 - 1:28:27).
[03/12 16:57:47   5307] *** Finished refinePlace (1:28:27 mem=1764.6M) ***
[03/12 16:57:47   5307] *
[03/12 16:57:47   5307] * No clock instances moved during refinement.
[03/12 16:57:47   5307] *
[03/12 16:57:47   5307] * Finished with clock placement refinement.
[03/12 16:57:47   5307] *
[03/12 16:57:47   5307] #spOpts: N=65 
[03/12 16:57:47   5307] 
[03/12 16:57:47   5307]       Refining placement done.
[03/12 16:57:47   5307]       Set dirty flag on 9 insts, 18 nets
[03/12 16:57:47   5307]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=118872 and nets=66426 using extraction engine 'preRoute' .
[03/12 16:57:47   5307] PreRoute RC Extraction called for design fullchip.
[03/12 16:57:47   5307] RC Extraction called in multi-corner(2) mode.
[03/12 16:57:47   5307] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 16:57:47   5307] RCMode: PreRoute
[03/12 16:57:47   5307]       RC Corner Indexes            0       1   
[03/12 16:57:47   5307] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 16:57:47   5307] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:47   5307] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:47   5307] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 16:57:47   5307] Shrink Factor                : 1.00000
[03/12 16:57:47   5307] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 16:57:47   5307] Using capacitance table file ...
[03/12 16:57:47   5307] Updating RC grid for preRoute extraction ...
[03/12 16:57:47   5307] Initializing multi-corner capacitance tables ... 
[03/12 16:57:47   5307] Initializing multi-corner resistance tables ...
[03/12 16:57:48   5308] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1764.574M)
[03/12 16:57:48   5308] 
[03/12 16:57:48   5308]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/12 16:57:48   5308]       Rebuilding timing graph... 
[03/12 16:57:50   5310]       Rebuilding timing graph done.
[03/12 16:57:51   5310]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/12 16:57:51   5310]       Rebuilding timing graph   cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:51   5310]       Rebuilding timing graph   cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
[03/12 16:57:51   5310]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
[03/12 16:57:51   5310]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:51   5310]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:51   5310]       Rebuilding timing graph   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:51   5310]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/12 16:57:51   5310]       Rebuilding timing graph   Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/12 16:57:51   5310]     PostConditioning done.
[03/12 16:57:51   5310] Net route status summary:
[03/12 16:57:51   5310]   Clock:       226 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=226)
[03/12 16:57:51   5310]   Non-clock: 62146 (unrouted=0, trialRouted=62146, noStatus=0, routed=0, fixed=0)
[03/12 16:57:51   5310] (Not counting 4054 nets with <2 term connections)
[03/12 16:57:51   5310]     Clock DAG stats after post-conditioning:
[03/12 16:57:51   5310]       cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:51   5310]       cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
[03/12 16:57:51   5310]       gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
[03/12 16:57:51   5310]       wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:51   5310]       wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:51   5310]       sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:51   5310]     Clock DAG net violations after post-conditioning:
[03/12 16:57:51   5310]       Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/12 16:57:51   5310]     Clock tree state after post-conditioning:
[03/12 16:57:51   5310]       clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/12 16:57:51   5311]       skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
[03/12 16:57:51   5311]     Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
[03/12 16:57:51   5311]   Updating netlist done.
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock DAG stats at end of CTS:
[03/12 16:57:51   5311]   ==============================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   --------------------------------
[03/12 16:57:51   5311]   Cell type      Count    Area
[03/12 16:57:51   5311]   --------------------------------
[03/12 16:57:51   5311]   Buffers         225     1742.040
[03/12 16:57:51   5311]   Inverters         0        0.000
[03/12 16:57:51   5311]   Clock Gates       0        0.000
[03/12 16:57:51   5311]   Clock Logic       0        0.000
[03/12 16:57:51   5311]   All             225     1742.040
[03/12 16:57:51   5311]   --------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock DAG wire lengths at end of CTS:
[03/12 16:57:51   5311]   =====================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   --------------------
[03/12 16:57:51   5311]   Type     Wire Length
[03/12 16:57:51   5311]   --------------------
[03/12 16:57:51   5311]   Top           0.000
[03/12 16:57:51   5311]   Trunk      8355.600
[03/12 16:57:51   5311]   Leaf      54470.400
[03/12 16:57:51   5311]   Total     62826.000
[03/12 16:57:51   5311]   --------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock DAG capacitances at end of CTS:
[03/12 16:57:51   5311]   =====================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   -----------------------------------
[03/12 16:57:51   5311]   Type     Gate      Wire      Total
[03/12 16:57:51   5311]   -----------------------------------
[03/12 16:57:51   5311]   Top       0.000     0.000     0.000
[03/12 16:57:51   5311]   Trunk     0.964     1.343     2.308
[03/12 16:57:51   5311]   Leaf     11.037     9.742    20.779
[03/12 16:57:51   5311]   Total    12.001    11.085    23.087
[03/12 16:57:51   5311]   -----------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock DAG sink capacitances at end of CTS:
[03/12 16:57:51   5311]   ==========================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   ---------------------------------------------------------
[03/12 16:57:51   5311]   Count    Total     Average    Std. Dev.    Min      Max
[03/12 16:57:51   5311]   ---------------------------------------------------------
[03/12 16:57:51   5311]   11824    11.037     0.001       0.000      0.001    0.001
[03/12 16:57:51   5311]   ---------------------------------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock DAG net violations at end of CTS:
[03/12 16:57:51   5311]   =======================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   -------------------------------------------------------------------------
[03/12 16:57:51   5311]   Type          Units    Count    Average    Std. Dev.    Top 10 violations
[03/12 16:57:51   5311]   -------------------------------------------------------------------------
[03/12 16:57:51   5311]   Transition    ns         1       0.000       0.000      [0.000]
[03/12 16:57:51   5311]   -------------------------------------------------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock tree summary at end of CTS:
[03/12 16:57:51   5311]   =================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   -----------------------------------------------------
[03/12 16:57:51   5311]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/12 16:57:51   5311]   -----------------------------------------------------
[03/12 16:57:51   5311]   clock_tree clk         0.103               0.105
[03/12 16:57:51   5311]   -----------------------------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Skew group summary at end of CTS:
[03/12 16:57:51   5311]   =================================
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:51   5311]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/12 16:57:51   5311]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:51   5311]   WC:setup.late    clk/CON       0.506     0.554     0.049       0.057         0.039           0.012           0.530        0.009     100% {0.506, 0.531, 0.554}
[03/12 16:57:51   5311]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:51   5311]   
[03/12 16:57:51   5311]   Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   Found a total of 74 clock tree pins with a slew violation.
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   Slew violation summary across all clock trees - Top 10 violating pins:
[03/12 16:57:52   5311]   ======================================================================
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   Target and measured clock slews (in ns):
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:52   5311]   Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
[03/12 16:57:52   5311]                  amount     target  achieved  touch  net?   source         
[03/12 16:57:52   5311]                                               net?                         
[03/12 16:57:52   5311]   -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
[03/12 16:57:52   5311]   WC:setup.late    0.000    0.105    0.105    N      N      auto computed  core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/12 16:57:52   5311]   -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   Target sources:
[03/12 16:57:52   5311]   auto extracted - target was extracted from SDC.
[03/12 16:57:52   5311]   auto computed - target was computed when balancing trees.
[03/12 16:57:52   5311]   explicit - target is explicitly set via target_max_trans property.
[03/12 16:57:52   5311]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[03/12 16:57:52   5311]   liberty explicit - target is explicitly set via max_transition from liberty library.
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   Found 0 pins on nets marked dont_touch that have slew violations.
[03/12 16:57:52   5311]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[03/12 16:57:52   5311]   Found 0 pins on nets marked ideal_network that have slew violations.
[03/12 16:57:52   5311]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311]   
[03/12 16:57:52   5311] Synthesizing clock trees done.
[03/12 16:57:52   5311] Connecting clock gate test enables... 
[03/12 16:57:52   5311] Connecting clock gate test enables done.
[03/12 16:57:52   5311] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/12 16:57:52   5311]  * CCOpt property update_io_latency is false
[03/12 16:57:52   5311] 
[03/12 16:57:52   5311] Setting all clocks to propagated mode.
[03/12 16:57:52   5311] Resetting all latency settings from fanout cone of clock 'clk'
[03/12 16:57:52   5311] Resetting all latency settings from fanout cone of clock 'clk'
[03/12 16:57:53   5313] Clock DAG stats after update timingGraph:
[03/12 16:57:53   5313]   cell counts    : b=225, i=0, cg=0, l=0, total=225
[03/12 16:57:53   5313]   cell areas     : b=1742.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1742.040um^2
[03/12 16:57:53   5313]   gate capacitance : top=0.000pF, trunk=0.964pF, leaf=11.037pF, total=12.001pF
[03/12 16:57:53   5313]   wire capacitance : top=0.000pF, trunk=1.343pF, leaf=9.742pF, total=11.085pF
[03/12 16:57:53   5313]   wire lengths   : top=0.000um, trunk=8355.600um, leaf=54470.400um, total=62826.000um
[03/12 16:57:53   5313]   sink capacitance : count=11824, total=11.037pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/12 16:57:53   5313] Clock DAG net violations after update timingGraph:
[03/12 16:57:53   5313]   Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/12 16:57:53   5313] Clock tree state after update timingGraph:
[03/12 16:57:53   5313]   clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
[03/12 16:57:54   5313]   skew_group clk/CON: insertion delay [min=0.506, max=0.554, avg=0.530, sd=0.009], skew [0.049 vs 0.057, 100% {0.506, 0.531, 0.554}] (wid=0.065 ws=0.039) (gid=0.518 gs=0.056)
[03/12 16:57:54   5313] Clock network insertion delays are now [0.506ns, 0.554ns] average 0.530ns std.dev 0.009ns
[03/12 16:57:54   5313] Logging CTS constraint violations... 
[03/12 16:57:54   5313]   No violations found.
[03/12 16:57:54   5313] Logging CTS constraint violations done.
[03/12 16:57:54   5313] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 16:57:54   5314] Synthesizing clock trees with CCOpt done.
[03/12 16:57:54   5314] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 16:57:54   5314] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 16:57:54   5314] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 16:57:54   5314] -setupDynamicPowerViewAsDefaultView false
[03/12 16:57:54   5314]                                            # bool, default=false, private
[03/12 16:57:54   5314] #spOpts: N=65 
[03/12 16:57:56   5315] #spOpts: N=65 mergeVia=F 
[03/12 16:57:56   5316] GigaOpt running with 1 threads.
[03/12 16:57:56   5316] Info: 1 threads available for lower-level modules during optimization.
[03/12 16:57:56   5316] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 16:57:56   5316] 	Cell FILL1_LL, site bcore.
[03/12 16:57:56   5316] 	Cell FILL_NW_HH, site bcore.
[03/12 16:57:56   5316] 	Cell FILL_NW_LL, site bcore.
[03/12 16:57:56   5316] 	Cell GFILL, site gacore.
[03/12 16:57:56   5316] 	Cell GFILL10, site gacore.
[03/12 16:57:56   5316] 	Cell GFILL2, site gacore.
[03/12 16:57:56   5316] 	Cell GFILL3, site gacore.
[03/12 16:57:56   5316] 	Cell GFILL4, site gacore.
[03/12 16:57:56   5316] 	Cell LVLLHCD1, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHCD2, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHCD4, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHCD8, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHD1, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHD2, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHD4, site bcore.
[03/12 16:57:56   5316] 	Cell LVLLHD8, site bcore.
[03/12 16:57:56   5316] .
[03/12 16:57:57   5317] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1755.4M, totSessionCpu=1:28:37 **
[03/12 16:57:57   5317] *** optDesign -postCTS ***
[03/12 16:57:57   5317] DRC Margin: user margin 0.0; extra margin 0.2
[03/12 16:57:57   5317] Hold Target Slack: user slack 0
[03/12 16:57:57   5317] Setup Target Slack: user slack 0; extra slack 0.1
[03/12 16:57:57   5317] setUsefulSkewMode -noEcoRoute
[03/12 16:57:57   5317] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 16:57:57   5317] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 16:57:57   5317] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 16:57:57   5317] -setupDynamicPowerViewAsDefaultView false
[03/12 16:57:57   5317]                                            # bool, default=false, private
[03/12 16:57:57   5317] Start to check current routing status for nets...
[03/12 16:57:57   5317] Using hname+ instead name for net compare
[03/12 16:57:57   5317] All nets are already routed correctly.
[03/12 16:57:57   5317] End to check current routing status for nets (mem=1755.4M)
[03/12 16:57:58   5317] ** Profile ** Start :  cpu=0:00:00.0, mem=1755.4M
[03/12 16:57:58   5317] ** Profile ** Other data :  cpu=0:00:00.3, mem=1755.4M
[03/12 16:57:58   5318] #################################################################################
[03/12 16:57:58   5318] # Design Stage: PreRoute
[03/12 16:57:58   5318] # Design Name: fullchip
[03/12 16:57:58   5318] # Design Mode: 65nm
[03/12 16:57:58   5318] # Analysis Mode: MMMC Non-OCV 
[03/12 16:57:58   5318] # Parasitics Mode: No SPEF/RCDB
[03/12 16:57:58   5318] # Signoff Settings: SI Off 
[03/12 16:57:58   5318] #################################################################################
[03/12 16:57:58   5318] AAE_INFO: 1 threads acquired from CTE.
[03/12 16:57:58   5318] Calculate delays in BcWc mode...
[03/12 16:57:58   5318] Topological Sorting (CPU = 0:00:00.1, MEM = 1762.3M, InitMEM = 1753.4M)
[03/12 16:58:05   5325] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 16:58:05   5325] End delay calculation. (MEM=1836.73 CPU=0:00:06.9 REAL=0:00:06.0)
[03/12 16:58:06   5325] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1836.7M) ***
[03/12 16:58:06   5326] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=1:28:47 mem=1836.7M)
[03/12 16:58:07   5326] ** Profile ** Overall slacks :  cpu=0:00:08.9, mem=1836.7M
[03/12 16:58:08   5328] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1836.7M
[03/12 16:58:08   5328] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.913  |
|           TNS (ns):| -1647.2 |
|    Violating Paths:|  2463   |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.963%
       (99.321% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1836.7M
[03/12 16:58:08   5328] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1770.6M, totSessionCpu=1:28:48 **
[03/12 16:58:08   5328] ** INFO : this run is activating low effort ccoptDesign flow
[03/12 16:58:08   5328] PhyDesignGrid: maxLocalDensity 0.98
[03/12 16:58:08   5328] #spOpts: N=65 mergeVia=F 
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328] Type 'man IMPOPT-3663' for more detail.
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328] Power view               = WC_VIEW
[03/12 16:58:08   5328] Number of VT partitions  = 2
[03/12 16:58:08   5328] Standard cells in design = 811
[03/12 16:58:08   5328] Instances in design      = 58321
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328] Instance distribution across the VT partitions:
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328]  LVT : inst = 27199 (46.6%), cells = 335 (41%)
[03/12 16:58:08   5328]    Lib tcbn65gpluswc        : inst = 27199 (46.6%)
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328]  HVT : inst = 31098 (53.3%), cells = 457 (56%)
[03/12 16:58:08   5328]    Lib tcbn65gpluswc        : inst = 31098 (53.3%)
[03/12 16:58:08   5328] 
[03/12 16:58:08   5328] Reporting took 0 sec
[03/12 16:58:09   5329] *** Starting optimizing excluded clock nets MEM= 1770.6M) ***
[03/12 16:58:09   5329] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.6M) ***
[03/12 16:58:09   5329] *** Starting optimizing excluded clock nets MEM= 1770.6M) ***
[03/12 16:58:09   5329] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1770.6M) ***
[03/12 16:58:10   5329] Include MVT Delays for Hold Opt
[03/12 16:58:11   5331] *** Timing NOT met, worst failing slack is -0.913
[03/12 16:58:11   5331] *** Check timing (0:00:00.0)
[03/12 16:58:11   5331] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:58:11   5331] optDesignOneStep: Leakage Power Flow
[03/12 16:58:11   5331] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:58:11   5331] Begin: GigaOpt Optimization in TNS mode
[03/12 16:58:11   5331] Info: 226 nets with fixed/cover wires excluded.
[03/12 16:58:11   5331] Info: 226 clock nets excluded from IPO operation.
[03/12 16:58:11   5331] PhyDesignGrid: maxLocalDensity 0.95
[03/12 16:58:11   5331] #spOpts: N=65 
[03/12 16:58:16   5336] *info: 226 clock nets excluded
[03/12 16:58:16   5336] *info: 2 special nets excluded.
[03/12 16:58:16   5336] *info: 180 no-driver nets excluded.
[03/12 16:58:16   5336] *info: 226 nets with fixed/cover wires excluded.
[03/12 16:58:17   5337] Effort level <high> specified for reg2reg path_group
[03/12 16:58:21   5341] ** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1647.223 Density 99.32
[03/12 16:58:21   5341] Optimizer TNS Opt
[03/12 16:58:21   5341] Active Path Group: reg2reg  
[03/12 16:58:21   5341] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:58:21   5341] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:58:21   5341] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:58:21   5341] |  -0.913|   -0.913|-1647.182|-1647.223|    99.32%|   0:00:00.0| 1973.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:58:21   5341] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 16:58:25   5345] |  -0.913|   -0.913|-1646.165|-1646.205|    99.32%|   0:00:04.0| 1979.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:58:25   5345] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 16:58:26   5346] |  -0.913|   -0.913|-1646.036|-1646.076|    99.32%|   0:00:01.0| 1981.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:58:26   5346] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 16:58:27   5347] |  -0.913|   -0.913|-1645.560|-1645.600|    99.32%|   0:00:01.0| 1982.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:58:27   5347] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 16:58:28   5348] |  -0.913|   -0.913|-1645.339|-1645.379|    99.32%|   0:00:01.0| 1982.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:58:28   5348] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 16:58:29   5349] |  -0.913|   -0.913|-1645.095|-1645.135|    99.32%|   0:00:01.0| 1983.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 16:58:29   5349] |        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
[03/12 16:58:30   5350] |  -0.913|   -0.913|-1644.900|-1644.939|    99.32%|   0:00:01.0| 1983.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:58:30   5350] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/12 16:58:32   5352] |  -0.913|   -0.913|-1644.900|-1644.939|    99.32%|   0:00:02.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:58:32   5352] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 16:58:33   5353] |  -0.913|   -0.913|-1644.300|-1644.340|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 16:58:33   5353] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 16:58:35   5355] |  -0.913|   -0.913|-1644.257|-1644.297|    99.32%|   0:00:02.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:58:35   5355] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 16:58:36   5356] |  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 16:58:36   5356] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 16:58:37   5356] |  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:58:37   5356] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/12 16:58:38   5358] |  -0.913|   -0.913|-1644.249|-1644.289|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:58:38   5358] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 16:58:38   5358] |  -0.913|   -0.913|-1644.032|-1644.072|    99.32%|   0:00:00.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:58:38   5358] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 16:58:38   5358] |  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:00.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:58:38   5358] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 16:58:39   5359] |  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 16:58:39   5359] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 16:58:40   5360] |  -0.913|   -0.913|-1643.666|-1643.706|    99.32%|   0:00:01.0| 1984.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:58:40   5360] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 16:58:40   5360] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:58:40   5360] 
[03/12 16:58:40   5360] *** Finish Core Optimize Step (cpu=0:00:18.7 real=0:00:19.0 mem=1984.2M) ***
[03/12 16:58:40   5360] 
[03/12 16:58:40   5360] *** Finished Optimize Step Cumulative (cpu=0:00:18.9 real=0:00:19.0 mem=1984.2M) ***
[03/12 16:58:40   5360] ** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1643.706 Density 99.32
[03/12 16:58:41   5360] *** Starting refinePlace (1:29:21 mem=2000.2M) ***
[03/12 16:58:41   5360] Total net bbox length = 1.266e+06 (5.558e+05 7.107e+05) (ext = 4.671e+04)
[03/12 16:58:41   5361] default core: bins with density >  0.75 =  100 % ( 1444 / 1444 )
[03/12 16:58:41   5361] Density distribution unevenness ratio = 0.471%
[03/12 16:58:41   5361] RPlace IncrNP: Rollback Lev = -3
[03/12 16:58:41   5361] RPlace: Density =1.106667, incremental np is triggered.
[03/12 16:58:41   5361] nrCritNet: 1.99% ( 1239 / 62365 ) cutoffSlk: -885.1ps stdDelay: 14.2ps
[03/12 16:59:01   5381] default core: bins with density >  0.75 = 99.8 % ( 1441 / 1444 )
[03/12 16:59:01   5381] Density distribution unevenness ratio = 1.851%
[03/12 16:59:01   5381] RPlace postIncrNP: Density = 1.106667 -> 1.156667.
[03/12 16:59:01   5381] RPlace postIncrNP Info: Density distribution changes:
[03/12 16:59:01   5381] [1.10+      ] :	 1 (0.07%) -> 26 (1.80%)
[03/12 16:59:01   5381] [1.05 - 1.10] :	 10 (0.69%) -> 123 (8.52%)
[03/12 16:59:01   5381] [1.00 - 1.05] :	 161 (11.15%) -> 462 (31.99%)
[03/12 16:59:01   5381] [0.95 - 1.00] :	 1272 (88.09%) -> 568 (39.34%)
[03/12 16:59:01   5381] [0.90 - 0.95] :	 0 (0.00%) -> 201 (13.92%)
[03/12 16:59:01   5381] [0.85 - 0.90] :	 0 (0.00%) -> 51 (3.53%)
[03/12 16:59:01   5381] [0.80 - 0.85] :	 0 (0.00%) -> 8 (0.55%)
[03/12 16:59:01   5381] [CPU] RefinePlace/IncrNP (cpu=0:00:20.8, real=0:00:20.0, mem=2108.9MB) @(1:29:21 - 1:29:42).
[03/12 16:59:01   5381] Move report: incrNP moves 116270 insts, mean move: 3.28 um, max move: 64.20 um
[03/12 16:59:01   5381] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U265): (626.60, 620.20) --> (578.60, 604.00)
[03/12 16:59:01   5381] Move report: Timing Driven Placement moves 116270 insts, mean move: 3.28 um, max move: 64.20 um
[03/12 16:59:01   5381] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U265): (626.60, 620.20) --> (578.60, 604.00)
[03/12 16:59:01   5381] 	Runtime: CPU: 0:00:20.9 REAL: 0:00:20.0 MEM: 2108.9MB
[03/12 16:59:01   5381] Starting refinePlace ...
[03/12 16:59:01   5381] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/12 16:59:01   5381] Type 'man IMPSP-2002' for more detail.
[03/12 16:59:01   5381] Total net bbox length = 1.233e+06 (5.725e+05 6.607e+05) (ext = 4.715e+04)
[03/12 16:59:01   5381] Runtime: CPU: 0:00:20.9 REAL: 0:00:20.0 MEM: 2108.9MB
[03/12 16:59:01   5381] [CPU] RefinePlace/total (cpu=0:00:20.9, real=0:00:20.0, mem=2108.9MB) @(1:29:21 - 1:29:42).
[03/12 16:59:01   5381] *** Finished refinePlace (1:29:42 mem=2108.9M) ***
[03/12 16:59:02   5382] Finished re-routing un-routed nets (0:00:00.1 2108.9M)
[03/12 16:59:02   5382] 
[03/12 16:59:03   5383] 
[03/12 16:59:03   5383] Density : 0.9932
[03/12 16:59:03   5383] Max route overflow : 0.0000
[03/12 16:59:03   5383] 
[03/12 16:59:03   5383] 
[03/12 16:59:03   5383] *** Finish Physical Update (cpu=0:00:23.3 real=0:00:23.0 mem=2108.9M) ***
[03/12 16:59:04   5384] ** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1650.563 Density 99.32
[03/12 16:59:04   5384] **** Begin NDR-Layer Usage Statistics ****
[03/12 16:59:04   5384] Layer 3 has 226 constrained nets 
[03/12 16:59:04   5384] Layer 7 has 664 constrained nets 
[03/12 16:59:04   5384] **** End NDR-Layer Usage Statistics ****
[03/12 16:59:04   5384] 
[03/12 16:59:04   5384] *** Finish post-CTS Setup Fixing (cpu=0:00:47.0 real=0:00:47.0 mem=2108.9M) ***
[03/12 16:59:04   5384] 
[03/12 16:59:04   5384] End: GigaOpt Optimization in TNS mode
[03/12 16:59:04   5384] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:59:04   5384] optDesignOneStep: Leakage Power Flow
[03/12 16:59:04   5384] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 16:59:04   5384] Begin: GigaOpt Optimization in WNS mode
[03/12 16:59:04   5384] Info: 226 nets with fixed/cover wires excluded.
[03/12 16:59:04   5385] Info: 226 clock nets excluded from IPO operation.
[03/12 16:59:04   5385] PhyDesignGrid: maxLocalDensity 1.00
[03/12 16:59:04   5385] #spOpts: N=65 
[03/12 16:59:08   5388] *info: 226 clock nets excluded
[03/12 16:59:08   5388] *info: 2 special nets excluded.
[03/12 16:59:08   5388] *info: 180 no-driver nets excluded.
[03/12 16:59:08   5388] *info: 226 nets with fixed/cover wires excluded.
[03/12 16:59:09   5390] ** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1650.563 Density 99.32
[03/12 16:59:09   5390] Optimizer WNS Pass 0
[03/12 16:59:10   5390] Active Path Group: reg2reg  
[03/12 16:59:10   5390] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:59:10   5390] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 16:59:10   5390] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:59:10   5390] |  -0.919|   -0.919|-1650.523|-1650.563|    99.32%|   0:00:00.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:59:10   5390] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 16:59:11   5391] |  -0.903|   -0.903|-1648.121|-1648.161|    99.32%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 16:59:11   5391] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 16:59:13   5393] |  -0.895|   -0.895|-1643.370|-1643.410|    99.32%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 16:59:13   5393] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 16:59:19   5399] |  -0.892|   -0.892|-1641.879|-1641.919|    99.31%|   0:00:06.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:59:19   5399] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 16:59:21   5401] |  -0.892|   -0.892|-1641.834|-1641.874|    99.31%|   0:00:02.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:59:21   5401] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 16:59:22   5402] |  -0.890|   -0.890|-1641.455|-1641.495|    99.31%|   0:00:01.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:59:22   5402] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 16:59:26   5406] |  -0.890|   -0.890|-1641.278|-1641.318|    99.31%|   0:00:04.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:59:26   5406] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 16:59:35   5415] |  -0.890|   -0.890|-1641.241|-1641.281|    99.31%|   0:00:09.0| 1994.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 16:59:35   5415] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 16:59:36   5416] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 16:59:36   5416] **INFO: Starting Blocking QThread with 1 CPU
[03/12 16:59:36   5416]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/12 16:59:36   5416] #################################################################################
[03/12 16:59:36   5416] # Design Stage: PreRoute
[03/12 16:59:36   5416] # Design Name: fullchip
[03/12 16:59:36   5416] # Design Mode: 65nm
[03/12 16:59:36   5416] # Analysis Mode: MMMC Non-OCV 
[03/12 16:59:36   5416] # Parasitics Mode: No SPEF/RCDB
[03/12 16:59:36   5416] # Signoff Settings: SI Off 
[03/12 16:59:36   5416] #################################################################################
[03/12 16:59:36   5416] AAE_INFO: 1 threads acquired from CTE.
[03/12 16:59:36   5416] Calculate delays in BcWc mode...
[03/12 16:59:36   5416] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/12 16:59:36   5416] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/12 16:59:36   5416] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 16:59:36   5416] End delay calculation. (MEM=0 CPU=0:00:06.8 REAL=0:00:07.0)
[03/12 16:59:36   5416] *** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 0.0M) ***
[03/12 16:59:36   5416] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -68.982 } { -0.051 } { 3394 } { 19592 } } } }
[03/12 16:59:48   5427]  
_______________________________________________________________________
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7174_CTS_387 (CKBD8)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7175_CTS_386 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7176_CTS_384 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7177_CTS_350 (CKBD3)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7178_CTS_345 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7179_CTS_10 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7180_CTS_443 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7181_CTS_417 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7182_CTS_416 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7183_CTS_413 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7184_CTS_387 (CKBD8)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7185_CTS_11 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7186_CTS_374 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7187_CTS_443 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7188_CTS_405 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7189_CTS_399 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC7190_CTS_400 (CKBD1)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7191_CTS_357 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7192_CTS_382 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7193_CTS_352 (CKBD8)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7194_CTS_405 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7195_CTS_350 (CKBD3)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7196_CTS_345 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/FE_USKC7197_CTS_15 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7198_CTS_416 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7199_CTS_386 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7200_CTS_8 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC7201_CTS_4 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7202_CTS_413 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7203_CTS_12 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/FE_USKC7204_CTS_16 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC7205_CTS_4 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC7206_CTS_8 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7207_CTS_371 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7208_CTS_12 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7209_CTS_403 (CKBD16)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7210_CTS_356 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7211_CTS_10 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/FE_USKC7212_CTS_343 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7213_CTS_11 (BUFFD12)
[03/12 17:00:00   5439] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC7214_CTS_8 (CKBD16)
[03/12 17:00:00   5439] skewClock sized 0 and inserted 41 insts
[03/12 17:00:02   5441] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:02   5441] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:00:02   5441] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:09   5449] |  -0.798|   -0.798|-1357.611|-1368.833|    99.31%|   0:00:34.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:09   5449] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 17:00:15   5454] |  -0.797|   -0.797|-1356.671|-1367.893|    99.31%|   0:00:06.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:15   5454] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:15   5455] |  -0.793|   -0.793|-1356.190|-1367.411|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:15   5455] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 17:00:18   5458] |  -0.792|   -0.792|-1355.955|-1367.177|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:18   5458] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:21   5461] |  -0.791|   -0.791|-1355.098|-1366.319|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:21   5461] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:22   5461] |  -0.789|   -0.789|-1354.805|-1366.027|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:22   5461] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:23   5462] |  -0.788|   -0.788|-1354.321|-1365.543|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:23   5462] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:23   5462] |  -0.787|   -0.787|-1353.998|-1365.219|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:23   5462] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:25   5464] |  -0.786|   -0.786|-1353.467|-1364.689|    99.31%|   0:00:02.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:25   5464] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:26   5465] |  -0.784|   -0.784|-1352.058|-1363.279|    99.31%|   0:00:01.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:00:26   5465] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:31   5470] |  -0.783|   -0.783|-1351.859|-1363.081|    99.31%|   0:00:05.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:31   5470] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:31   5470] |  -0.783|   -0.783|-1351.734|-1362.955|    99.31%|   0:00:00.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:31   5470] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:34   5474] |  -0.783|   -0.783|-1351.591|-1362.813|    99.31%|   0:00:03.0| 2038.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:34   5474] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/12 17:00:35   5474] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7215_CTS_443 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7216_CTS_443 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7217_CTS_443 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7218_CTS_442 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7219_CTS_434 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7220_CTS_387 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7221_CTS_387 (CKBD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7222_CTS_387 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7223_CTS_368 (CKBD1)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7224_CTS_350 (CKBD4)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7225_CTS_350 (CKBD2)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7226_CTS_350 (CKBD3)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7227_CTS_345 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7228_CTS_345 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7229_CTS_345 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7230_CTS_11 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7231_CTS_444 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7232_CTS_443 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7233_CTS_443 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7234_CTS_443 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7235_CTS_417 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7236_CTS_417 (CKND12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7237_CTS_417 (CKND12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC7238_CTS_414 (CKBD1)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7239_CTS_368 (CKBD1)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7240_CTS_387 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7241_CTS_387 (CKBD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7242_CTS_387 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7243_CTS_405 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7244_CTS_405 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7245_CTS_405 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7246_CTS_357 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7247_CTS_357 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7248_CTS_382 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7249_CTS_382 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7250_CTS_416 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7251_CTS_416 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7252_CTS_416 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7253_CTS_386 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7254_CTS_386 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7255_CTS_386 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7256_CTS_413 (BUFFD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7257_CTS_413 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/FE_USKC7258_CTS_413 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7259_CTS_8 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7260_CTS_8 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/FE_USKC7261_CTS_15 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/FE_USKC7262_CTS_15 (CKBD16)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC7263_CTS_8 (BUFFD6)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC7264_CTS_8 (BUFFD12)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7265_CTS_12 (CKBD8)
[03/12 17:00:46   5486] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7266_CTS_12 (BUFFD12)
[03/12 17:00:46   5486] skewClock sized 0 and inserted 52 insts
[03/12 17:00:48   5488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:48   5488] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:00:48   5488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:48   5488] |  -0.551|   -0.551|-1154.664|-1221.216|    99.31%|   0:00:14.0| 2081.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:48   5488] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 17:00:49   5488] |  -0.551|   -0.551|-1154.664|-1221.216|    99.31%|   0:00:01.0| 2081.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:00:49   5488] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 17:00:49   5488] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:49   5488] 
[03/12 17:00:49   5488] *** Finish Core Optimize Step (cpu=0:01:38 real=0:01:39 mem=2081.8M) ***
[03/12 17:00:49   5488] Active Path Group: default 
[03/12 17:00:49   5489] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:49   5489] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:00:49   5489] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:49   5489] |  -0.515|   -0.551| -66.552|-1221.216|    99.31%|   0:00:00.0| 2081.8M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:00:49   5489] |  -0.515|   -0.551| -66.552|-1221.216|    99.31%|   0:00:00.0| 2081.8M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:00:49   5489] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:00:49   5489] 
[03/12 17:00:49   5489] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2081.8M) ***
[03/12 17:00:49   5489] 
[03/12 17:00:49   5489] *** Finished Optimize Step Cumulative (cpu=0:01:39 real=0:01:39 mem=2081.8M) ***
[03/12 17:00:49   5489] ** GigaOpt Optimizer WNS Slack -0.551 TNS Slack -1221.216 Density 99.31
[03/12 17:00:50   5489] *** Starting refinePlace (1:31:30 mem=2097.8M) ***
[03/12 17:00:50   5489] Total net bbox length = 1.242e+06 (5.748e+05 6.668e+05) (ext = 4.717e+04)
[03/12 17:00:50   5489] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 17:00:50   5489] default core: bins with density >  0.75 = 99.8 % ( 1441 / 1444 )
[03/12 17:00:50   5489] Density distribution unevenness ratio = 1.854%
[03/12 17:00:50   5489] RPlace IncrNP: Rollback Lev = -3
[03/12 17:00:50   5489] RPlace: Density =1.156667, incremental np is triggered.
[03/12 17:00:50   5490] nrCritNet: 2.00% ( 1247 / 62446 ) cutoffSlk: -547.3ps stdDelay: 14.2ps
[03/12 17:01:12   5511] default core: bins with density >  0.75 = 99.7 % ( 1440 / 1444 )
[03/12 17:01:12   5511] Density distribution unevenness ratio = 2.457%
[03/12 17:01:12   5511] RPlace postIncrNP: Density = 1.156667 -> 1.324444.
[03/12 17:01:12   5511] RPlace postIncrNP Info: Density distribution changes:
[03/12 17:01:12   5511] [1.10+      ] :	 26 (1.80%) -> 81 (5.61%)
[03/12 17:01:12   5511] [1.05 - 1.10] :	 132 (9.14%) -> 138 (9.56%)
[03/12 17:01:12   5511] [1.00 - 1.05] :	 477 (33.03%) -> 403 (27.91%)
[03/12 17:01:12   5511] [0.95 - 1.00] :	 554 (38.37%) -> 498 (34.49%)
[03/12 17:01:12   5511] [0.90 - 0.95] :	 191 (13.23%) -> 211 (14.61%)
[03/12 17:01:12   5511] [0.85 - 0.90] :	 51 (3.53%) -> 80 (5.54%)
[03/12 17:01:12   5511] [0.80 - 0.85] :	 8 (0.55%) -> 19 (1.32%)
[03/12 17:01:12   5511] [CPU] RefinePlace/IncrNP (cpu=0:00:22.2, real=0:00:22.0, mem=2193.2MB) @(1:31:30 - 1:31:52).
[03/12 17:01:12   5511] Move report: incrNP moves 111317 insts, mean move: 2.13 um, max move: 89.60 um
[03/12 17:01:12   5511] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC7076_q_temp_149_): (56.40, 344.80) --> (70.40, 269.20)
[03/12 17:01:12   5511] Move report: Timing Driven Placement moves 111317 insts, mean move: 2.13 um, max move: 89.60 um
[03/12 17:01:12   5511] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC7076_q_temp_149_): (56.40, 344.80) --> (70.40, 269.20)
[03/12 17:01:12   5511] 	Runtime: CPU: 0:00:22.3 REAL: 0:00:22.0 MEM: 2193.2MB
[03/12 17:01:12   5511] Starting refinePlace ...
[03/12 17:01:12   5512] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/12 17:01:12   5512] Type 'man IMPSP-2002' for more detail.
[03/12 17:01:12   5512] Total net bbox length = 1.222e+06 (5.674e+05 6.547e+05) (ext = 4.727e+04)
[03/12 17:01:12   5512] Runtime: CPU: 0:00:22.4 REAL: 0:00:22.0 MEM: 2193.2MB
[03/12 17:01:12   5512] [CPU] RefinePlace/total (cpu=0:00:22.4, real=0:00:22.0, mem=2193.2MB) @(1:31:30 - 1:31:52).
[03/12 17:01:12   5512] *** Finished refinePlace (1:31:52 mem=2193.2M) ***
[03/12 17:01:12   5512] Finished re-routing un-routed nets (0:00:00.1 2193.2M)
[03/12 17:01:12   5512] 
[03/12 17:01:14   5514] 
[03/12 17:01:14   5514] Density : 0.9945
[03/12 17:01:14   5514] Max route overflow : 0.0000
[03/12 17:01:14   5514] 
[03/12 17:01:14   5514] 
[03/12 17:01:14   5514] *** Finish Physical Update (cpu=0:00:25.1 real=0:00:25.0 mem=2193.2M) ***
[03/12 17:01:15   5515] ** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -1228.674 Density 99.45
[03/12 17:01:15   5515] Skipped Place ECO bump recovery (WNS opt)
[03/12 17:01:15   5515] Optimizer WNS Pass 1
[03/12 17:01:15   5515] Active Path Group: reg2reg  
[03/12 17:01:16   5515] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:01:16   5515] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:01:16   5515] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:01:16   5515] |  -0.558|   -0.558|-1162.083|-1228.674|    99.45%|   0:00:01.0| 2193.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:01:16   5515] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 17:01:23   5522] |  -0.558|   -0.558|-1161.814|-1228.405|    99.45%|   0:00:07.0| 2193.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:01:23   5522] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 17:01:23   5523] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:01:34   5534] skewClock has sized core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L4_9 (CKBD12)
[03/12 17:01:34   5534] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L2_2 (CKBD12)
[03/12 17:01:34   5534] skewClock has sized core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_2 (CKBD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7267_CTS_426 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7268_CTS_443 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7269_CTS_443 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7270_CTS_443 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7271_CTS_443 (CKBD4)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7272_CTS_365 (CKBD1)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7273_CTS_388 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7274_CTS_387 (BUFFD6)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7275_CTS_387 (CKBD4)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7276_CTS_351 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7277_CTS_350 (CKBD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7278_CTS_350 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7279_CTS_350 (CKBD3)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7280_CTS_10 (CKBD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7281_CTS_10 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_USKC7282_CTS_10 (CKBD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7283_CTS_368 (CKBD1)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7284_CTS_365 (CKBD1)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7285_CTS_382 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7286_CTS_382 (CKBD4)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7287_CTS_444 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7288_CTS_357 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7289_CTS_357 (CKBD4)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7290_CTS_357 (CKBD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7291_CTS_357 (CKBD16)
[03/12 17:01:34   5534] skewClock has inserted core_instance/psum_mem_instance/FE_USKC7292_CTS_93 (CKBD16)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7293_CTS_386 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7294_CTS_386 (CKBD4)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7295_CTS_386 (CKND16)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7296_CTS_386 (CKND16)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7297_CTS_386 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7298_CTS_386 (CKBD6)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7299_CTS_386 (BUFFD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/FE_USKC7300_CTS_413 (CKBD12)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7301_CTS_12 (BUFFD8)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7302_CTS_12 (BUFFD6)
[03/12 17:01:34   5534] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC7303_CTS_12 (BUFFD6)
[03/12 17:01:34   5534] skewClock sized 3 and inserted 37 insts
[03/12 17:01:36   5536] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:01:36   5536] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:01:36   5536] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:01:42   5542] |  -0.435|   -0.827|-1119.064|-1224.511|    99.45%|   0:00:19.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:01:42   5542] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 17:01:47   5546] |  -0.435|   -0.827|-1119.051|-1224.498|    99.45%|   0:00:05.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:01:47   5546] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 17:01:56   5556] |  -0.434|   -0.827|-1118.856|-1224.303|    99.44%|   0:00:09.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:01:56   5556] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 17:01:58   5558] |  -0.434|   -0.827|-1118.601|-1224.048|    99.44%|   0:00:02.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:01:58   5558] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 17:01:58   5558] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7304_CTS_368 (CKBD1)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7305_CTS_368 (CKBD1)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7306_CTS_368 (CKBD1)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7307_CTS_368 (CKBD1)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7308_CTS_368 (CKBD1)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7309_CTS_382 (CKBD4)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7310_CTS_382 (BUFFD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7311_CTS_357 (BUFFD12)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7312_CTS_357 (CKBD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7313_CTS_357 (CKBD4)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7314_CTS_357 (BUFFD12)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7315_CTS_357 (CKBD12)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7316_CTS_405 (BUFFD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7317_CTS_405 (BUFFD4)
[03/12 17:02:08   5567] skewClock has inserted core_instance/psum_mem_instance/FE_USKC7318_CTS_93 (BUFFD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/psum_mem_instance/FE_USKC7319_CTS_93 (CKBD16)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7320_CTS_373 (CKBD16)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7321_CTS_386 (BUFFD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7322_CTS_386 (CKBD6)
[03/12 17:02:08   5567] skewClock has inserted core_instance/FE_USKC7323_CTS_386 (BUFFD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7324_CTS_12 (CKBD8)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7325_CTS_12 (BUFFD12)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7326_CTS_8 (BUFFD12)
[03/12 17:02:08   5567] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC7327_CTS_8 (BUFFD12)
[03/12 17:02:08   5567] skewClock sized 0 and inserted 24 insts
[03/12 17:02:08   5568] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:08   5568] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:02:08   5568] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:08   5568] |  -0.433|   -0.939|-1067.262|-1192.115|    99.44%|   0:00:10.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:08   5568] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:10   5569] |  -0.433|   -0.939|-1067.262|-1192.115|    99.44%|   0:00:02.0| 2127.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:10   5569] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:10   5569] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:10   5569] 
[03/12 17:02:10   5569] *** Finish Core Optimize Step (cpu=0:00:54.2 real=0:00:55.0 mem=2127.3M) ***
[03/12 17:02:10   5569] Active Path Group: default 
[03/12 17:02:10   5569] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:10   5569] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:02:10   5569] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:10   5569] |  -0.939|   -0.939|-124.852|-1192.115|    99.44%|   0:00:00.0| 2127.3M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:02:10   5570] |  -0.939|   -0.939|-124.852|-1192.115|    99.44%|   0:00:00.0| 2127.3M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:02:10   5570] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:10   5570] 
[03/12 17:02:10   5570] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2127.3M) ***
[03/12 17:02:10   5570] 
[03/12 17:02:10   5570] *** Finished Optimize Step Cumulative (cpu=0:00:54.5 real=0:00:55.0 mem=2127.3M) ***
[03/12 17:02:10   5570] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1192.115 Density 99.44
[03/12 17:02:10   5570] *** Starting refinePlace (1:32:51 mem=2127.3M) ***
[03/12 17:02:10   5570] Total net bbox length = 1.229e+06 (5.686e+05 6.603e+05) (ext = 4.727e+04)
[03/12 17:02:10   5570] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 17:02:10   5570] default core: bins with density >  0.75 = 99.7 % ( 1440 / 1444 )
[03/12 17:02:10   5570] Density distribution unevenness ratio = 2.459%
[03/12 17:02:10   5570] RPlace IncrNP: Rollback Lev = -3
[03/12 17:02:10   5570] RPlace: Density =1.314444, incremental np is triggered.
[03/12 17:02:11   5571] nrCritNet: 2.00% ( 1249 / 62500 ) cutoffSlk: -437.2ps stdDelay: 14.2ps
[03/12 17:02:28   5588] default core: bins with density >  0.75 = 99.9 % ( 1442 / 1444 )
[03/12 17:02:28   5588] Density distribution unevenness ratio = 2.238%
[03/12 17:02:28   5588] RPlace postIncrNP: Density = 1.314444 -> 1.227778.
[03/12 17:02:28   5588] RPlace postIncrNP Info: Density distribution changes:
[03/12 17:02:28   5588] [1.10+      ] :	 81 (5.61%) -> 68 (4.71%)
[03/12 17:02:28   5588] [1.05 - 1.10] :	 143 (9.90%) -> 144 (9.97%)
[03/12 17:02:28   5588] [1.00 - 1.05] :	 404 (27.98%) -> 423 (29.29%)
[03/12 17:02:28   5588] [0.95 - 1.00] :	 497 (34.42%) -> 492 (34.07%)
[03/12 17:02:28   5588] [0.90 - 0.95] :	 207 (14.34%) -> 230 (15.93%)
[03/12 17:02:28   5588] [0.85 - 0.90] :	 78 (5.40%) -> 68 (4.71%)
[03/12 17:02:28   5588] [0.80 - 0.85] :	 20 (1.39%) -> 14 (0.97%)
[03/12 17:02:28   5588] [CPU] RefinePlace/IncrNP (cpu=0:00:18.1, real=0:00:18.0, mem=2217.4MB) @(1:32:51 - 1:33:09).
[03/12 17:02:28   5588] Move report: incrNP moves 105781 insts, mean move: 1.59 um, max move: 49.60 um
[03/12 17:02:28   5588] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U112): (330.60, 469.00) --> (288.20, 476.20)
[03/12 17:02:28   5588] Move report: Timing Driven Placement moves 105781 insts, mean move: 1.59 um, max move: 49.60 um
[03/12 17:02:28   5588] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U112): (330.60, 469.00) --> (288.20, 476.20)
[03/12 17:02:28   5588] 	Runtime: CPU: 0:00:18.1 REAL: 0:00:18.0 MEM: 2217.4MB
[03/12 17:02:28   5588] Starting refinePlace ...
[03/12 17:02:28   5588] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/12 17:02:28   5588] Type 'man IMPSP-2002' for more detail.
[03/12 17:02:28   5588] Total net bbox length = 1.217e+06 (5.658e+05 6.509e+05) (ext = 4.730e+04)
[03/12 17:02:28   5588] Runtime: CPU: 0:00:18.2 REAL: 0:00:18.0 MEM: 2217.4MB
[03/12 17:02:28   5588] [CPU] RefinePlace/total (cpu=0:00:18.2, real=0:00:18.0, mem=2217.4MB) @(1:32:51 - 1:33:09).
[03/12 17:02:28   5588] *** Finished refinePlace (1:33:09 mem=2217.4M) ***
[03/12 17:02:29   5589] Finished re-routing un-routed nets (0:00:00.1 2217.4M)
[03/12 17:02:29   5589] 
[03/12 17:02:30   5590] 
[03/12 17:02:30   5590] Density : 0.9951
[03/12 17:02:30   5590] Max route overflow : 0.0000
[03/12 17:02:30   5590] 
[03/12 17:02:30   5590] 
[03/12 17:02:30   5590] *** Finish Physical Update (cpu=0:00:20.3 real=0:00:20.0 mem=2217.4M) ***
[03/12 17:02:31   5591] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1200.261 Density 99.51
[03/12 17:02:31   5591] Skipped Place ECO bump recovery (WNS opt)
[03/12 17:02:31   5591] Optimizer WNS Pass 2
[03/12 17:02:31   5591] Active Path Group: reg2reg  
[03/12 17:02:31   5591] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:31   5591] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:02:31   5591] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:31   5591] |  -0.466|   -0.939|-1075.398|-1200.261|    99.51%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:31   5591] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:32   5592] |  -0.457|   -0.939|-1073.449|-1198.312|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:32   5592] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:33   5593] |  -0.457|   -0.939|-1073.285|-1198.148|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:33   5593] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:33   5593] |  -0.448|   -0.939|-1071.153|-1196.016|    99.51%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:33   5593] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:34   5594] |  -0.446|   -0.939|-1067.591|-1192.455|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:34   5594] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:35   5594] |  -0.446|   -0.939|-1067.511|-1192.375|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:35   5594] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:36   5596] |  -0.442|   -0.939|-1067.552|-1192.415|    99.51%|   0:00:01.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:36   5596] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:41   5601] |  -0.442|   -0.939|-1067.437|-1192.300|    99.52%|   0:00:05.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:41   5601] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:41   5601] |  -0.442|   -0.939|-1067.437|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:02:41   5601] |        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/12 17:02:41   5601] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:41   5601] 
[03/12 17:02:41   5601] *** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=2217.4M) ***
[03/12 17:02:42   5602] Active Path Group: default 
[03/12 17:02:42   5602] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:42   5602] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:02:42   5602] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:42   5602] |  -0.939|   -0.939|-124.863|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:02:42   5602] |  -0.939|   -0.939|-124.863|-1192.300|    99.52%|   0:00:00.0| 2217.4M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:02:42   5602] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:02:42   5602] 
[03/12 17:02:42   5602] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2217.4M) ***
[03/12 17:02:42   5602] 
[03/12 17:02:42   5602] *** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=2217.4M) ***
[03/12 17:02:42   5602] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1192.300 Density 99.52
[03/12 17:02:42   5602] *** Starting refinePlace (1:33:23 mem=2217.4M) ***
[03/12 17:02:42   5602] Total net bbox length = 1.222e+06 (5.659e+05 6.556e+05) (ext = 4.730e+04)
[03/12 17:02:42   5602] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 17:02:42   5603] default core: bins with density >  0.75 = 99.9 % ( 1442 / 1444 )
[03/12 17:02:42   5603] Density distribution unevenness ratio = 2.237%
[03/12 17:02:42   5603] RPlace IncrNP: Rollback Lev = -3
[03/12 17:02:42   5603] RPlace: Density =1.227778, incremental np is triggered.
[03/12 17:02:43   5603] nrCritNet: 2.00% ( 1247 / 62503 ) cutoffSlk: -430.9ps stdDelay: 14.2ps
[03/12 17:02:57   5618] default core: bins with density >  0.75 = 99.9 % ( 1442 / 1444 )
[03/12 17:02:57   5618] Density distribution unevenness ratio = 2.063%
[03/12 17:02:57   5618] RPlace postIncrNP: Density = 1.227778 -> 1.186667.
[03/12 17:02:57   5618] RPlace postIncrNP Info: Density distribution changes:
[03/12 17:02:57   5618] [1.10+      ] :	 68 (4.71%) -> 61 (4.22%)
[03/12 17:02:57   5618] [1.05 - 1.10] :	 145 (10.04%) -> 129 (8.93%)
[03/12 17:02:57   5618] [1.00 - 1.05] :	 422 (29.22%) -> 411 (28.46%)
[03/12 17:02:57   5618] [0.95 - 1.00] :	 492 (34.07%) -> 559 (38.71%)
[03/12 17:02:57   5618] [0.90 - 0.95] :	 231 (16.00%) -> 217 (15.03%)
[03/12 17:02:57   5618] [0.85 - 0.90] :	 67 (4.64%) -> 54 (3.74%)
[03/12 17:02:57   5618] [0.80 - 0.85] :	 14 (0.97%) -> 9 (0.62%)
[03/12 17:02:57   5618] [CPU] RefinePlace/IncrNP (cpu=0:00:15.1, real=0:00:15.0, mem=2228.6MB) @(1:33:23 - 1:33:38).
[03/12 17:02:57   5618] Move report: incrNP moves 93068 insts, mean move: 1.02 um, max move: 49.60 um
[03/12 17:02:57   5618] 	Max move on inst (core_instance/mac_array_instance/FE_OFC4863_q_temp_442_): (216.00, 506.80) --> (215.00, 458.20)
[03/12 17:02:57   5618] Move report: Timing Driven Placement moves 93068 insts, mean move: 1.02 um, max move: 49.60 um
[03/12 17:02:57   5618] 	Max move on inst (core_instance/mac_array_instance/FE_OFC4863_q_temp_442_): (216.00, 506.80) --> (215.00, 458.20)
[03/12 17:02:57   5618] 	Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2228.6MB
[03/12 17:02:57   5618] Starting refinePlace ...
[03/12 17:02:57   5618] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/12 17:02:57   5618] Type 'man IMPSP-2002' for more detail.
[03/12 17:02:57   5618] Total net bbox length = 1.217e+06 (5.657e+05 6.508e+05) (ext = 4.729e+04)
[03/12 17:02:57   5618] Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2228.6MB
[03/12 17:02:57   5618] [CPU] RefinePlace/total (cpu=0:00:15.2, real=0:00:15.0, mem=2228.6MB) @(1:33:23 - 1:33:38).
[03/12 17:02:57   5618] *** Finished refinePlace (1:33:38 mem=2228.6M) ***
[03/12 17:02:58   5618] Finished re-routing un-routed nets (0:00:00.1 2228.6M)
[03/12 17:02:58   5618] 
[03/12 17:02:59   5619] 
[03/12 17:02:59   5619] Density : 0.9952
[03/12 17:02:59   5619] Max route overflow : 0.0000
[03/12 17:02:59   5619] 
[03/12 17:02:59   5619] 
[03/12 17:02:59   5619] *** Finish Physical Update (cpu=0:00:17.0 real=0:00:17.0 mem=2228.6M) ***
[03/12 17:02:59   5619] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1187.925 Density 99.52
[03/12 17:02:59   5620] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:02:59   5620] Layer 3 has 380 constrained nets 
[03/12 17:02:59   5620] Layer 7 has 646 constrained nets 
[03/12 17:02:59   5620] **** End NDR-Layer Usage Statistics ****
[03/12 17:02:59   5620] 
[03/12 17:02:59   5620] *** Finish post-CTS Setup Fixing (cpu=0:03:50 real=0:03:50 mem=2228.6M) ***
[03/12 17:02:59   5620] 
[03/12 17:02:59   5620] End: GigaOpt Optimization in WNS mode
[03/12 17:02:59   5620] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 17:02:59   5620] optDesignOneStep: Leakage Power Flow
[03/12 17:02:59   5620] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 17:02:59   5620] Begin: GigaOpt Optimization in TNS mode
[03/12 17:02:59   5620] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:03:00   5620] Info: 380 clock nets excluded from IPO operation.
[03/12 17:03:00   5620] PhyDesignGrid: maxLocalDensity 0.95
[03/12 17:03:00   5620] #spOpts: N=65 
[03/12 17:03:03   5624] *info: 380 clock nets excluded
[03/12 17:03:03   5624] *info: 2 special nets excluded.
[03/12 17:03:03   5624] *info: 180 no-driver nets excluded.
[03/12 17:03:03   5624] *info: 226 nets with fixed/cover wires excluded.
[03/12 17:03:05   5625] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1187.925 Density 99.52
[03/12 17:03:05   5625] Optimizer TNS Opt
[03/12 17:03:05   5626] Active Path Group: reg2reg  
[03/12 17:03:05   5626] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:03:05   5626] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:03:05   5626] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:03:05   5626] |  -0.420|   -0.939|-1063.056|-1187.925|    99.52%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:05   5626] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:03:16   5636] |  -0.420|   -0.939|-1061.536|-1186.405|    99.51%|   0:00:11.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:16   5636] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:03:19   5639] |  -0.419|   -0.939|-1067.962|-1192.831|    99.50%|   0:00:03.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:19   5639] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:03:23   5643] |  -0.419|   -0.939|-1067.175|-1192.043|    99.50%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:23   5643] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:03:23   5643] |  -0.419|   -0.939|-1067.159|-1192.028|    99.50%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:23   5643] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:03:29   5650] |  -0.419|   -0.939|-1065.298|-1190.167|    99.49%|   0:00:06.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:03:29   5650] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/12 17:03:30   5651] |  -0.419|   -0.939|-1064.461|-1189.330|    99.49%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:03:30   5651] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 17:03:36   5656] |  -0.419|   -0.939|-1059.769|-1184.638|    99.49%|   0:00:06.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:03:36   5656] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 17:03:36   5657] |  -0.419|   -0.939|-1059.174|-1184.043|    99.49%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:03:36   5657] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 17:03:38   5658] |  -0.419|   -0.939|-1059.020|-1183.888|    99.49%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:03:38   5658] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 17:03:45   5665] |  -0.419|   -0.939|-1055.388|-1180.257|    99.47%|   0:00:07.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 17:03:45   5665] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
[03/12 17:03:45   5666] |  -0.419|   -0.939|-1055.372|-1180.241|    99.47%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 17:03:45   5666] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
[03/12 17:03:46   5667] |  -0.419|   -0.939|-1043.094|-1167.963|    99.47%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:03:46   5667] |        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/12 17:03:50   5670] |  -0.419|   -0.939|-1039.153|-1164.021|    99.46%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:03:50   5670] |        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/12 17:03:50   5670] |  -0.419|   -0.939|-1038.628|-1163.497|    99.46%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:03:50   5670] |        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/12 17:03:50   5670] |  -0.419|   -0.939|-1038.573|-1163.442|    99.46%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:03:50   5670] |        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
[03/12 17:03:53   5674] |  -0.419|   -0.939|-1026.950|-1151.818|    99.44%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:03:53   5674] |        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
[03/12 17:04:01   5681] |  -0.419|   -0.939|-1025.967|-1150.835|    99.43%|   0:00:08.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:04:01   5681] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 17:04:01   5681] |  -0.419|   -0.939|-1024.169|-1149.038|    99.43%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:04:01   5681] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 17:04:01   5681] |  -0.419|   -0.939|-1024.151|-1149.020|    99.43%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:04:01   5681] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 17:04:03   5683] |  -0.419|   -0.939|-1022.451|-1147.320|    99.43%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 17:04:03   5683] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_63_/E                             |
[03/12 17:04:07   5687] |  -0.419|   -0.939|-1019.790|-1144.659|    99.42%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:04:07   5687] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
[03/12 17:04:07   5688] |  -0.419|   -0.939|-1019.655|-1144.524|    99.42%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:04:07   5688] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
[03/12 17:04:14   5694] |  -0.419|   -0.939|-1013.977|-1138.845|    99.41%|   0:00:07.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:04:14   5694] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
[03/12 17:04:17   5698] |  -0.419|   -0.939|-1013.508|-1138.376|    99.40%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 17:04:17   5698] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
[03/12 17:04:21   5701] |  -0.419|   -0.939|-1011.947|-1136.816|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:04:21   5701] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/12 17:04:21   5701] |  -0.419|   -0.939|-1011.430|-1136.299|    99.39%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:04:21   5701] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_89_/D                           |
[03/12 17:04:25   5705] |  -0.419|   -0.939|-1010.619|-1135.487|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:04:25   5705] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
[03/12 17:04:25   5705] |  -0.419|   -0.939|-1010.599|-1135.468|    99.39%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:04:25   5705] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
[03/12 17:04:30   5711] |  -0.419|   -0.939|-1004.476|-1129.345|    99.39%|   0:00:05.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:04:30   5711] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/12 17:04:32   5713] |  -0.419|   -0.939|-1004.248|-1129.117|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:04:32   5713] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
[03/12 17:04:35   5716] |  -0.419|   -0.939|-1004.211|-1129.079|    99.39%|   0:00:03.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:04:35   5716] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
[03/12 17:04:37   5718] |  -0.419|   -0.939|-1000.620|-1125.489|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:04:37   5718] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
[03/12 17:04:45   5726] |  -0.419|   -0.939|-1000.174|-1125.043|    99.39%|   0:00:08.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:04:45   5726] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
[03/12 17:04:47   5727] |  -0.419|   -0.939|-1000.140|-1125.009|    99.39%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:04:47   5727] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 17:04:52   5732] |  -0.419|   -0.939| -999.508|-1124.376|    99.39%|   0:00:05.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:04:52   5732] |        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
[03/12 17:04:53   5733] |  -0.419|   -0.939| -999.298|-1124.167|    99.39%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 17:04:53   5733] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
[03/12 17:04:55   5735] |  -0.419|   -0.939| -999.205|-1124.074|    99.39%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:04:55   5735] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 17:04:57   5738] |  -0.419|   -0.939| -998.152|-1123.021|    99.39%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
[03/12 17:04:58   5738] |  -0.419|   -0.939| -997.943|-1122.812|    99.39%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
[03/12 17:05:02   5742] |  -0.419|   -0.939| -997.764|-1122.633|    99.39%|   0:00:04.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
[03/12 17:05:02   5743] |  -0.419|   -0.939| -997.614|-1122.483|    99.39%|   0:00:00.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_37_/D  |
[03/12 17:05:09   5749] |  -0.419|   -0.939| -996.372|-1121.241|    99.39%|   0:00:07.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:05:09   5749] |        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
[03/12 17:05:13   5753] |  -0.419|   -0.939| -996.251|-1121.120|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 17:05:13   5753] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 17:05:17   5758] |  -0.419|   -0.939| -995.429|-1120.298|    99.39%|   0:00:04.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:05:17   5758] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 17:05:23   5763] |  -0.419|   -0.939| -994.553|-1119.422|    99.39%|   0:00:06.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:05:23   5763] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_30_/D                             |
[03/12 17:05:24   5765] |  -0.419|   -0.939| -994.135|-1119.003|    99.39%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:05:24   5765] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/12 17:05:25   5765] |  -0.419|   -0.939| -993.894|-1118.762|    99.39%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:05:25   5765] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/12 17:05:25   5766] |  -0.419|   -0.939| -993.494|-1118.362|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:05:25   5766] |        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 17:05:27   5767] |  -0.419|   -0.939| -993.478|-1118.347|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:05:27   5767] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 17:05:27   5767] |  -0.419|   -0.939| -993.014|-1117.883|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:05:27   5767] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 17:05:29   5770] |  -0.419|   -0.939| -992.829|-1117.697|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:05:29   5770] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_87_/D                             |
[03/12 17:05:30   5771] |  -0.419|   -0.939| -992.342|-1117.210|    99.38%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:05:30   5771] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
[03/12 17:05:30   5771] |  -0.419|   -0.939| -992.173|-1117.042|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:05:30   5771] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
[03/12 17:05:32   5772] |  -0.419|   -0.939| -991.950|-1116.819|    99.38%|   0:00:02.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:05:32   5772] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_0_/D                                    |
[03/12 17:05:33   5773] |  -0.419|   -0.939| -991.739|-1116.607|    99.38%|   0:00:01.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:05:33   5773] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 17:05:33   5773] |  -0.419|   -0.939| -991.700|-1116.568|    99.38%|   0:00:00.0| 2154.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:05:33   5773] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 17:05:35   5775] |  -0.419|   -0.939| -991.549|-1116.418|    99.38%|   0:00:02.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 17:05:35   5775] |        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
[03/12 17:05:36   5776] |  -0.419|   -0.939| -991.225|-1116.094|    99.38%|   0:00:01.0| 2116.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:05:36   5776] |        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/12 17:05:37   5778] |  -0.419|   -0.939| -991.202|-1116.071|    99.38%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:05:37   5778] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 17:05:38   5779] |  -0.419|   -0.939| -991.199|-1116.068|    99.38%|   0:00:01.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 17:05:38   5779] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 17:05:40   5781] |  -0.419|   -0.939| -991.215|-1116.084|    99.38%|   0:00:02.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_33_/D |
[03/12 17:05:40   5781] |  -0.419|   -0.939| -991.215|-1116.084|    99.38%|   0:00:00.0| 2135.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:05:40   5781] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:05:40   5781] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:05:40   5781] 
[03/12 17:05:40   5781] *** Finish Core Optimize Step (cpu=0:02:35 real=0:02:35 mem=2135.8M) ***
[03/12 17:05:40   5781] 
[03/12 17:05:40   5781] *** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:02:35 mem=2135.8M) ***
[03/12 17:05:40   5781] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1116.084 Density 99.38
[03/12 17:05:41   5781] *** Starting refinePlace (1:36:22 mem=2151.8M) ***
[03/12 17:05:41   5781] Total net bbox length = 1.221e+06 (5.658e+05 6.553e+05) (ext = 4.728e+04)
[03/12 17:05:41   5782] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 17:05:41   5782] default core: bins with density >  0.75 = 99.9 % ( 1442 / 1444 )
[03/12 17:05:41   5782] Density distribution unevenness ratio = 2.094%
[03/12 17:05:41   5782] RPlace IncrNP: Rollback Lev = -3
[03/12 17:05:41   5782] RPlace: Density =1.186667, incremental np is triggered.
[03/12 17:05:41   5782] nrCritNet: 1.98% ( 1237 / 62486 ) cutoffSlk: -419.4ps stdDelay: 14.2ps
[03/12 17:05:58   5798] default core: bins with density >  0.75 = 99.9 % ( 1442 / 1444 )
[03/12 17:05:58   5798] Density distribution unevenness ratio = 1.793%
[03/12 17:05:58   5798] RPlace postIncrNP: Density = 1.186667 -> 1.174444.
[03/12 17:05:58   5798] RPlace postIncrNP Info: Density distribution changes:
[03/12 17:05:58   5798] [1.10+      ] :	 59 (4.09%) -> 26 (1.80%)
[03/12 17:05:58   5798] [1.05 - 1.10] :	 125 (8.66%) -> 137 (9.49%)
[03/12 17:05:58   5798] [1.00 - 1.05] :	 410 (28.39%) -> 415 (28.74%)
[03/12 17:05:58   5798] [0.95 - 1.00] :	 545 (37.74%) -> 624 (43.21%)
[03/12 17:05:58   5798] [0.90 - 0.95] :	 232 (16.07%) -> 196 (13.57%)
[03/12 17:05:58   5798] [0.85 - 0.90] :	 60 (4.16%) -> 36 (2.49%)
[03/12 17:05:58   5798] [0.80 - 0.85] :	 9 (0.62%) -> 6 (0.42%)
[03/12 17:05:58   5798] [CPU] RefinePlace/IncrNP (cpu=0:00:16.8, real=0:00:17.0, mem=2216.4MB) @(1:36:22 - 1:36:39).
[03/12 17:05:58   5798] Move report: incrNP moves 94317 insts, mean move: 1.11 um, max move: 31.20 um
[03/12 17:05:58   5798] 	Max move on inst (core_instance/mac_array_instance/FE_OFC5214_q_temp_470_): (331.60, 472.60) --> (311.20, 461.80)
[03/12 17:05:58   5798] Move report: Timing Driven Placement moves 94317 insts, mean move: 1.11 um, max move: 31.20 um
[03/12 17:05:58   5798] 	Max move on inst (core_instance/mac_array_instance/FE_OFC5214_q_temp_470_): (331.60, 472.60) --> (311.20, 461.80)
[03/12 17:05:58   5798] 	Runtime: CPU: 0:00:16.8 REAL: 0:00:17.0 MEM: 2216.4MB
[03/12 17:05:58   5798] Starting refinePlace ...
[03/12 17:05:58   5798] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/12 17:05:58   5798] Type 'man IMPSP-2002' for more detail.
[03/12 17:05:58   5798] Total net bbox length = 1.217e+06 (5.665e+05 6.508e+05) (ext = 4.730e+04)
[03/12 17:05:58   5798] Runtime: CPU: 0:00:16.9 REAL: 0:00:17.0 MEM: 2216.4MB
[03/12 17:05:58   5798] [CPU] RefinePlace/total (cpu=0:00:16.9, real=0:00:17.0, mem=2216.4MB) @(1:36:22 - 1:36:39).
[03/12 17:05:58   5798] *** Finished refinePlace (1:36:39 mem=2216.4M) ***
[03/12 17:05:58   5799] Finished re-routing un-routed nets (0:00:00.1 2216.4M)
[03/12 17:05:58   5799] 
[03/12 17:05:59   5800] 
[03/12 17:05:59   5800] Density : 0.9938
[03/12 17:05:59   5800] Max route overflow : 0.0000
[03/12 17:05:59   5800] 
[03/12 17:05:59   5800] 
[03/12 17:05:59   5800] *** Finish Physical Update (cpu=0:00:18.6 real=0:00:19.0 mem=2216.4M) ***
[03/12 17:05:59   5800] ** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1117.790 Density 99.38
[03/12 17:05:59   5800] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:05:59   5800] Layer 3 has 380 constrained nets 
[03/12 17:05:59   5800] Layer 7 has 651 constrained nets 
[03/12 17:05:59   5800] **** End NDR-Layer Usage Statistics ****
[03/12 17:05:59   5800] 
[03/12 17:05:59   5800] *** Finish post-CTS Setup Fixing (cpu=0:02:56 real=0:02:55 mem=2216.4M) ***
[03/12 17:05:59   5800] 
[03/12 17:06:00   5800] End: GigaOpt Optimization in TNS mode
[03/12 17:06:00   5800] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:00   5801] Info: 380 clock nets excluded from IPO operation.
[03/12 17:06:00   5801] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 17:06:00   5801] [PSP] Started earlyGlobalRoute kernel
[03/12 17:06:00   5801] [PSP] Initial Peak syMemory usage = 1979.9 MB
[03/12 17:06:00   5801] (I)       Reading DB...
[03/12 17:06:01   5802] (I)       congestionReportName   : 
[03/12 17:06:01   5802] (I)       buildTerm2TermWires    : 1
[03/12 17:06:01   5802] (I)       doTrackAssignment      : 1
[03/12 17:06:01   5802] (I)       dumpBookshelfFiles     : 0
[03/12 17:06:01   5802] (I)       numThreads             : 1
[03/12 17:06:01   5802] [NR-eagl] honorMsvRouteConstraint: false
[03/12 17:06:01   5802] (I)       honorPin               : false
[03/12 17:06:01   5802] (I)       honorPinGuide          : true
[03/12 17:06:01   5802] (I)       honorPartition         : false
[03/12 17:06:01   5802] (I)       allowPartitionCrossover: false
[03/12 17:06:01   5802] (I)       honorSingleEntry       : true
[03/12 17:06:01   5802] (I)       honorSingleEntryStrong : true
[03/12 17:06:01   5802] (I)       handleViaSpacingRule   : false
[03/12 17:06:01   5802] (I)       PDConstraint           : none
[03/12 17:06:01   5802] (I)       expBetterNDRHandling   : false
[03/12 17:06:01   5802] [NR-eagl] honorClockSpecNDR      : 0
[03/12 17:06:01   5802] (I)       routingEffortLevel     : 3
[03/12 17:06:01   5802] [NR-eagl] minRouteLayer          : 2
[03/12 17:06:01   5802] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 17:06:01   5802] (I)       numRowsPerGCell        : 1
[03/12 17:06:01   5802] (I)       speedUpLargeDesign     : 0
[03/12 17:06:01   5802] (I)       speedUpBlkViolationClean: 0
[03/12 17:06:01   5802] (I)       multiThreadingTA       : 0
[03/12 17:06:01   5802] (I)       blockedPinEscape       : 1
[03/12 17:06:01   5802] (I)       blkAwareLayerSwitching : 0
[03/12 17:06:01   5802] (I)       betterClockWireModeling: 1
[03/12 17:06:01   5802] (I)       punchThroughDistance   : 500.00
[03/12 17:06:01   5802] (I)       scenicBound            : 1.15
[03/12 17:06:01   5802] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 17:06:01   5802] (I)       source-to-sink ratio   : 0.00
[03/12 17:06:01   5802] (I)       targetCongestionRatioH : 1.00
[03/12 17:06:01   5802] (I)       targetCongestionRatioV : 1.00
[03/12 17:06:01   5802] (I)       layerCongestionRatio   : 0.70
[03/12 17:06:01   5802] (I)       m1CongestionRatio      : 0.10
[03/12 17:06:01   5802] (I)       m2m3CongestionRatio    : 0.70
[03/12 17:06:01   5802] (I)       localRouteEffort       : 1.00
[03/12 17:06:01   5802] (I)       numSitesBlockedByOneVia: 8.00
[03/12 17:06:01   5802] (I)       supplyScaleFactorH     : 1.00
[03/12 17:06:01   5802] (I)       supplyScaleFactorV     : 1.00
[03/12 17:06:01   5802] (I)       highlight3DOverflowFactor: 0.00
[03/12 17:06:01   5802] (I)       doubleCutViaModelingRatio: 0.00
[03/12 17:06:01   5802] (I)       blockTrack             : 
[03/12 17:06:01   5802] (I)       readTROption           : true
[03/12 17:06:01   5802] (I)       extraSpacingBothSide   : false
[03/12 17:06:01   5802] [NR-eagl] numTracksPerClockWire  : 0
[03/12 17:06:01   5802] (I)       routeSelectedNetsOnly  : false
[03/12 17:06:01   5802] (I)       before initializing RouteDB syMemory usage = 2036.2 MB
[03/12 17:06:01   5802] (I)       starting read tracks
[03/12 17:06:01   5802] (I)       build grid graph
[03/12 17:06:01   5802] (I)       build grid graph start
[03/12 17:06:01   5802] [NR-eagl] Layer1 has no routable track
[03/12 17:06:01   5802] [NR-eagl] Layer2 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer3 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer4 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer5 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer6 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer7 has single uniform track structure
[03/12 17:06:01   5802] [NR-eagl] Layer8 has single uniform track structure
[03/12 17:06:01   5802] (I)       build grid graph end
[03/12 17:06:01   5802] (I)       Layer1   numNetMinLayer=61455
[03/12 17:06:01   5802] (I)       Layer2   numNetMinLayer=0
[03/12 17:06:01   5802] (I)       Layer3   numNetMinLayer=380
[03/12 17:06:01   5802] (I)       Layer4   numNetMinLayer=0
[03/12 17:06:01   5802] (I)       Layer5   numNetMinLayer=0
[03/12 17:06:01   5802] (I)       Layer6   numNetMinLayer=0
[03/12 17:06:01   5802] (I)       Layer7   numNetMinLayer=651
[03/12 17:06:01   5802] (I)       Layer8   numNetMinLayer=0
[03/12 17:06:01   5802] (I)       numViaLayers=7
[03/12 17:06:01   5802] (I)       end build via table
[03/12 17:06:01   5802] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=51583 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 17:06:01   5802] [NR-eagl] numPreroutedNet = 226  numPreroutedWires = 37118
[03/12 17:06:01   5802] (I)       readDataFromPlaceDB
[03/12 17:06:01   5802] (I)       Read net information..
[03/12 17:06:01   5802] [NR-eagl] Read numTotalNets=62486  numIgnoredNets=226
[03/12 17:06:01   5802] (I)       Read testcase time = 0.020 seconds
[03/12 17:06:01   5802] 
[03/12 17:06:01   5802] (I)       totalPins=201462  totalGlobalPin=186842 (92.74%)
[03/12 17:06:01   5802] (I)       Model blockage into capacity
[03/12 17:06:01   5802] (I)       Read numBlocks=51583  numPreroutedWires=37118  numCapScreens=0
[03/12 17:06:01   5802] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 17:06:01   5802] (I)       blocked area on Layer2 : 133407619200  (6.90%)
[03/12 17:06:01   5802] (I)       blocked area on Layer3 : 95521920000  (4.94%)
[03/12 17:06:01   5802] (I)       blocked area on Layer4 : 793072777600  (41.01%)
[03/12 17:06:01   5802] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 17:06:01   5802] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 17:06:01   5802] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 17:06:01   5802] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 17:06:01   5802] (I)       Modeling time = 0.050 seconds
[03/12 17:06:01   5802] 
[03/12 17:06:01   5802] (I)       Number of ignored nets = 226
[03/12 17:06:01   5802] (I)       Number of fixed nets = 226.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of clock nets = 380.  Ignored: No
[03/12 17:06:01   5802] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 17:06:01   5802] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 17:06:01   5802] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 17:06:01   5802] [NR-eagl] There are 154 clock nets ( 154 with NDR ).
[03/12 17:06:01   5802] (I)       Before initializing earlyGlobalRoute syMemory usage = 2036.2 MB
[03/12 17:06:01   5802] (I)       Layer1  viaCost=300.00
[03/12 17:06:01   5802] (I)       Layer2  viaCost=100.00
[03/12 17:06:01   5802] (I)       Layer3  viaCost=100.00
[03/12 17:06:01   5802] (I)       Layer4  viaCost=100.00
[03/12 17:06:01   5802] (I)       Layer5  viaCost=100.00
[03/12 17:06:01   5802] (I)       Layer6  viaCost=200.00
[03/12 17:06:01   5802] (I)       Layer7  viaCost=100.00
[03/12 17:06:01   5802] (I)       ---------------------Grid Graph Info--------------------
[03/12 17:06:01   5802] (I)       routing area        :  (0, 0) - (1391200, 1390000)
[03/12 17:06:01   5802] (I)       core area           :  (20000, 20000) - (1371200, 1370000)
[03/12 17:06:01   5802] (I)       Site Width          :   400  (dbu)
[03/12 17:06:01   5802] (I)       Row Height          :  3600  (dbu)
[03/12 17:06:01   5802] (I)       GCell Width         :  3600  (dbu)
[03/12 17:06:01   5802] (I)       GCell Height        :  3600  (dbu)
[03/12 17:06:01   5802] (I)       grid                :   386   386     8
[03/12 17:06:01   5802] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 17:06:01   5802] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 17:06:01   5802] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 17:06:01   5802] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 17:06:01   5802] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 17:06:01   5802] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 17:06:01   5802] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 17:06:01   5802] (I)       Total num of tracks :     0  3478  3474  3478  3474  3478   869   869
[03/12 17:06:01   5802] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 17:06:01   5802] (I)       --------------------------------------------------------
[03/12 17:06:01   5802] 
[03/12 17:06:01   5802] [NR-eagl] ============ Routing rule table ============
[03/12 17:06:01   5802] [NR-eagl] Rule id 0. Nets 62089 
[03/12 17:06:01   5802] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 17:06:01   5802] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 17:06:01   5802] [NR-eagl] Rule id 1. Nets 154 
[03/12 17:06:01   5802] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/12 17:06:01   5802] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/12 17:06:01   5802] [NR-eagl] ========================================
[03/12 17:06:01   5802] [NR-eagl] 
[03/12 17:06:01   5802] (I)       After initializing earlyGlobalRoute syMemory usage = 2042.1 MB
[03/12 17:06:01   5802] (I)       Loading and dumping file time : 0.65 seconds
[03/12 17:06:01   5802] (I)       ============= Initialization =============
[03/12 17:06:01   5802] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 17:06:01   5802] [NR-eagl] Layer group 1: route 651 net(s) in layer range [7, 8]
[03/12 17:06:01   5802] (I)       ============  Phase 1a Route ============
[03/12 17:06:01   5802] (I)       Phase 1a runs 0.01 seconds
[03/12 17:06:01   5802] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 17:06:01   5802] (I)       Usage: 84907 = (35340 H, 49567 V) = (10.54% H, 14.78% V) = (6.361e+04um H, 8.922e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1b Route ============
[03/12 17:06:01   5802] (I)       Phase 1b runs 0.01 seconds
[03/12 17:06:01   5802] (I)       Usage: 85008 = (35388 H, 49620 V) = (10.55% H, 14.79% V) = (6.370e+04um H, 8.932e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       earlyGlobalRoute overflow of layer group 1: 0.47% H + 0.51% V. EstWL: 1.530144e+05um
[03/12 17:06:01   5802] (I)       ============  Phase 1c Route ============
[03/12 17:06:01   5802] (I)       Level2 Grid: 78 x 78
[03/12 17:06:01   5802] (I)       Phase 1c runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 85012 = (35391 H, 49621 V) = (10.55% H, 14.79% V) = (6.370e+04um H, 8.932e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1d Route ============
[03/12 17:06:01   5802] (I)       Phase 1d runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 85012 = (35391 H, 49621 V) = (10.55% H, 14.79% V) = (6.370e+04um H, 8.932e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1e Route ============
[03/12 17:06:01   5802] (I)       Phase 1e runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 85012 = (35391 H, 49621 V) = (10.55% H, 14.79% V) = (6.370e+04um H, 8.932e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.46% H + 0.42% V. EstWL: 1.530216e+05um
[03/12 17:06:01   5802] [NR-eagl] 
[03/12 17:06:01   5802] (I)       dpBasedLA: time=0.01  totalOF=20108  totalVia=83598  totalWL=84992  total(Via+WL)=168590 
[03/12 17:06:01   5802] (I)       total 2D Cap : 2072151 = (1240868 H, 831283 V)
[03/12 17:06:01   5802] [NR-eagl] Layer group 2: route 154 net(s) in layer range [3, 4]
[03/12 17:06:01   5802] (I)       ============  Phase 1a Route ============
[03/12 17:06:01   5802] (I)       Phase 1a runs 0.00 seconds
[03/12 17:06:01   5802] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[03/12 17:06:01   5802] (I)       Usage: 86212 = (35986 H, 50226 V) = (2.90% H, 6.04% V) = (6.477e+04um H, 9.041e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1b Route ============
[03/12 17:06:01   5802] (I)       Phase 1b runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 86212 = (35986 H, 50226 V) = (2.90% H, 6.04% V) = (6.477e+04um H, 9.041e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.12% V. EstWL: 2.160000e+03um
[03/12 17:06:01   5802] (I)       ============  Phase 1c Route ============
[03/12 17:06:01   5802] (I)       Level2 Grid: 78 x 78
[03/12 17:06:01   5802] (I)       Phase 1c runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 86212 = (35986 H, 50226 V) = (2.90% H, 6.04% V) = (6.477e+04um H, 9.041e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1d Route ============
[03/12 17:06:01   5802] (I)       Phase 1d runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 86216 = (35990 H, 50226 V) = (2.90% H, 6.04% V) = (6.478e+04um H, 9.041e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1e Route ============
[03/12 17:06:01   5802] (I)       Phase 1e runs 0.00 seconds
[03/12 17:06:01   5802] (I)       Usage: 86216 = (35990 H, 50226 V) = (2.90% H, 6.04% V) = (6.478e+04um H, 9.041e+04um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 2.167200e+03um
[03/12 17:06:01   5802] [NR-eagl] 
[03/12 17:06:01   5802] (I)       dpBasedLA: time=0.01  totalOF=20237  totalVia=828  totalWL=1204  total(Via+WL)=2032 
[03/12 17:06:01   5802] (I)       total 2D Cap : 6558861 = (2917266 H, 3641595 V)
[03/12 17:06:01   5802] [NR-eagl] Layer group 3: route 61438 net(s) in layer range [2, 8]
[03/12 17:06:01   5802] (I)       ============  Phase 1a Route ============
[03/12 17:06:01   5802] (I)       Phase 1a runs 0.15 seconds
[03/12 17:06:01   5802] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/12 17:06:01   5802] (I)       Usage: 749229 = (352463 H, 396766 V) = (12.08% H, 10.90% V) = (6.344e+05um H, 7.142e+05um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1b Route ============
[03/12 17:06:01   5802] (I)       Phase 1b runs 0.04 seconds
[03/12 17:06:01   5802] (I)       Usage: 749344 = (352517 H, 396827 V) = (12.08% H, 10.90% V) = (6.345e+05um H, 7.143e+05um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.21% V. EstWL: 1.193630e+06um
[03/12 17:06:01   5802] (I)       ============  Phase 1c Route ============
[03/12 17:06:01   5802] (I)       Level2 Grid: 78 x 78
[03/12 17:06:01   5802] (I)       Phase 1c runs 0.02 seconds
[03/12 17:06:01   5802] (I)       Usage: 749345 = (352517 H, 396828 V) = (12.08% H, 10.90% V) = (6.345e+05um H, 7.143e+05um V)
[03/12 17:06:01   5802] (I)       
[03/12 17:06:01   5802] (I)       ============  Phase 1d Route ============
[03/12 17:06:02   5802] (I)       Phase 1d runs 0.04 seconds
[03/12 17:06:02   5802] (I)       Usage: 749399 = (352550 H, 396849 V) = (12.08% H, 10.90% V) = (6.346e+05um H, 7.143e+05um V)
[03/12 17:06:02   5802] (I)       
[03/12 17:06:02   5802] (I)       ============  Phase 1e Route ============
[03/12 17:06:02   5802] (I)       Phase 1e runs 0.00 seconds
[03/12 17:06:02   5802] (I)       Usage: 749399 = (352550 H, 396849 V) = (12.08% H, 10.90% V) = (6.346e+05um H, 7.143e+05um V)
[03/12 17:06:02   5802] (I)       
[03/12 17:06:02   5802] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.19% V. EstWL: 1.193729e+06um
[03/12 17:06:02   5802] [NR-eagl] 
[03/12 17:06:02   5803] (I)       dpBasedLA: time=0.17  totalOF=36834  totalVia=383840  totalWL=663171  total(Via+WL)=1047011 
[03/12 17:06:02   5803] (I)       ============  Phase 1l Route ============
[03/12 17:06:02   5803] (I)       Total Global Routing Runtime: 0.82 seconds
[03/12 17:06:02   5803] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/12 17:06:02   5803] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/12 17:06:02   5803] (I)       
[03/12 17:06:02   5803] (I)       ============= track Assignment ============
[03/12 17:06:02   5803] (I)       extract Global 3D Wires
[03/12 17:06:02   5803] (I)       Extract Global WL : time=0.02
[03/12 17:06:02   5803] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 17:06:02   5803] (I)       Initialization real time=0.01 seconds
[03/12 17:06:03   5804] (I)       Kernel real time=0.61 seconds
[03/12 17:06:03   5804] (I)       End Greedy Track Assignment
[03/12 17:06:03   5804] [NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 213413
[03/12 17:06:03   5804] [NR-eagl] Layer2(M2)(V) length: 3.203405e+05um, number of vias: 277447
[03/12 17:06:03   5804] [NR-eagl] Layer3(M3)(H) length: 4.163974e+05um, number of vias: 50514
[03/12 17:06:03   5804] [NR-eagl] Layer4(M4)(V) length: 1.935061e+05um, number of vias: 29616
[03/12 17:06:03   5804] [NR-eagl] Layer5(M5)(H) length: 2.027677e+05um, number of vias: 21681
[03/12 17:06:03   5804] [NR-eagl] Layer6(M6)(V) length: 1.585669e+05um, number of vias: 11844
[03/12 17:06:03   5804] [NR-eagl] Layer7(M7)(H) length: 6.721210e+04um, number of vias: 13458
[03/12 17:06:03   5804] [NR-eagl] Layer8(M8)(V) length: 9.516261e+04um, number of vias: 0
[03/12 17:06:03   5804] [NR-eagl] Total length: 1.453969e+06um, number of vias: 617973
[03/12 17:06:03   5804] [NR-eagl] End Peak syMemory usage = 1967.0 MB
[03/12 17:06:03   5804] [NR-eagl] Early Global Router Kernel+IO runtime : 3.00 seconds
[03/12 17:06:03   5804] Extraction called for design 'fullchip' of instances=118986 and nets=62666 using extraction engine 'preRoute' .
[03/12 17:06:03   5804] PreRoute RC Extraction called for design fullchip.
[03/12 17:06:03   5804] RC Extraction called in multi-corner(2) mode.
[03/12 17:06:03   5804] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 17:06:03   5804] RCMode: PreRoute
[03/12 17:06:03   5804]       RC Corner Indexes            0       1   
[03/12 17:06:03   5804] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 17:06:03   5804] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 17:06:03   5804] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 17:06:03   5804] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 17:06:03   5804] Shrink Factor                : 1.00000
[03/12 17:06:03   5804] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 17:06:03   5804] Using capacitance table file ...
[03/12 17:06:03   5804] Updating RC grid for preRoute extraction ...
[03/12 17:06:03   5804] Initializing multi-corner capacitance tables ... 
[03/12 17:06:04   5804] Initializing multi-corner resistance tables ...
[03/12 17:06:04   5805] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1957.059M)
[03/12 17:06:06   5807] Compute RC Scale Done ...
[03/12 17:06:06   5807] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 17:06:06   5807] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 17:06:06   5807] 
[03/12 17:06:06   5807] ** np local hotspot detection info verbose **
[03/12 17:06:06   5807] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 17:06:06   5807] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 17:06:06   5807] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 17:06:06   5807] 
[03/12 17:06:06   5807] #################################################################################
[03/12 17:06:06   5807] # Design Stage: PreRoute
[03/12 17:06:06   5807] # Design Name: fullchip
[03/12 17:06:06   5807] # Design Mode: 65nm
[03/12 17:06:06   5807] # Analysis Mode: MMMC Non-OCV 
[03/12 17:06:06   5807] # Parasitics Mode: No SPEF/RCDB
[03/12 17:06:06   5807] # Signoff Settings: SI Off 
[03/12 17:06:06   5807] #################################################################################
[03/12 17:06:08   5809] AAE_INFO: 1 threads acquired from CTE.
[03/12 17:06:08   5809] Calculate delays in BcWc mode...
[03/12 17:06:08   5809] Topological Sorting (CPU = 0:00:00.2, MEM = 2012.3M, InitMEM = 2012.3M)
[03/12 17:06:16   5817] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 17:06:16   5817] End delay calculation. (MEM=2048.55 CPU=0:00:07.0 REAL=0:00:07.0)
[03/12 17:06:16   5817] *** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 2048.6M) ***
[03/12 17:06:17   5818] Begin: GigaOpt postEco DRV Optimization
[03/12 17:06:17   5818] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:17   5818] Info: 380 clock nets excluded from IPO operation.
[03/12 17:06:17   5818] PhyDesignGrid: maxLocalDensity 0.98
[03/12 17:06:17   5818] #spOpts: N=65 mergeVia=F 
[03/12 17:06:17   5818] Core basic site is core
[03/12 17:06:17   5818] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 17:06:23   5824] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 17:06:23   5824] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 17:06:23   5824] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 17:06:23   5824] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 17:06:23   5824] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 17:06:23   5824] DEBUG: @coeDRVCandCache::init.
[03/12 17:06:24   5825] Info: violation cost 11.094962 (cap = 0.019830, tran = 0.075132, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[03/12 17:06:24   5825] |     1   |     3   |     1   |      1  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          0|  99.38  |            |           |
[03/12 17:06:24   5825] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[03/12 17:06:24   5825] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          1|  99.38  |   0:00:00.0|    2124.9M|
[03/12 17:06:24   5825] Info: violation cost 11.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.000000, glitch 0.000000)
[03/12 17:06:24   5825] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.89 |          0|          0|          0|  99.38  |   0:00:00.0|    2124.9M|
[03/12 17:06:24   5825] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 17:06:24   5825] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:06:24   5825] Layer 3 has 380 constrained nets 
[03/12 17:06:24   5825] Layer 7 has 594 constrained nets 
[03/12 17:06:24   5825] **** End NDR-Layer Usage Statistics ****
[03/12 17:06:24   5825] 
[03/12 17:06:24   5825] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2124.9M) ***
[03/12 17:06:24   5825] 
[03/12 17:06:24   5825] *** Starting refinePlace (1:37:06 mem=2156.9M) ***
[03/12 17:06:24   5825] Total net bbox length = 1.222e+06 (5.665e+05 6.552e+05) (ext = 4.729e+04)
[03/12 17:06:24   5825] Starting refinePlace ...
[03/12 17:06:24   5826] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/12 17:06:24   5826] Type 'man IMPSP-2002' for more detail.
[03/12 17:06:24   5826] Total net bbox length = 1.222e+06 (5.665e+05 6.552e+05) (ext = 4.729e+04)
[03/12 17:06:24   5826] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2156.9MB
[03/12 17:06:24   5826] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2156.9MB) @(1:37:06 - 1:37:06).
[03/12 17:06:24   5826] *** Finished refinePlace (1:37:06 mem=2156.9M) ***
[03/12 17:06:25   5826] Finished re-routing un-routed nets (0:00:00.0 2156.9M)
[03/12 17:06:25   5826] 
[03/12 17:06:25   5826] 
[03/12 17:06:25   5826] Density : 0.9938
[03/12 17:06:25   5826] Max route overflow : 0.0001
[03/12 17:06:25   5826] 
[03/12 17:06:25   5826] 
[03/12 17:06:25   5826] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2156.9M) ***
[03/12 17:06:25   5826] DEBUG: @coeDRVCandCache::cleanup.
[03/12 17:06:25   5826] End: GigaOpt postEco DRV Optimization
[03/12 17:06:25   5827] GigaOpt: WNS changes after routing: -0.482 -> -0.490 (bump = 0.008)
[03/12 17:06:25   5827] Begin: GigaOpt postEco optimization
[03/12 17:06:26   5827] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:26   5827] Info: 380 clock nets excluded from IPO operation.
[03/12 17:06:26   5827] PhyDesignGrid: maxLocalDensity 1.00
[03/12 17:06:26   5827] #spOpts: N=65 
[03/12 17:06:28   5829] *info: 380 clock nets excluded
[03/12 17:06:28   5829] *info: 2 special nets excluded.
[03/12 17:06:28   5829] *info: 180 no-driver nets excluded.
[03/12 17:06:28   5830] *info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:29   5831] ** GigaOpt Optimizer WNS Slack -0.891 TNS Slack -1120.278 Density 99.38
[03/12 17:06:29   5831] Optimizer WNS Pass 0
[03/12 17:06:30   5831] Active Path Group: reg2reg  
[03/12 17:06:30   5831] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:30   5831] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:06:30   5831] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:30   5831] |  -0.445|   -0.891|-1001.815|-1120.278|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:06:30   5831] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 17:06:30   5831] |  -0.437|   -0.891| -999.594|-1118.058|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:30   5831] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:31   5832] |  -0.434|   -0.891| -997.656|-1116.119|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:31   5832] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:31   5833] |  -0.426|   -0.891| -994.974|-1113.437|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:31   5833] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:34   5836] |  -0.426|   -0.891| -994.546|-1113.010|    99.38%|   0:00:03.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:34   5836] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:35   5836] |  -0.426|   -0.891| -994.390|-1112.853|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:35   5836] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:35   5836] |  -0.426|   -0.891| -994.390|-1112.853|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:35   5836] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:35   5836] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:35   5836] 
[03/12 17:06:35   5836] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=2140.1M) ***
[03/12 17:06:35   5836] Active Path Group: default 
[03/12 17:06:35   5836] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:35   5836] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:06:35   5836] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:35   5836] |  -0.891|   -0.891|-118.463|-1112.853|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  default| out[85]                                            |
[03/12 17:06:35   5836] |  -0.878|   -0.878|-118.115|-1112.505|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:06:35   5836] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:35   5836] 
[03/12 17:06:35   5836] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2140.1M) ***
[03/12 17:06:35   5836] 
[03/12 17:06:35   5836] *** Finished Optimize Step Cumulative (cpu=0:00:05.4 real=0:00:05.0 mem=2140.1M) ***
[03/12 17:06:35   5836] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
[03/12 17:06:36   5837] *** Starting refinePlace (1:37:17 mem=2140.1M) ***
[03/12 17:06:36   5837] Total net bbox length = 1.222e+06 (5.667e+05 6.553e+05) (ext = 4.729e+04)
[03/12 17:06:36   5837] Starting refinePlace ...
[03/12 17:06:36   5837] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/12 17:06:36   5837] Type 'man IMPSP-2002' for more detail.
[03/12 17:06:36   5837] Total net bbox length = 1.222e+06 (5.667e+05 6.553e+05) (ext = 4.729e+04)
[03/12 17:06:36   5837] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2140.1MB
[03/12 17:06:36   5837] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2140.1MB) @(1:37:17 - 1:37:18).
[03/12 17:06:36   5837] *** Finished refinePlace (1:37:18 mem=2140.1M) ***
[03/12 17:06:36   5837] Finished re-routing un-routed nets (0:00:00.0 2140.1M)
[03/12 17:06:36   5837] 
[03/12 17:06:36   5838] 
[03/12 17:06:36   5838] Density : 0.9938
[03/12 17:06:36   5838] Max route overflow : 0.0001
[03/12 17:06:36   5838] 
[03/12 17:06:36   5838] 
[03/12 17:06:36   5838] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2140.1M) ***
[03/12 17:06:37   5838] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
[03/12 17:06:37   5838] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:06:37   5838] Layer 3 has 380 constrained nets 
[03/12 17:06:37   5838] Layer 7 has 593 constrained nets 
[03/12 17:06:37   5838] **** End NDR-Layer Usage Statistics ****
[03/12 17:06:37   5838] 
[03/12 17:06:37   5838] *** Finish post-CTS Setup Fixing (cpu=0:00:07.8 real=0:00:08.0 mem=2140.1M) ***
[03/12 17:06:37   5838] 
[03/12 17:06:37   5838] End: GigaOpt postEco optimization
[03/12 17:06:37   5839] GigaOpt: WNS changes after postEco optimization: -0.482 -> -0.471 (bump = -0.011)
[03/12 17:06:37   5839] GigaOpt: Skipping nonLegal postEco optimization
[03/12 17:06:38   5839] Design TNS changes after trial route: -1117.690 -> -1112.405
[03/12 17:06:38   5839] Begin: GigaOpt TNS recovery
[03/12 17:06:38   5839] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:38   5839] Info: 380 clock nets excluded from IPO operation.
[03/12 17:06:38   5839] PhyDesignGrid: maxLocalDensity 1.00
[03/12 17:06:38   5839] #spOpts: N=65 
[03/12 17:06:40   5842] *info: 380 clock nets excluded
[03/12 17:06:40   5842] *info: 2 special nets excluded.
[03/12 17:06:40   5842] *info: 180 no-driver nets excluded.
[03/12 17:06:40   5842] *info: 226 nets with fixed/cover wires excluded.
[03/12 17:06:42   5843] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1112.505 Density 99.38
[03/12 17:06:42   5843] Optimizer TNS Opt
[03/12 17:06:42   5844] Active Path Group: reg2reg  
[03/12 17:06:42   5844] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:42   5844] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:06:42   5844] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:06:42   5844] |  -0.426|   -0.878|-994.390|-1112.505|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:42   5844] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:45   5846] |  -0.426|   -0.878|-991.869|-1109.983|    99.38%|   0:00:03.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:45   5846] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:45   5847] |  -0.426|   -0.878|-991.785|-1109.900|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:06:45   5847] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:46   5848] |  -0.426|   -0.878|-990.075|-1108.190|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:46   5848] |        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
[03/12 17:06:46   5848] |  -0.426|   -0.878|-988.186|-1106.301|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:46   5848] |        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
[03/12 17:06:47   5849] |  -0.426|   -0.878|-986.751|-1104.866|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:47   5849] |        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
[03/12 17:06:48   5849] |  -0.426|   -0.878|-986.651|-1104.766|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 17:06:48   5849] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:06:48   5850] |  -0.426|   -0.878|-985.684|-1103.799|    99.38%|   0:00:00.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:48   5850] |        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 17:06:49   5850] |  -0.426|   -0.878|-984.602|-1102.717|    99.38%|   0:00:01.0| 2140.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:49   5850] |        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 17:06:50   5851] |  -0.426|   -0.878|-979.474|-1097.589|    99.39%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:50   5851] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 17:06:50   5852] |  -0.426|   -0.878|-979.119|-1097.234|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:50   5852] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 17:06:51   5852] |  -0.426|   -0.878|-972.769|-1090.884|    99.39%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:51   5852] |        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 17:06:51   5852] |  -0.426|   -0.878|-972.594|-1090.709|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 17:06:51   5852] |        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 17:06:53   5854] |  -0.426|   -0.878|-964.614|-1082.729|    99.39%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:53   5854] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 17:06:53   5855] |  -0.426|   -0.878|-964.378|-1082.493|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:53   5855] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 17:06:53   5855] |  -0.426|   -0.878|-964.326|-1082.441|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:53   5855] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 17:06:53   5855] |  -0.426|   -0.878|-964.291|-1082.405|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:53   5855] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 17:06:53   5855] |  -0.426|   -0.878|-964.274|-1082.389|    99.39%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:06:53   5855] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 17:06:55   5857] |  -0.426|   -0.878|-959.541|-1077.655|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:06:55   5857] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_119_/D                          |
[03/12 17:06:57   5858] |  -0.426|   -0.878|-952.200|-1070.314|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:06:57   5858] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
[03/12 17:06:58   5859] |  -0.426|   -0.878|-952.809|-1070.924|    99.40%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:06:58   5859] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
[03/12 17:07:00   5861] |  -0.426|   -0.878|-951.300|-1069.415|    99.40%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:00   5861] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
[03/12 17:07:00   5861] |  -0.426|   -0.878|-951.146|-1069.261|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:00   5861] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
[03/12 17:07:02   5863] |  -0.426|   -0.878|-948.180|-1066.295|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 17:07:02   5863] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
[03/12 17:07:02   5863] |  -0.426|   -0.878|-948.067|-1066.182|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 17:07:02   5863] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
[03/12 17:07:04   5865] |  -0.426|   -0.878|-946.195|-1064.310|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 17:07:04   5865] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
[03/12 17:07:04   5865] |  -0.426|   -0.878|-940.133|-1058.248|    99.41%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 17:07:04   5865] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
[03/12 17:07:06   5867] |  -0.426|   -0.878|-935.539|-1053.654|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 17:07:06   5867] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_21_/D                           |
[03/12 17:07:08   5869] |  -0.426|   -0.878|-933.236|-1051.351|    99.41%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:08   5869] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
[03/12 17:07:10   5871] |  -0.426|   -0.878|-932.626|-1050.741|    99.42%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 17:07:10   5871] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
[03/12 17:07:10   5871] |  -0.426|   -0.878|-932.466|-1050.581|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 17:07:10   5871] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
[03/12 17:07:12   5874] |  -0.426|   -0.878|-927.480|-1045.595|    99.42%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:12   5874] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/12 17:07:13   5874] |  -0.426|   -0.878|-927.187|-1045.302|    99.42%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:13   5874] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/12 17:07:13   5874] |  -0.426|   -0.878|-927.164|-1045.278|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:13   5874] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/12 17:07:13   5874] |  -0.426|   -0.878|-927.136|-1045.251|    99.42%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:13   5874] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
[03/12 17:07:15   5876] |  -0.426|   -0.878|-924.766|-1042.880|    99.43%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:07:15   5876] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
[03/12 17:07:15   5876] |  -0.426|   -0.878|-924.745|-1042.860|    99.43%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:07:15   5876] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/D                           |
[03/12 17:07:16   5878] |  -0.426|   -0.878|-923.666|-1041.781|    99.43%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 17:07:16   5878] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
[03/12 17:07:19   5881] |  -0.426|   -0.878|-920.383|-1038.498|    99.44%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:07:19   5881] |        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
[03/12 17:07:19   5881] |  -0.426|   -0.878|-915.532|-1033.646|    99.44%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:07:19   5881] |        |         |        |         |          |            |        |          |         | q5_reg_19_/D                                       |
[03/12 17:07:22   5883] |  -0.426|   -0.878|-913.663|-1031.778|    99.44%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:22   5883] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
[03/12 17:07:22   5883] |  -0.426|   -0.878|-913.617|-1031.732|    99.44%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:22   5883] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
[03/12 17:07:24   5885] |  -0.426|   -0.878|-912.148|-1030.263|    99.45%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:24   5885] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
[03/12 17:07:24   5885] |  -0.426|   -0.878|-912.006|-1030.121|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:24   5885] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
[03/12 17:07:26   5888] |  -0.426|   -0.878|-911.211|-1029.326|    99.45%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:26   5888] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_74_/D                           |
[03/12 17:07:26   5888] |  -0.426|   -0.878|-911.151|-1029.266|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:26   5888] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_74_/D                           |
[03/12 17:07:29   5890] |  -0.426|   -0.878|-910.011|-1028.126|    99.45%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:29   5890] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
[03/12 17:07:29   5890] |  -0.426|   -0.878|-909.956|-1028.071|    99.45%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 17:07:29   5890] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
[03/12 17:07:32   5893] |  -0.426|   -0.878|-907.695|-1025.810|    99.46%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:32   5893] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/12 17:07:33   5894] |  -0.426|   -0.878|-907.030|-1025.145|    99.46%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:33   5894] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/12 17:07:33   5894] |  -0.426|   -0.878|-906.978|-1025.093|    99.46%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:33   5894] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/12 17:07:35   5896] |  -0.426|   -0.878|-905.531|-1023.646|    99.46%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:07:35   5896] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/12 17:07:35   5896] |  -0.426|   -0.878|-905.380|-1023.495|    99.46%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:07:35   5896] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/12 17:07:37   5898] |  -0.426|   -0.878|-903.596|-1021.711|    99.47%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:37   5898] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
[03/12 17:07:37   5898] |  -0.426|   -0.878|-903.477|-1021.592|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:37   5898] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
[03/12 17:07:38   5900] |  -0.426|   -0.878|-902.732|-1020.847|    99.47%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:07:38   5900] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
[03/12 17:07:40   5901] |  -0.426|   -0.878|-900.900|-1019.015|    99.47%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:07:40   5901] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 17:07:40   5901] |  -0.426|   -0.878|-900.770|-1018.885|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:07:40   5901] |        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
[03/12 17:07:41   5902] |  -0.426|   -0.878|-900.166|-1018.281|    99.47%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:41   5902] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
[03/12 17:07:41   5902] |  -0.426|   -0.878|-899.926|-1018.041|    99.47%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 17:07:41   5902] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
[03/12 17:07:42   5903] |  -0.426|   -0.878|-898.757|-1016.872|    99.48%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:42   5903] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 17:07:42   5904] |  -0.426|   -0.878|-898.076|-1016.191|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:42   5904] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 17:07:42   5904] |  -0.426|   -0.878|-897.930|-1016.045|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:42   5904] |        |         |        |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 17:07:43   5905] |  -0.426|   -0.878|-897.346|-1015.461|    99.48%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:43   5905] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
[03/12 17:07:43   5905] |  -0.426|   -0.878|-897.054|-1015.169|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 17:07:43   5905] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
[03/12 17:07:45   5906] |  -0.426|   -0.878|-896.498|-1014.612|    99.48%|   0:00:02.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:07:45   5906] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/12 17:07:45   5906] |  -0.426|   -0.878|-896.439|-1014.554|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:07:45   5906] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/12 17:07:45   5906] |  -0.426|   -0.878|-896.299|-1014.414|    99.48%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 17:07:45   5906] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/12 17:07:46   5907] |  -0.426|   -0.878|-895.590|-1013.705|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_20_/D |
[03/12 17:07:46   5907] |  -0.426|   -0.878|-895.510|-1013.625|    99.49%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_20_/D |
[03/12 17:07:47   5908] |  -0.426|   -0.878|-894.892|-1013.007|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:47   5908] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 17:07:47   5908] |  -0.426|   -0.878|-894.877|-1012.992|    99.49%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:47   5908] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 17:07:48   5909] |  -0.426|   -0.878|-894.210|-1012.325|    99.49%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_67_/D  |
[03/12 17:07:48   5910] |  -0.426|   -0.878|-894.001|-1012.116|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 17:07:48   5910] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 17:07:49   5910] |  -0.426|   -0.878|-893.828|-1011.943|    99.50%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:49   5910] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 17:07:49   5911] |  -0.426|   -0.878|-893.795|-1011.910|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:49   5911] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 17:07:49   5911] |  -0.426|   -0.878|-893.772|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:07:49   5911] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 17:07:49   5911] |  -0.426|   -0.878|-893.772|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:07:49   5911] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:07:49   5911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:49   5911] 
[03/12 17:07:49   5911] *** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2159.2M) ***
[03/12 17:07:50   5911] Active Path Group: default 
[03/12 17:07:50   5911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:50   5911] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:07:50   5911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:50   5911] |  -0.878|   -0.878|-118.115|-1011.887|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:07:50   5911] |  -0.878|   -0.878|-117.830|-1011.602|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:07:50   5911] |  -0.878|   -0.878|-117.437|-1011.208|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[81]                                            |
[03/12 17:07:50   5911] |  -0.878|   -0.878|-117.396|-1011.168|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[33]                                            |
[03/12 17:07:50   5911] |  -0.878|   -0.878|-117.250|-1011.021|    99.50%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[149]                                           |
[03/12 17:07:50   5912] |  -0.878|   -0.878|-116.466|-1010.238|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[49]                                            |
[03/12 17:07:50   5912] |  -0.878|   -0.878|-116.129|-1009.901|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[60]                                            |
[03/12 17:07:50   5912] |  -0.878|   -0.878|-116.066|-1009.838|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[155]                                           |
[03/12 17:07:50   5912] |  -0.878|   -0.878|-116.014|-1009.786|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[113]                                           |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.942|-1009.714|    99.51%|   0:00:01.0| 2159.2M|   WC_VIEW|  default| out[118]                                           |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.801|-1009.573|    99.51%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[79]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.345|-1009.117|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[50]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.219|-1008.991|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[21]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.174|-1008.946|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[31]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-115.065|-1008.837|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[29]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-114.961|-1008.733|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[30]                                            |
[03/12 17:07:51   5912] |  -0.878|   -0.878|-114.961|-1008.733|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:07:51   5912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:51   5912] 
[03/12 17:07:51   5912] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=2159.2M) ***
[03/12 17:07:51   5912] 
[03/12 17:07:51   5912] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=2159.2M) ***
[03/12 17:07:51   5912] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.733 Density 99.52
[03/12 17:07:51   5913] *** Starting refinePlace (1:38:33 mem=2159.2M) ***
[03/12 17:07:51   5913] Total net bbox length = 1.223e+06 (5.668e+05 6.558e+05) (ext = 4.726e+04)
[03/12 17:07:51   5913] Starting refinePlace ...
[03/12 17:07:51   5913] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/12 17:07:51   5913] Type 'man IMPSP-2002' for more detail.
[03/12 17:07:51   5913] Total net bbox length = 1.223e+06 (5.668e+05 6.558e+05) (ext = 4.726e+04)
[03/12 17:07:51   5913] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2159.2MB
[03/12 17:07:51   5913] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2159.2MB) @(1:38:33 - 1:38:34).
[03/12 17:07:51   5913] *** Finished refinePlace (1:38:34 mem=2159.2M) ***
[03/12 17:07:52   5913] Finished re-routing un-routed nets (0:00:00.0 2159.2M)
[03/12 17:07:52   5913] 
[03/12 17:07:52   5914] 
[03/12 17:07:52   5914] Density : 0.9952
[03/12 17:07:52   5914] Max route overflow : 0.0001
[03/12 17:07:52   5914] 
[03/12 17:07:52   5914] 
[03/12 17:07:52   5914] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2159.2M) ***
[03/12 17:07:52   5914] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.748 Density 99.52
[03/12 17:07:52   5914] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:07:52   5914] Layer 3 has 380 constrained nets 
[03/12 17:07:52   5914] Layer 7 has 593 constrained nets 
[03/12 17:07:52   5914] **** End NDR-Layer Usage Statistics ****
[03/12 17:07:52   5914] 
[03/12 17:07:52   5914] *** Finish post-CTS Setup Fixing (cpu=0:01:11 real=0:01:11 mem=2159.2M) ***
[03/12 17:07:52   5914] 
[03/12 17:07:53   5914] End: GigaOpt TNS recovery
[03/12 17:07:53   5914] *** Steiner Routed Nets: 0.133%; Threshold: 100; Threshold for Hold: 100
[03/12 17:07:53   5914] Re-routed 0 nets
[03/12 17:07:53   5914] Begin: GigaOpt Optimization in post-eco TNS mode
[03/12 17:07:53   5914] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:07:53   5914] Info: 380 clock nets excluded from IPO operation.
[03/12 17:07:53   5914] PhyDesignGrid: maxLocalDensity 1.00
[03/12 17:07:53   5914] #spOpts: N=65 
[03/12 17:07:55   5917] *info: 380 clock nets excluded
[03/12 17:07:55   5917] *info: 2 special nets excluded.
[03/12 17:07:55   5917] *info: 180 no-driver nets excluded.
[03/12 17:07:55   5917] *info: 226 nets with fixed/cover wires excluded.
[03/12 17:07:57   5918] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.748 Density 99.52
[03/12 17:07:57   5918] Optimizer TNS Opt
[03/12 17:07:57   5919] Active Path Group: reg2reg  
[03/12 17:07:57   5919] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:57   5919] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:07:57   5919] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:07:57   5919] |  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:07:57   5919] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:08:00   5922] |  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:03.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 17:08:00   5922] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
[03/12 17:08:01   5923] |  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 17:08:01   5923] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_100_/D                          |
[03/12 17:08:02   5924] |  -0.426|   -0.878|-893.787|-1008.748|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 17:08:02   5924] |        |         |        |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 17:08:02   5924] |  -0.426|   -0.878|-893.731|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_30_/D  |
[03/12 17:08:02   5924] |  -0.426|   -0.878|-893.731|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 17:08:02   5924] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 17:08:02   5924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:08:02   5924] 
[03/12 17:08:02   5924] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2159.2M) ***
[03/12 17:08:02   5924] Active Path Group: default 
[03/12 17:08:03   5924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:08:03   5924] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 17:08:03   5924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:08:03   5924] |  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:01.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:08:03   5924] |  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[142]                                           |
[03/12 17:08:03   5924] |  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[27]                                            |
[03/12 17:08:03   5924] |  -0.878|   -0.878|-114.961|-1008.692|    99.52%|   0:00:00.0| 2159.2M|   WC_VIEW|  default| out[25]                                            |
[03/12 17:08:03   5924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 17:08:03   5924] 
[03/12 17:08:03   5924] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2159.2M) ***
[03/12 17:08:03   5924] 
[03/12 17:08:03   5924] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2159.2M) ***
[03/12 17:08:03   5924] ** GigaOpt Optimizer WNS Slack -0.878 TNS Slack -1008.692 Density 99.52
[03/12 17:08:03   5924] **** Begin NDR-Layer Usage Statistics ****
[03/12 17:08:03   5924] Layer 3 has 380 constrained nets 
[03/12 17:08:03   5924] Layer 7 has 593 constrained nets 
[03/12 17:08:03   5924] **** End NDR-Layer Usage Statistics ****
[03/12 17:08:03   5924] 
[03/12 17:08:03   5924] *** Finish post-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=2159.2M) ***
[03/12 17:08:03   5924] 
[03/12 17:08:03   5925] End: GigaOpt Optimization in post-eco TNS mode
[03/12 17:08:03   5925] **optDesign ... cpu = 0:10:08, real = 0:10:06, mem = 1978.3M, totSessionCpu=1:38:45 **
[03/12 17:08:03   5925] ** Profile ** Start :  cpu=0:00:00.0, mem=1978.3M
[03/12 17:08:03   5925] ** Profile ** Other data :  cpu=0:00:00.2, mem=1978.3M
[03/12 17:08:04   5926] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1986.3M
[03/12 17:08:05   5927] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1986.3M
[03/12 17:08:05   5927] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.878  | -0.426  | -0.878  |
|           TNS (ns):| -1008.7 |-893.735 |-114.961 |
|    Violating Paths:|  4368   |  4208   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.158%
       (99.517% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.3M
[03/12 17:08:05   5927] Info: 226 nets with fixed/cover wires excluded.
[03/12 17:08:05   5927] Info: 380 clock nets excluded from IPO operation.
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] Begin Power Analysis
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927]     0.00V	    VSS
[03/12 17:08:05   5927]     0.90V	    VDD
[03/12 17:08:05   5927] Begin Processing Timing Library for Power Calculation
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] Begin Processing Timing Library for Power Calculation
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] Begin Processing Power Net/Grid for Power Calculation
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)
[03/12 17:08:05   5927] 
[03/12 17:08:05   5927] Begin Processing Timing Window Data for Power Calculation
[03/12 17:08:05   5927] 
[03/12 17:08:06   5928] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)
[03/12 17:08:06   5928] 
[03/12 17:08:06   5928] Begin Processing User Attributes
[03/12 17:08:06   5928] 
[03/12 17:08:06   5928] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1635.27MB/1635.27MB)
[03/12 17:08:06   5928] 
[03/12 17:08:06   5928] Begin Processing Signal Activity
[03/12 17:08:06   5928] 
[03/12 17:08:09   5931] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1645.10MB/1645.10MB)
[03/12 17:08:09   5931] 
[03/12 17:08:09   5931] Begin Power Computation
[03/12 17:08:09   5931] 
[03/12 17:08:09   5931]       ----------------------------------------------------------
[03/12 17:08:09   5931]       # of cell(s) missing both power/leakage table: 0
[03/12 17:08:09   5931]       # of cell(s) missing power table: 1
[03/12 17:08:09   5931]       # of cell(s) missing leakage table: 0
[03/12 17:08:09   5931]       # of MSMV cell(s) missing power_level: 0
[03/12 17:08:09   5931]       ----------------------------------------------------------
[03/12 17:08:09   5931] CellName                                  Missing Table(s)
[03/12 17:08:09   5931] TIEL                                      internal power, 
[03/12 17:08:09   5931] 
[03/12 17:08:09   5931] 
[03/12 17:08:16   5937] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1645.10MB/1645.10MB)
[03/12 17:08:16   5937] 
[03/12 17:08:16   5937] Begin Processing User Attributes
[03/12 17:08:16   5937] 
[03/12 17:08:16   5937] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1645.10MB/1645.10MB)
[03/12 17:08:16   5937] 
[03/12 17:08:16   5937] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1645.10MB/1645.10MB)
[03/12 17:08:16   5937] 
[03/12 17:08:18   5940]   Timing Snapshot: (REF)
[03/12 17:08:18   5940]      Weighted WNS: -0.471
[03/12 17:08:18   5940]       All  PG WNS: -0.878
[03/12 17:08:18   5940]       High PG WNS: -0.426
[03/12 17:08:18   5940]       All  PG TNS: -1008.692
[03/12 17:08:18   5940]       High PG TNS: -893.731
[03/12 17:08:18   5940]          Tran DRV: 0
[03/12 17:08:18   5940]           Cap DRV: 0
[03/12 17:08:18   5940]        Fanout DRV: 0
[03/12 17:08:18   5940]            Glitch: 0
[03/12 17:08:18   5940]    Category Slack: { [L, -0.878] [H, -0.426] }
[03/12 17:08:18   5940] 
[03/12 17:08:18   5940] Begin: Power Optimization
[03/12 17:08:18   5940] PhyDesignGrid: maxLocalDensity 0.98
[03/12 17:08:18   5940] #spOpts: N=65 mergeVia=F 
[03/12 17:08:20   5942] Reclaim Optimization WNS Slack -0.878  TNS Slack -1008.692 Density 99.52
[03/12 17:08:20   5942] +----------+---------+--------+---------+------------+--------+
[03/12 17:08:20   5942] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 17:08:20   5942] +----------+---------+--------+---------+------------+--------+
[03/12 17:08:20   5942] |    99.52%|        -|  -0.878|-1008.692|   0:00:00.0| 2135.1M|
[03/12 17:08:24   5946] |    99.52%|        0|  -0.878|-1008.692|   0:00:04.0| 2135.1M|
[03/12 17:08:46   5968] |    99.52%|        0|  -0.878|-1008.692|   0:00:22.0| 2135.1M|
[03/12 17:09:28   6010] |    99.47%|      141|  -0.878|-1008.253|   0:00:42.0| 2129.0M|
[03/12 17:09:29   6011] |    99.47%|        6|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
[03/12 17:09:30   6012] |    99.46%|        3|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
[03/12 17:09:31   6012] |    99.46%|        3|  -0.878|-1008.253|   0:00:01.0| 2129.0M|
[03/12 17:09:31   6013] |    99.46%|        3|  -0.878|-1008.253|   0:00:00.0| 2129.0M|
[03/12 17:10:05   6047] |    98.96%|     5076|  -0.878|-1006.551|   0:00:34.0| 2141.4M|
