{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652288054573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652288054573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 19:54:14 2022 " "Processing started: Wed May 11 19:54:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652288054573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288054573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288054573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652288055043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652288055043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "E:/FPGAProject/mips/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2to1 " "Found entity 1: mult_2to1" {  } { { "mult_2to1.sv" "" { Text "E:/FPGAProject/mips/mult_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4to1 " "Found entity 1: mult_4to1" {  } { { "mult_4to1.sv" "" { Text "E:/FPGAProject/mips/mult_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3to1 " "Found entity 1: mult_3to1" {  } { { "mult_3to1.sv" "" { Text "E:/FPGAProject/mips/mult_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.sv" "" { Text "E:/FPGAProject/mips/instr_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "E:/FPGAProject/mips/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "E:/FPGAProject/mips/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "E:/FPGAProject/mips/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_reg_tb " "Found entity 1: instr_reg_tb" {  } { { "instr_reg_tb.sv" "" { Text "E:/FPGAProject/mips/instr_reg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.sv" "" { Text "E:/FPGAProject/mips/reg_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_alucontrol_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_alucontrol_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_alucontrol_tb " "Found entity 1: alu_alucontrol_tb" {  } { { "alu_alucontrol_tb.sv" "" { Text "E:/FPGAProject/mips/alu_alucontrol_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "controlUnit_tb.sv" "" { Text "E:/FPGAProject/mips/controlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top " "Found entity 1: mips_top" {  } { { "mips_top.sv" "" { Text "E:/FPGAProject/mips/mips_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_tb " "Found entity 1: mips_top_tb" {  } { { "mips_top_tb.sv" "" { Text "E:/FPGAProject/mips/mips_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyby4.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyby4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyBy4 " "Found entity 1: multiplyBy4" {  } { { "multiplyBy4.sv" "" { Text "E:/FPGAProject/mips/multiplyBy4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288062091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_save_counter.sv " "Can't analyze file -- file latch_save_counter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652288062091 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fetch_ controlUnit_tb.sv(30) " "Verilog HDL Implicit Net warning at controlUnit_tb.sv(30): created implicit net for \"fetch_\"" {  } { { "controlUnit_tb.sv" "" { Text "E:/FPGAProject/mips/controlUnit_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top " "Elaborating entity \"mips_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652288062223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst_controlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst_controlUnit\"" {  } { { "mips_top.sv" "inst_controlUnit" { Text "E:/FPGAProject/mips/mips_top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062239 ""}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(21) " "SystemVerilog warning at controlUnit.sv(21): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 21 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(22) " "SystemVerilog warning at controlUnit.sv(22): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 22 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(23) " "SystemVerilog warning at controlUnit.sv(23): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 23 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(25) " "SystemVerilog warning at controlUnit.sv(25): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 25 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(26) " "SystemVerilog warning at controlUnit.sv(26): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 26 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(30) " "SystemVerilog warning at controlUnit.sv(30): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 30 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(31) " "SystemVerilog warning at controlUnit.sv(31): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 31 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(32) " "SystemVerilog warning at controlUnit.sv(32): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 32 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(33) " "SystemVerilog warning at controlUnit.sv(33): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 33 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(76) " "SystemVerilog warning at controlUnit.sv(76): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 76 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(77) " "SystemVerilog warning at controlUnit.sv(77): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 77 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(83) " "SystemVerilog warning at controlUnit.sv(83): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 83 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(84) " "SystemVerilog warning at controlUnit.sv(84): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 84 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(85) " "SystemVerilog warning at controlUnit.sv(85): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 85 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(86) " "SystemVerilog warning at controlUnit.sv(86): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 86 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(87) " "SystemVerilog warning at controlUnit.sv(87): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 87 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "controlUnit.sv(88) " "SystemVerilog warning at controlUnit.sv(88): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "controlUnit.sv" "" { Text "E:/FPGAProject/mips/controlUnit.sv" 88 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 "|mips_top|controlUnit:inst_controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:inst_instr_reg " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:inst_instr_reg\"" {  } { { "mips_top.sv" "inst_instr_reg" { Text "E:/FPGAProject/mips/mips_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062270 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[0\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[0\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[1\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[1\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[2\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[2\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[0\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[0\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[1\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[1\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[2\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[2\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[3\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[3\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[4\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[4\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[5\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[5\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[6\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[6\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_data\[3\]\[7\] instr_reg.sv(17) " "Inferred latch for \"instr_data\[3\]\[7\]\" at instr_reg.sv(17)" {  } { { "instr_reg.sv" "" { Text "E:/FPGAProject/mips/instr_reg.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 "|mips_top|instr_reg:inst_instr_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:inst_instr_memory " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:inst_instr_memory\"" {  } { { "mips_top.sv" "inst_instr_memory" { Text "E:/FPGAProject/mips/mips_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst_reg_file\"" {  } { { "mips_top.sv" "inst_reg_file" { Text "E:/FPGAProject/mips/mips_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst_alu " "Elaborating entity \"alu\" for hierarchy \"alu:inst_alu\"" {  } { { "mips_top.sv" "inst_alu" { Text "E:/FPGAProject/mips/mips_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(14) " "Verilog HDL assignment warning at alu.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(19) " "Verilog HDL assignment warning at alu.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(24) " "Verilog HDL assignment warning at alu.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(29) " "Verilog HDL assignment warning at alu.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(34) " "Verilog HDL assignment warning at alu.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(38) " "Verilog HDL assignment warning at alu.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "E:/FPGAProject/mips/alu.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 "|mips_top|alu:inst_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:inst_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:inst_ALUControl\"" {  } { { "mips_top.sv" "inst_ALUControl" { Text "E:/FPGAProject/mips/mips_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst_ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst_ProgramCounter\"" {  } { { "mips_top.sv" "inst_ProgramCounter" { Text "E:/FPGAProject/mips/mips_top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2to1 mult_2to1:inst_mult_2to1_4 " "Elaborating entity \"mult_2to1\" for hierarchy \"mult_2to1:inst_mult_2to1_4\"" {  } { { "mips_top.sv" "inst_mult_2to1_4" { Text "E:/FPGAProject/mips/mips_top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3to1 mult_3to1:inst_mult_3to1_1 " "Elaborating entity \"mult_3to1\" for hierarchy \"mult_3to1:inst_mult_3to1_1\"" {  } { { "mips_top.sv" "inst_mult_3to1_1" { Text "E:/FPGAProject/mips/mips_top.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4to1 mult_4to1:inst_mult_4to1 " "Elaborating entity \"mult_4to1\" for hierarchy \"mult_4to1:inst_mult_4to1\"" {  } { { "mips_top.sv" "inst_mult_4to1" { Text "E:/FPGAProject/mips/mips_top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:inst_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:inst_sign_extend\"" {  } { { "mips_top.sv" "inst_sign_extend" { Text "E:/FPGAProject/mips/mips_top.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyBy4 multiplyBy4:inst_multiplyBy4 " "Elaborating entity \"multiplyBy4\" for hierarchy \"multiplyBy4:inst_multiplyBy4\"" {  } { { "mips_top.sv" "inst_multiplyBy4" { Text "E:/FPGAProject/mips/mips_top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288062339 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst_reg_file\|mem_reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst_reg_file\|mem_reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:inst_reg_file\|mem_reg_file_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:inst_reg_file\|mem_reg_file_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652288062940 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652288062940 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652288062940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0 " "Elaborated megafunction instantiation \"reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288063072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0 " "Instantiated megafunction \"reg_file:inst_reg_file\|altsyncram:mem_reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mips_top.ram0_reg_file_c5668544.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mips_top.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652288063072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652288063072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/FPGAProject/mips/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652288063141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288063141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652288063357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652288063831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652288064690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652288064976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652288064976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "874 " "Implemented 874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652288065078 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652288065078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "776 " "Implemented 776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652288065078 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652288065078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652288065078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652288065094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 19:54:25 2022 " "Processing ended: Wed May 11 19:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652288065094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652288065094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652288065094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652288065094 ""}
