INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05/lab05.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05/lab05.srcs/sim_1/new/tb_my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_bram
