
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008124  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de8  080082e0  080082e0  000182e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080090c8  080090c8  000190c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080090cc  080090cc  000190cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  080090d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
  9 .bss          000419f4  20040060  08009130  00020060  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001c967  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000454e  00000000  00000000  0003c9f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001388  00000000  00000000  00040f48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001168  00000000  00000000  000422d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009d81  00000000  00000000  00043438  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006cd4  00000000  00000000  0004d1b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00053e8d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004c40  00000000  00000000  00053f0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00058b4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  00058b70  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080082c8 	.word	0x080082c8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	080082c8 	.word	0x080082c8

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20081a4c 	.word	0x20081a4c

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000292:	4909      	ldr	r1, [pc, #36]	; (80002b8 <NVIC_DisableIRQ+0x30>)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	095b      	lsrs	r3, r3, #5
 800029a:	79fa      	ldrb	r2, [r7, #7]
 800029c:	f002 021f 	and.w	r2, r2, #31
 80002a0:	2001      	movs	r0, #1
 80002a2:	fa00 f202 	lsl.w	r2, r0, r2
 80002a6:	3320      	adds	r3, #32
 80002a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	e000e100 	.word	0xe000e100

080002bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da0b      	bge.n	80002e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	490d      	ldr	r1, [pc, #52]	; (8000308 <NVIC_SetPriority+0x4c>)
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f003 030f 	and.w	r3, r3, #15
 80002d8:	3b04      	subs	r3, #4
 80002da:	683a      	ldr	r2, [r7, #0]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	0112      	lsls	r2, r2, #4
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	440b      	add	r3, r1
 80002e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e6:	e009      	b.n	80002fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e8:	4908      	ldr	r1, [pc, #32]	; (800030c <NVIC_SetPriority+0x50>)
 80002ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ee:	683a      	ldr	r2, [r7, #0]
 80002f0:	b2d2      	uxtb	r2, r2
 80002f2:	0112      	lsls	r2, r2, #4
 80002f4:	b2d2      	uxtb	r2, r2
 80002f6:	440b      	add	r3, r1
 80002f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	e000ed00 	.word	0xe000ed00
 800030c:	e000e100 	.word	0xe000e100

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	2201      	movs	r2, #1
 8000346:	69bb      	ldr	r3, [r7, #24]
 8000348:	fa02 f303 	lsl.w	r3, r2, r3
 800034c:	1e5a      	subs	r2, r3, #1
 800034e:	68bb      	ldr	r3, [r7, #8]
 8000350:	401a      	ands	r2, r3
 8000352:	697b      	ldr	r3, [r7, #20]
 8000354:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000356:	2101      	movs	r1, #1
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	fa01 f303 	lsl.w	r3, r1, r3
 800035e:	1e59      	subs	r1, r3, #1
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000364:	4313      	orrs	r3, r2
         );
}
 8000366:	4618      	mov	r0, r3
 8000368:	3724      	adds	r7, #36	; 0x24
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr

08000372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000372:	b580      	push	{r7, lr}
 8000374:	b086      	sub	sp, #24
 8000376:	af00      	add	r7, sp, #0
 8000378:	4603      	mov	r3, r0
 800037a:	60b9      	str	r1, [r7, #8]
 800037c:	607a      	str	r2, [r7, #4]
 800037e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000384:	f7ff ff58 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000388:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800038a:	687a      	ldr	r2, [r7, #4]
 800038c:	68b9      	ldr	r1, [r7, #8]
 800038e:	6978      	ldr	r0, [r7, #20]
 8000390:	f7ff ffbe 	bl	8000310 <NVIC_EncodePriority>
 8000394:	4602      	mov	r2, r0
 8000396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800039a:	4611      	mov	r1, r2
 800039c:	4618      	mov	r0, r3
 800039e:	f7ff ff8d 	bl	80002bc <NVIC_SetPriority>
}
 80003a2:	bf00      	nop
 80003a4:	3718      	adds	r7, #24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}

080003aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	b082      	sub	sp, #8
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	4603      	mov	r3, r0
 80003b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003b8:	4618      	mov	r0, r3
 80003ba:	f7ff ff4b 	bl	8000254 <NVIC_EnableIRQ>
}
 80003be:	bf00      	nop
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}

080003c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	b082      	sub	sp, #8
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	4603      	mov	r3, r0
 80003ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80003d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d4:	4618      	mov	r0, r3
 80003d6:	f7ff ff57 	bl	8000288 <NVIC_DisableIRQ>
}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	b084      	sub	sp, #16
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80003ea:	2300      	movs	r3, #0
 80003ec:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	2b02      	cmp	r3, #2
 80003f8:	d005      	beq.n	8000406 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2204      	movs	r2, #4
 80003fe:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000400:	2301      	movs	r3, #1
 8000402:	73fb      	strb	r3, [r7, #15]
 8000404:	e047      	b.n	8000496 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	6812      	ldr	r2, [r2, #0]
 800040e:	6812      	ldr	r2, [r2, #0]
 8000410:	f022 020e 	bic.w	r2, r2, #14
 8000414:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	6812      	ldr	r2, [r2, #0]
 800041e:	6812      	ldr	r2, [r2, #0]
 8000420:	f022 0201 	bic.w	r2, r2, #1
 8000424:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800042e:	6812      	ldr	r2, [r2, #0]
 8000430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000434:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800043e:	f002 021c 	and.w	r2, r2, #28
 8000442:	2101      	movs	r1, #1
 8000444:	fa01 f202 	lsl.w	r2, r1, r2
 8000448:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000452:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000458:	2b00      	cmp	r3, #0
 800045a:	d00c      	beq.n	8000476 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000460:	687a      	ldr	r2, [r7, #4]
 8000462:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000464:	6812      	ldr	r2, [r2, #0]
 8000466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800046a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000474:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2201      	movs	r2, #1
 800047a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2200      	movs	r2, #0
 8000482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800048a:	2b00      	cmp	r3, #0
 800048c:	d003      	beq.n	8000496 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	4798      	blx	r3
    }
  }
  return status;
 8000496:	7bfb      	ldrb	r3, [r7, #15]
}
 8000498:	4618      	mov	r0, r3
 800049a:	3710      	adds	r7, #16
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80004ae:	b2db      	uxtb	r3, r3
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr

080004bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004bc:	b480      	push	{r7}
 80004be:	b087      	sub	sp, #28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004c6:	2300      	movs	r3, #0
 80004c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004ca:	e166      	b.n	800079a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	2101      	movs	r1, #1
 80004d2:	697b      	ldr	r3, [r7, #20]
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	4013      	ands	r3, r2
 80004da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f000 8158 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	f003 0303 	and.w	r3, r3, #3
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d005      	beq.n	80004fc <HAL_GPIO_Init+0x40>
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	685b      	ldr	r3, [r3, #4]
 80004f4:	f003 0303 	and.w	r3, r3, #3
 80004f8:	2b02      	cmp	r3, #2
 80004fa:	d130      	bne.n	800055e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	2203      	movs	r2, #3
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	68da      	ldr	r2, [r3, #12]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	693a      	ldr	r2, [r7, #16]
 8000522:	4313      	orrs	r3, r2
 8000524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	693a      	ldr	r2, [r7, #16]
 800052a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000532:	2201      	movs	r2, #1
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	fa02 f303 	lsl.w	r3, r2, r3
 800053a:	43db      	mvns	r3, r3
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	4013      	ands	r3, r2
 8000540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	091b      	lsrs	r3, r3, #4
 8000548:	f003 0201 	and.w	r2, r3, #1
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	fa02 f303 	lsl.w	r3, r2, r3
 8000552:	693a      	ldr	r2, [r7, #16]
 8000554:	4313      	orrs	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	f003 0303 	and.w	r3, r3, #3
 8000566:	2b03      	cmp	r3, #3
 8000568:	d017      	beq.n	800059a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	2203      	movs	r2, #3
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	43db      	mvns	r3, r3
 800057c:	693a      	ldr	r2, [r7, #16]
 800057e:	4013      	ands	r3, r2
 8000580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	fa02 f303 	lsl.w	r3, r2, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4313      	orrs	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	693a      	ldr	r2, [r7, #16]
 8000598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	f003 0303 	and.w	r3, r3, #3
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d123      	bne.n	80005ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	08da      	lsrs	r2, r3, #3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	3208      	adds	r2, #8
 80005ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	f003 0307 	and.w	r3, r3, #7
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	220f      	movs	r2, #15
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	693a      	ldr	r2, [r7, #16]
 80005c6:	4013      	ands	r3, r2
 80005c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	691a      	ldr	r2, [r3, #16]
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	f003 0307 	and.w	r3, r3, #7
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	fa02 f303 	lsl.w	r3, r2, r3
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	4313      	orrs	r3, r2
 80005de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	08da      	lsrs	r2, r3, #3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	6939      	ldr	r1, [r7, #16]
 80005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2203      	movs	r2, #3
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	693a      	ldr	r2, [r7, #16]
 8000602:	4013      	ands	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	f003 0203 	and.w	r2, r3, #3
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	fa02 f303 	lsl.w	r3, r2, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4313      	orrs	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 80b2 	beq.w	8000794 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000630:	4a61      	ldr	r2, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000632:	4b61      	ldr	r3, [pc, #388]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 8000634:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6613      	str	r3, [r2, #96]	; 0x60
 800063c:	4b5e      	ldr	r3, [pc, #376]	; (80007b8 <HAL_GPIO_Init+0x2fc>)
 800063e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000648:	4a5c      	ldr	r2, [pc, #368]	; (80007bc <HAL_GPIO_Init+0x300>)
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	089b      	lsrs	r3, r3, #2
 800064e:	3302      	adds	r3, #2
 8000650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	f003 0303 	and.w	r3, r3, #3
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	220f      	movs	r2, #15
 8000660:	fa02 f303 	lsl.w	r3, r2, r3
 8000664:	43db      	mvns	r3, r3
 8000666:	693a      	ldr	r2, [r7, #16]
 8000668:	4013      	ands	r3, r2
 800066a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000672:	d02b      	beq.n	80006cc <HAL_GPIO_Init+0x210>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a52      	ldr	r2, [pc, #328]	; (80007c0 <HAL_GPIO_Init+0x304>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d025      	beq.n	80006c8 <HAL_GPIO_Init+0x20c>
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a51      	ldr	r2, [pc, #324]	; (80007c4 <HAL_GPIO_Init+0x308>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d01f      	beq.n	80006c4 <HAL_GPIO_Init+0x208>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a50      	ldr	r2, [pc, #320]	; (80007c8 <HAL_GPIO_Init+0x30c>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d019      	beq.n	80006c0 <HAL_GPIO_Init+0x204>
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a4f      	ldr	r2, [pc, #316]	; (80007cc <HAL_GPIO_Init+0x310>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d013      	beq.n	80006bc <HAL_GPIO_Init+0x200>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a4e      	ldr	r2, [pc, #312]	; (80007d0 <HAL_GPIO_Init+0x314>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d00d      	beq.n	80006b8 <HAL_GPIO_Init+0x1fc>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a4d      	ldr	r2, [pc, #308]	; (80007d4 <HAL_GPIO_Init+0x318>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d007      	beq.n	80006b4 <HAL_GPIO_Init+0x1f8>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	4a4c      	ldr	r2, [pc, #304]	; (80007d8 <HAL_GPIO_Init+0x31c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d101      	bne.n	80006b0 <HAL_GPIO_Init+0x1f4>
 80006ac:	2307      	movs	r3, #7
 80006ae:	e00e      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b0:	2308      	movs	r3, #8
 80006b2:	e00c      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b4:	2306      	movs	r3, #6
 80006b6:	e00a      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006b8:	2305      	movs	r3, #5
 80006ba:	e008      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006bc:	2304      	movs	r3, #4
 80006be:	e006      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c0:	2303      	movs	r3, #3
 80006c2:	e004      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c4:	2302      	movs	r3, #2
 80006c6:	e002      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006c8:	2301      	movs	r3, #1
 80006ca:	e000      	b.n	80006ce <HAL_GPIO_Init+0x212>
 80006cc:	2300      	movs	r3, #0
 80006ce:	697a      	ldr	r2, [r7, #20]
 80006d0:	f002 0203 	and.w	r2, r2, #3
 80006d4:	0092      	lsls	r2, r2, #2
 80006d6:	4093      	lsls	r3, r2
 80006d8:	693a      	ldr	r2, [r7, #16]
 80006da:	4313      	orrs	r3, r2
 80006dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80006de:	4937      	ldr	r1, [pc, #220]	; (80007bc <HAL_GPIO_Init+0x300>)
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	089b      	lsrs	r3, r3, #2
 80006e4:	3302      	adds	r3, #2
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80006ec:	4b3b      	ldr	r3, [pc, #236]	; (80007dc <HAL_GPIO_Init+0x320>)
 80006ee:	689b      	ldr	r3, [r3, #8]
 80006f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	4013      	ands	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000704:	2b00      	cmp	r3, #0
 8000706:	d003      	beq.n	8000710 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000708:	693a      	ldr	r2, [r7, #16]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	4313      	orrs	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000710:	4a32      	ldr	r2, [pc, #200]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000716:	4b31      	ldr	r3, [pc, #196]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	43db      	mvns	r3, r3
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	4013      	ands	r3, r2
 8000724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800072e:	2b00      	cmp	r3, #0
 8000730:	d003      	beq.n	800073a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	4313      	orrs	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800073a:	4a28      	ldr	r2, [pc, #160]	; (80007dc <HAL_GPIO_Init+0x320>)
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000740:	4b26      	ldr	r3, [pc, #152]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	43db      	mvns	r3, r3
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	4013      	ands	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000758:	2b00      	cmp	r3, #0
 800075a:	d003      	beq.n	8000764 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800075c:	693a      	ldr	r2, [r7, #16]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4313      	orrs	r3, r2
 8000762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000764:	4a1d      	ldr	r2, [pc, #116]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800076a:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <HAL_GPIO_Init+0x320>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	43db      	mvns	r3, r3
 8000774:	693a      	ldr	r2, [r7, #16]
 8000776:	4013      	ands	r3, r2
 8000778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d003      	beq.n	800078e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	4313      	orrs	r3, r2
 800078c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800078e:	4a13      	ldr	r2, [pc, #76]	; (80007dc <HAL_GPIO_Init+0x320>)
 8000790:	693b      	ldr	r3, [r7, #16]
 8000792:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	3301      	adds	r3, #1
 8000798:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	fa22 f303 	lsr.w	r3, r2, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	f47f ae91 	bne.w	80004cc <HAL_GPIO_Init+0x10>
  }
}
 80007aa:	bf00      	nop
 80007ac:	371c      	adds	r7, #28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000
 80007bc:	40010000 	.word	0x40010000
 80007c0:	48000400 	.word	0x48000400
 80007c4:	48000800 	.word	0x48000800
 80007c8:	48000c00 	.word	0x48000c00
 80007cc:	48001000 	.word	0x48001000
 80007d0:	48001400 	.word	0x48001400
 80007d4:	48001800 	.word	0x48001800
 80007d8:	48001c00 	.word	0x48001c00
 80007dc:	40010400 	.word	0x40010400

080007e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	691a      	ldr	r2, [r3, #16]
 80007f0:	887b      	ldrh	r3, [r7, #2]
 80007f2:	4013      	ands	r3, r2
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007f8:	2301      	movs	r3, #1
 80007fa:	73fb      	strb	r3, [r7, #15]
 80007fc:	e001      	b.n	8000802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	807b      	strh	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000820:	787b      	ldrb	r3, [r7, #1]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000826:	887a      	ldrh	r2, [r7, #2]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800082c:	e002      	b.n	8000834 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800082e:	887a      	ldrh	r2, [r7, #2]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af02      	add	r7, sp, #8
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	607a      	str	r2, [r7, #4]
 800084a:	461a      	mov	r2, r3
 800084c:	460b      	mov	r3, r1
 800084e:	817b      	strh	r3, [r7, #10]
 8000850:	4613      	mov	r3, r2
 8000852:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800085a:	b2db      	uxtb	r3, r3
 800085c:	2b20      	cmp	r3, #32
 800085e:	d153      	bne.n	8000908 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800086a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800086e:	d101      	bne.n	8000874 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8000870:	2302      	movs	r3, #2
 8000872:	e04a      	b.n	800090a <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800087a:	2b01      	cmp	r3, #1
 800087c:	d101      	bne.n	8000882 <HAL_I2C_Master_Transmit_IT+0x42>
 800087e:	2302      	movs	r3, #2
 8000880:	e043      	b.n	800090a <HAL_I2C_Master_Transmit_IT+0xca>
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2201      	movs	r2, #1
 8000886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	2221      	movs	r2, #33	; 0x21
 800088e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	2210      	movs	r2, #16
 8000896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	2200      	movs	r2, #0
 800089e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	893a      	ldrh	r2, [r7, #8]
 80008aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	4a19      	ldr	r2, [pc, #100]	; (8000914 <HAL_I2C_Master_Transmit_IT+0xd4>)
 80008b0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	4a18      	ldr	r2, [pc, #96]	; (8000918 <HAL_I2C_Master_Transmit_IT+0xd8>)
 80008b6:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80008bc:	b29b      	uxth	r3, r3
 80008be:	2bff      	cmp	r3, #255	; 0xff
 80008c0:	d906      	bls.n	80008d0 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	22ff      	movs	r2, #255	; 0xff
 80008c6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80008c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008cc:	617b      	str	r3, [r7, #20]
 80008ce:	e007      	b.n	80008e0 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80008da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008de:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	8979      	ldrh	r1, [r7, #10]
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <HAL_I2C_Master_Transmit_IT+0xdc>)
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	68f8      	ldr	r0, [r7, #12]
 80008f0:	f001 f966 	bl	8001bc0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2200      	movs	r2, #0
 80008f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80008fc:	2101      	movs	r1, #1
 80008fe:	68f8      	ldr	r0, [r7, #12]
 8000900:	f001 f98e 	bl	8001c20 <I2C_Enable_IRQ>

    return HAL_OK;
 8000904:	2300      	movs	r3, #0
 8000906:	e000      	b.n	800090a <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8000908:	2302      	movs	r3, #2
  }
}
 800090a:	4618      	mov	r0, r3
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	ffff0000 	.word	0xffff0000
 8000918:	08000b03 	.word	0x08000b03
 800091c:	80002000 	.word	0x80002000

08000920 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af02      	add	r7, sp, #8
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	607a      	str	r2, [r7, #4]
 800092a:	461a      	mov	r2, r3
 800092c:	460b      	mov	r3, r1
 800092e:	817b      	strh	r3, [r7, #10]
 8000930:	4613      	mov	r3, r2
 8000932:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b20      	cmp	r3, #32
 800093e:	d153      	bne.n	80009e8 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800094a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800094e:	d101      	bne.n	8000954 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8000950:	2302      	movs	r3, #2
 8000952:	e04a      	b.n	80009ea <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800095a:	2b01      	cmp	r3, #1
 800095c:	d101      	bne.n	8000962 <HAL_I2C_Master_Receive_IT+0x42>
 800095e:	2302      	movs	r3, #2
 8000960:	e043      	b.n	80009ea <HAL_I2C_Master_Receive_IT+0xca>
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	2201      	movs	r2, #1
 8000966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	2222      	movs	r2, #34	; 0x22
 800096e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	2210      	movs	r2, #16
 8000976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	2200      	movs	r2, #0
 800097e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	893a      	ldrh	r2, [r7, #8]
 800098a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <HAL_I2C_Master_Receive_IT+0xd4>)
 8000990:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	4a18      	ldr	r2, [pc, #96]	; (80009f8 <HAL_I2C_Master_Receive_IT+0xd8>)
 8000996:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800099c:	b29b      	uxth	r3, r3
 800099e:	2bff      	cmp	r3, #255	; 0xff
 80009a0:	d906      	bls.n	80009b0 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	22ff      	movs	r2, #255	; 0xff
 80009a6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80009a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ac:	617b      	str	r3, [r7, #20]
 80009ae:	e007      	b.n	80009c0 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80009ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009be:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	8979      	ldrh	r1, [r7, #10]
 80009c8:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <HAL_I2C_Master_Receive_IT+0xdc>)
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	68f8      	ldr	r0, [r7, #12]
 80009d0:	f001 f8f6 	bl	8001bc0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2200      	movs	r2, #0
 80009d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80009dc:	2102      	movs	r1, #2
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f001 f91e 	bl	8001c20 <I2C_Enable_IRQ>

    return HAL_OK;
 80009e4:	2300      	movs	r3, #0
 80009e6:	e000      	b.n	80009ea <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80009e8:	2302      	movs	r3, #2
  }
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3718      	adds	r7, #24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	ffff0000 	.word	0xffff0000
 80009f8:	08000b03 	.word	0x08000b03
 80009fc:	80002400 	.word	0x80002400

08000a00 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d005      	beq.n	8000a2c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a24:	68ba      	ldr	r2, [r7, #8]
 8000a26:	68f9      	ldr	r1, [r7, #12]
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	4798      	blx	r3
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d00f      	beq.n	8000a76 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d00a      	beq.n	8000a76 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a64:	f043 0201 	orr.w	r2, r3, #1
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a74:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00f      	beq.n	8000aa0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d00a      	beq.n	8000aa0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8e:	f043 0208 	orr.w	r2, r3, #8
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a9e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d00f      	beq.n	8000aca <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d00a      	beq.n	8000aca <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab8:	f043 0202 	orr.w	r2, r3, #2
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ace:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f003 030b 	and.w	r3, r3, #11
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000ada:	68f9      	ldr	r1, [r7, #12]
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f000 ff33 	bl	8001948 <I2C_ITError>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b088      	sub	sp, #32
 8000b06:	af02      	add	r7, sp, #8
 8000b08:	60f8      	str	r0, [r7, #12]
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d101      	bne.n	8000b20 <I2C_Master_ISR_IT+0x1e>
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	e109      	b.n	8000d34 <I2C_Master_ISR_IT+0x232>
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	2201      	movs	r2, #1
 8000b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	f003 0310 	and.w	r3, r3, #16
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d012      	beq.n	8000b58 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d00d      	beq.n	8000b58 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2210      	movs	r2, #16
 8000b42:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b48:	f043 0204 	orr.w	r2, r3, #4
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000b50:	68f8      	ldr	r0, [r7, #12]
 8000b52:	f000 fff2 	bl	8001b3a <I2C_Flush_TXDR>
 8000b56:	e0da      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	f003 0304 	and.w	r3, r3, #4
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d022      	beq.n	8000ba8 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d01d      	beq.n	8000ba8 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	f023 0304 	bic.w	r3, r3, #4
 8000b72:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	6812      	ldr	r2, [r2, #0]
 8000b7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000b7e:	b2d2      	uxtb	r2, r2
 8000b80:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000b90:	3b01      	subs	r3, #1
 8000b92:	b29a      	uxth	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000ba6:	e0b2      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d01d      	beq.n	8000bee <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d018      	beq.n	8000bee <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	68fa      	ldr	r2, [r7, #12]
 8000bc2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000bc4:	7812      	ldrb	r2, [r2, #0]
 8000bc6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bcc:	1c5a      	adds	r2, r3, #1
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	3b01      	subs	r3, #1
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000bec:	e08f      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d05d      	beq.n	8000cb4 <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d058      	beq.n	8000cb4 <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d041      	beq.n	8000c90 <I2C_Master_ISR_IT+0x18e>
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d13d      	bne.n	8000c90 <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c20:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	2bff      	cmp	r3, #255	; 0xff
 8000c2a:	d90e      	bls.n	8000c4a <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	22ff      	movs	r2, #255	; 0xff
 8000c30:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	8a79      	ldrh	r1, [r7, #18]
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f000 ffbc 	bl	8001bc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c48:	e033      	b.n	8000cb2 <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000c5c:	d00c      	beq.n	8000c78 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000c68:	8a79      	ldrh	r1, [r7, #18]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	4603      	mov	r3, r0
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f000 ffa5 	bl	8001bc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c76:	e01c      	b.n	8000cb2 <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	8a79      	ldrh	r1, [r7, #18]
 8000c80:	2300      	movs	r3, #0
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c88:	68f8      	ldr	r0, [r7, #12]
 8000c8a:	f000 ff99 	bl	8001bc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c8e:	e010      	b.n	8000cb2 <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000c9e:	d003      	beq.n	8000ca8 <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000ca0:	68f8      	ldr	r0, [r7, #12]
 8000ca2:	f000 fb88 	bl	80013b6 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000ca6:	e032      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000ca8:	2140      	movs	r1, #64	; 0x40
 8000caa:	68f8      	ldr	r0, [r7, #12]
 8000cac:	f000 fe4c 	bl	8001948 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000cb0:	e02d      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
 8000cb2:	e02c      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d027      	beq.n	8000d0e <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d022      	beq.n	8000d0e <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d119      	bne.n	8000d06 <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cdc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000ce0:	d015      	beq.n	8000d0e <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000cea:	d108      	bne.n	8000cfe <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	6812      	ldr	r2, [r2, #0]
 8000cf4:	6852      	ldr	r2, [r2, #4]
 8000cf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	e007      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000cfe:	68f8      	ldr	r0, [r7, #12]
 8000d00:	f000 fb59 	bl	80013b6 <I2C_ITMasterSeqCplt>
 8000d04:	e003      	b.n	8000d0e <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000d06:	2140      	movs	r1, #64	; 0x40
 8000d08:	68f8      	ldr	r0, [r7, #12]
 8000d0a:	f000 fe1d 	bl	8001948 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	f003 0320 	and.w	r3, r3, #32
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d008      	beq.n	8000d2a <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000d22:	6979      	ldr	r1, [r7, #20]
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f000 fbe3 	bl	80014f0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d101      	bne.n	8000d60 <I2C_Slave_ISR_IT+0x24>
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	e0e1      	b.n	8000f24 <I2C_Slave_ISR_IT+0x1e8>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2201      	movs	r2, #1
 8000d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	f003 0320 	and.w	r3, r3, #32
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d008      	beq.n	8000d84 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d003      	beq.n	8000d84 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000d7c:	6939      	ldr	r1, [r7, #16]
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	f000 fc82 	bl	8001688 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	f003 0310 	and.w	r3, r3, #16
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d04b      	beq.n	8000e26 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d046      	beq.n	8000e26 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d128      	bne.n	8000df4 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	2b28      	cmp	r3, #40	; 0x28
 8000dac:	d108      	bne.n	8000dc0 <I2C_Slave_ISR_IT+0x84>
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000db4:	d104      	bne.n	8000dc0 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000db6:	6939      	ldr	r1, [r7, #16]
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f000 fd6f 	bl	800189c <I2C_ITListenCplt>
 8000dbe:	e031      	b.n	8000e24 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	2b29      	cmp	r3, #41	; 0x29
 8000dca:	d10e      	bne.n	8000dea <I2C_Slave_ISR_IT+0xae>
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000dd2:	d00a      	beq.n	8000dea <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2210      	movs	r2, #16
 8000dda:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	f000 feac 	bl	8001b3a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000de2:	68f8      	ldr	r0, [r7, #12]
 8000de4:	f000 fb26 	bl	8001434 <I2C_ITSlaveSeqCplt>
 8000de8:	e01c      	b.n	8000e24 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2210      	movs	r2, #16
 8000df0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000df2:	e08f      	b.n	8000f14 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2210      	movs	r2, #16
 8000dfa:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e00:	f043 0204 	orr.w	r2, r3, #4
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <I2C_Slave_ISR_IT+0xda>
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e14:	d17e      	bne.n	8000f14 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f000 fd93 	bl	8001948 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000e22:	e077      	b.n	8000f14 <I2C_Slave_ISR_IT+0x1d8>
 8000e24:	e076      	b.n	8000f14 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	f003 0304 	and.w	r3, r3, #4
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d02f      	beq.n	8000e90 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d02a      	beq.n	8000e90 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d018      	beq.n	8000e76 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e48:	68fa      	ldr	r2, [r7, #12]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e60:	3b01      	subs	r3, #1
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d14b      	bne.n	8000f18 <I2C_Slave_ISR_IT+0x1dc>
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e86:	d047      	beq.n	8000f18 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000e88:	68f8      	ldr	r0, [r7, #12]
 8000e8a:	f000 fad3 	bl	8001434 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000e8e:	e043      	b.n	8000f18 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d009      	beq.n	8000eae <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d004      	beq.n	8000eae <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000ea4:	6939      	ldr	r1, [r7, #16]
 8000ea6:	68f8      	ldr	r0, [r7, #12]
 8000ea8:	f000 fa01 	bl	80012ae <I2C_ITAddrCplt>
 8000eac:	e035      	b.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	f003 0302 	and.w	r3, r3, #2
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d030      	beq.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d02b      	beq.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d018      	beq.n	8000efe <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ed4:	7812      	ldrb	r2, [r2, #0]
 8000ed6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000edc:	1c5a      	adds	r2, r3, #1
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	851a      	strh	r2, [r3, #40]	; 0x28
 8000efc:	e00d      	b.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f04:	d002      	beq.n	8000f0c <I2C_Slave_ISR_IT+0x1d0>
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f000 fa91 	bl	8001434 <I2C_ITSlaveSeqCplt>
 8000f12:	e002      	b.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000f14:	bf00      	nop
 8000f16:	e000      	b.n	8000f1a <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000f18:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <I2C_Master_ISR_DMA+0x1a>
 8000f42:	2302      	movs	r3, #2
 8000f44:	e0d9      	b.n	80010fa <I2C_Master_ISR_DMA+0x1ce>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	f003 0310 	and.w	r3, r3, #16
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d016      	beq.n	8000f86 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d011      	beq.n	8000f86 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2210      	movs	r2, #16
 8000f68:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6e:	f043 0204 	orr.w	r2, r3, #4
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8000f76:	2120      	movs	r1, #32
 8000f78:	68f8      	ldr	r0, [r7, #12]
 8000f7a:	f000 fe51 	bl	8001c20 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f000 fddb 	bl	8001b3a <I2C_Flush_TXDR>
 8000f84:	e0b4      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d071      	beq.n	8001074 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d06c      	beq.n	8001074 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	6812      	ldr	r2, [r2, #0]
 8000fa2:	6812      	ldr	r2, [r2, #0]
 8000fa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fa8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d04e      	beq.n	8001052 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fc0:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2bff      	cmp	r3, #255	; 0xff
 8000fca:	d906      	bls.n	8000fda <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	22ff      	movs	r2, #255	; 0xff
 8000fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8000fd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	e010      	b.n	8000ffc <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000fec:	d003      	beq.n	8000ff6 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	e002      	b.n	8000ffc <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8000ff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ffa:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001000:	b2da      	uxtb	r2, r3
 8001002:	8a79      	ldrh	r1, [r7, #18]
 8001004:	2300      	movs	r3, #0
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f000 fdd8 	bl	8001bc0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001014:	b29a      	uxth	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	b29a      	uxth	r2, r3
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2b22      	cmp	r3, #34	; 0x22
 800102c:	d108      	bne.n	8001040 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	6812      	ldr	r2, [r2, #0]
 8001038:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800103c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800103e:	e057      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	6812      	ldr	r2, [r2, #0]
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800104e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001050:	e04e      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800105c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001060:	d003      	beq.n	800106a <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f000 f9a7 	bl	80013b6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001068:	e042      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800106a:	2140      	movs	r1, #64	; 0x40
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f000 fc6b 	bl	8001948 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001072:	e03d      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800107a:	2b00      	cmp	r3, #0
 800107c:	d028      	beq.n	80010d0 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001084:	2b00      	cmp	r3, #0
 8001086:	d023      	beq.n	80010d0 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800108c:	b29b      	uxth	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d119      	bne.n	80010c6 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800109c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80010a0:	d025      	beq.n	80010ee <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010aa:	d108      	bne.n	80010be <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	6812      	ldr	r2, [r2, #0]
 80010b4:	6852      	ldr	r2, [r2, #4]
 80010b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80010ba:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80010bc:	e017      	b.n	80010ee <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f000 f979 	bl	80013b6 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80010c4:	e013      	b.n	80010ee <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80010c6:	2140      	movs	r1, #64	; 0x40
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 fc3d 	bl	8001948 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80010ce:	e00e      	b.n	80010ee <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f003 0320 	and.w	r3, r3, #32
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00a      	beq.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d005      	beq.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 fa02 	bl	80014f0 <I2C_ITMasterCplt>
 80010ec:	e000      	b.n	80010f0 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80010ee:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b088      	sub	sp, #32
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001112:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <I2C_Slave_ISR_DMA+0x24>
 8001122:	2302      	movs	r3, #2
 8001124:	e0bf      	b.n	80012a6 <I2C_Slave_ISR_DMA+0x1a4>
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2201      	movs	r2, #1
 800112a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	2b00      	cmp	r3, #0
 8001136:	d008      	beq.n	800114a <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800113e:	2b00      	cmp	r3, #0
 8001140:	d003      	beq.n	800114a <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8001142:	68b9      	ldr	r1, [r7, #8]
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f000 fa9f 	bl	8001688 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	f003 0310 	and.w	r3, r3, #16
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 8095 	beq.w	8001280 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 808f 	beq.w	8001280 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d104      	bne.n	8001176 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001172:	2b00      	cmp	r3, #0
 8001174:	d07d      	beq.n	8001272 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117a:	2b00      	cmp	r3, #0
 800117c:	d00c      	beq.n	8001198 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d007      	beq.n	8001198 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8001194:	2301      	movs	r3, #1
 8001196:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00c      	beq.n	80011ba <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d007      	beq.n	80011ba <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 80011b6:	2301      	movs	r3, #1
 80011b8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d128      	bne.n	8001212 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b28      	cmp	r3, #40	; 0x28
 80011ca:	d108      	bne.n	80011de <I2C_Slave_ISR_DMA+0xdc>
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011d2:	d104      	bne.n	80011de <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80011d4:	68b9      	ldr	r1, [r7, #8]
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f000 fb60 	bl	800189c <I2C_ITListenCplt>
 80011dc:	e048      	b.n	8001270 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b29      	cmp	r3, #41	; 0x29
 80011e8:	d10e      	bne.n	8001208 <I2C_Slave_ISR_DMA+0x106>
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80011f0:	d00a      	beq.n	8001208 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2210      	movs	r2, #16
 80011f8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 fc9d 	bl	8001b3a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f000 f917 	bl	8001434 <I2C_ITSlaveSeqCplt>
 8001206:	e033      	b.n	8001270 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2210      	movs	r2, #16
 800120e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8001210:	e034      	b.n	800127c <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2210      	movs	r2, #16
 8001218:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	f043 0204 	orr.w	r2, r3, #4
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800122c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d003      	beq.n	800123c <I2C_Slave_ISR_DMA+0x13a>
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800123a:	d11f      	bne.n	800127c <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800123c:	7dfb      	ldrb	r3, [r7, #23]
 800123e:	2b21      	cmp	r3, #33	; 0x21
 8001240:	d002      	beq.n	8001248 <I2C_Slave_ISR_DMA+0x146>
 8001242:	7dfb      	ldrb	r3, [r7, #23]
 8001244:	2b29      	cmp	r3, #41	; 0x29
 8001246:	d103      	bne.n	8001250 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2221      	movs	r2, #33	; 0x21
 800124c:	631a      	str	r2, [r3, #48]	; 0x30
 800124e:	e008      	b.n	8001262 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	2b22      	cmp	r3, #34	; 0x22
 8001254:	d002      	beq.n	800125c <I2C_Slave_ISR_DMA+0x15a>
 8001256:	7dfb      	ldrb	r3, [r7, #23]
 8001258:	2b2a      	cmp	r3, #42	; 0x2a
 800125a:	d102      	bne.n	8001262 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2222      	movs	r2, #34	; 0x22
 8001260:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	4619      	mov	r1, r3
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f000 fb6d 	bl	8001948 <I2C_ITError>
      if (treatdmanack == 1U)
 800126e:	e005      	b.n	800127c <I2C_Slave_ISR_DMA+0x17a>
 8001270:	e004      	b.n	800127c <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2210      	movs	r2, #16
 8001278:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800127a:	e00f      	b.n	800129c <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 800127c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800127e:	e00d      	b.n	800129c <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	2b00      	cmp	r3, #0
 8001288:	d008      	beq.n	800129c <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001290:	2b00      	cmp	r3, #0
 8001292:	d003      	beq.n	800129c <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8001294:	68b9      	ldr	r1, [r7, #8]
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 f809 	bl	80012ae <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3720      	adds	r7, #32
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b084      	sub	sp, #16
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
 80012b6:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80012c4:	2b28      	cmp	r3, #40	; 0x28
 80012c6:	d16a      	bne.n	800139e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	0c1b      	lsrs	r3, r3, #16
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	0c1b      	lsrs	r3, r3, #16
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80012e6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80012f4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001302:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	2b02      	cmp	r3, #2
 800130a:	d138      	bne.n	800137e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800130c:	897b      	ldrh	r3, [r7, #10]
 800130e:	09db      	lsrs	r3, r3, #7
 8001310:	b29a      	uxth	r2, r3
 8001312:	89bb      	ldrh	r3, [r7, #12]
 8001314:	4053      	eors	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	f003 0306 	and.w	r3, r3, #6
 800131c:	2b00      	cmp	r3, #0
 800131e:	d11c      	bne.n	800135a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8001320:	897b      	ldrh	r3, [r7, #10]
 8001322:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001328:	1c5a      	adds	r2, r3, #1
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001332:	2b02      	cmp	r3, #2
 8001334:	d13b      	bne.n	80013ae <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2208      	movs	r2, #8
 8001342:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001350:	89ba      	ldrh	r2, [r7, #12]
 8001352:	7bf9      	ldrb	r1, [r7, #15]
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001358:	e029      	b.n	80013ae <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800135a:	893b      	ldrh	r3, [r7, #8]
 800135c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800135e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 fcc6 	bl	8001cf4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001374:	89ba      	ldrh	r2, [r7, #12]
 8001376:	7bf9      	ldrb	r1, [r7, #15]
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	4798      	blx	r3
}
 800137c:	e017      	b.n	80013ae <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800137e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 fcb6 	bl	8001cf4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001394:	89ba      	ldrh	r2, [r7, #12]
 8001396:	7bf9      	ldrb	r1, [r7, #15]
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	4798      	blx	r3
}
 800139c:	e007      	b.n	80013ae <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2208      	movs	r2, #8
 80013a4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b21      	cmp	r3, #33	; 0x21
 80013d0:	d116      	bne.n	8001400 <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2220      	movs	r2, #32
 80013d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2211      	movs	r2, #17
 80013de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80013e6:	2101      	movs	r1, #1
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 fc83 	bl	8001cf4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80013fe:	e015      	b.n	800142c <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2220      	movs	r2, #32
 8001404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2212      	movs	r2, #18
 800140c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001414:	2102      	movs	r1, #2
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f000 fc6c 	bl	8001cf4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	4798      	blx	r3
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d008      	beq.n	8001468 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e00c      	b.n	8001482 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d007      	beq.n	8001482 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	6812      	ldr	r2, [r2, #0]
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001480:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b29      	cmp	r3, #41	; 0x29
 800148c:	d113      	bne.n	80014b6 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2228      	movs	r2, #40	; 0x28
 8001492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2221      	movs	r2, #33	; 0x21
 800149a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800149c:	2101      	movs	r1, #1
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 fc28 	bl	8001cf4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 80014b4:	e018      	b.n	80014e8 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b2a      	cmp	r3, #42	; 0x2a
 80014c0:	d112      	bne.n	80014e8 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2228      	movs	r2, #40	; 0x28
 80014c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2222      	movs	r2, #34	; 0x22
 80014ce:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80014d0:	2102      	movs	r1, #2
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fc0e 	bl	8001cf4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	4798      	blx	r3
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2220      	movs	r2, #32
 8001504:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b21      	cmp	r3, #33	; 0x21
 8001510:	d107      	bne.n	8001522 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001512:	2101      	movs	r1, #1
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 fbed 	bl	8001cf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2211      	movs	r2, #17
 800151e:	631a      	str	r2, [r3, #48]	; 0x30
 8001520:	e00c      	b.n	800153c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b22      	cmp	r3, #34	; 0x22
 800152c:	d106      	bne.n	800153c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800152e:	2102      	movs	r1, #2
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f000 fbdf 	bl	8001cf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2212      	movs	r2, #18
 800153a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6859      	ldr	r1, [r3, #4]
 8001546:	4b4e      	ldr	r3, [pc, #312]	; (8001680 <I2C_ITMasterCplt+0x190>)
 8001548:	400b      	ands	r3, r1
 800154a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a4b      	ldr	r2, [pc, #300]	; (8001684 <I2C_ITMasterCplt+0x194>)
 8001556:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	f003 0310 	and.w	r3, r3, #16
 800155e:	2b00      	cmp	r3, #0
 8001560:	d009      	beq.n	8001576 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2210      	movs	r2, #16
 8001568:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f043 0204 	orr.w	r2, r3, #4
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b60      	cmp	r3, #96	; 0x60
 8001580:	d10a      	bne.n	8001598 <I2C_ITMasterCplt+0xa8>
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f003 0304 	and.w	r3, r3, #4
 8001588:	2b00      	cmp	r3, #0
 800158a:	d005      	beq.n	8001598 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001592:	b2db      	uxtb	r3, r3
 8001594:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8001596:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f000 face 	bl	8001b3a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a2:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b60      	cmp	r3, #96	; 0x60
 80015ae:	d002      	beq.n	80015b6 <I2C_ITMasterCplt+0xc6>
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d006      	beq.n	80015c4 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	4619      	mov	r1, r3
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f9c3 	bl	8001948 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80015c2:	e058      	b.n	8001676 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b21      	cmp	r3, #33	; 0x21
 80015ce:	d126      	bne.n	800161e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2220      	movs	r2, #32
 80015d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b40      	cmp	r3, #64	; 0x40
 80015e8:	d10c      	bne.n	8001604 <I2C_ITMasterCplt+0x114>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	4798      	blx	r3
}
 8001602:	e038      	b.n	8001676 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	4798      	blx	r3
}
 800161c:	e02b      	b.n	8001676 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b22      	cmp	r3, #34	; 0x22
 8001628:	d125      	bne.n	8001676 <I2C_ITMasterCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2220      	movs	r2, #32
 800162e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b40      	cmp	r3, #64	; 0x40
 8001642:	d10c      	bne.n	800165e <I2C_ITMasterCplt+0x16e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	4798      	blx	r3
}
 800165c:	e00b      	b.n	8001676 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	4798      	blx	r3
}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	fe00e800 	.word	0xfe00e800
 8001684:	ffff0000 	.word	0xffff0000

08001688 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016a4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2220      	movs	r2, #32
 80016ac:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	2b21      	cmp	r3, #33	; 0x21
 80016b2:	d002      	beq.n	80016ba <I2C_ITSlaveCplt+0x32>
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	2b29      	cmp	r3, #41	; 0x29
 80016b8:	d108      	bne.n	80016cc <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80016ba:	f248 0101 	movw	r1, #32769	; 0x8001
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f000 fb18 	bl	8001cf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2221      	movs	r2, #33	; 0x21
 80016c8:	631a      	str	r2, [r3, #48]	; 0x30
 80016ca:	e00d      	b.n	80016e8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	2b22      	cmp	r3, #34	; 0x22
 80016d0:	d002      	beq.n	80016d8 <I2C_ITSlaveCplt+0x50>
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	2b2a      	cmp	r3, #42	; 0x2a
 80016d6:	d107      	bne.n	80016e8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80016d8:	f248 0102 	movw	r1, #32770	; 0x8002
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 fb09 	bl	8001cf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2222      	movs	r2, #34	; 0x22
 80016e6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6812      	ldr	r2, [r2, #0]
 80016f0:	6852      	ldr	r2, [r2, #4]
 80016f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016f6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6859      	ldr	r1, [r3, #4]
 8001702:	4b64      	ldr	r3, [pc, #400]	; (8001894 <I2C_ITSlaveCplt+0x20c>)
 8001704:	400b      	ands	r3, r1
 8001706:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f000 fa16 	bl	8001b3a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d013      	beq.n	8001740 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001726:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800172c:	2b00      	cmp	r3, #0
 800172e:	d01f      	beq.n	8001770 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	b29a      	uxth	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800173e:	e017      	b.n	8001770 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d012      	beq.n	8001770 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6812      	ldr	r2, [r2, #0]
 8001752:	6812      	ldr	r2, [r2, #0]
 8001754:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001758:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800175e:	2b00      	cmp	r3, #0
 8001760:	d006      	beq.n	8001770 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	b29a      	uxth	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	2b00      	cmp	r3, #0
 8001778:	d020      	beq.n	80017bc <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f023 0304 	bic.w	r3, r3, #4
 8001780:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6812      	ldr	r2, [r2, #0]
 800178a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d00c      	beq.n	80017bc <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017a6:	3b01      	subs	r3, #1
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	3b01      	subs	r3, #1
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	f043 0204 	orr.w	r2, r3, #4
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d010      	beq.n	800180a <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ec:	4619      	mov	r1, r3
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 f8aa 	bl	8001948 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b28      	cmp	r3, #40	; 0x28
 80017fe:	d144      	bne.n	800188a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001800:	6979      	ldr	r1, [r7, #20]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f84a 	bl	800189c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001808:	e03f      	b.n	800188a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001812:	d015      	beq.n	8001840 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fe0d 	bl	8001434 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a1e      	ldr	r2, [pc, #120]	; (8001898 <I2C_ITSlaveCplt+0x210>)
 800181e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2220      	movs	r2, #32
 8001824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	4798      	blx	r3
}
 800183e:	e024      	b.n	800188a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b22      	cmp	r3, #34	; 0x22
 800184a:	d10f      	bne.n	800186c <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2220      	movs	r2, #32
 8001850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	4798      	blx	r3
}
 800186a:	e00e      	b.n	800188a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2220      	movs	r2, #32
 8001870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	4798      	blx	r3
}
 800188a:	bf00      	nop
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	fe00e800 	.word	0xfe00e800
 8001898:	ffff0000 	.word	0xffff0000

0800189c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a26      	ldr	r2, [pc, #152]	; (8001944 <I2C_ITListenCplt+0xa8>)
 80018aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2220      	movs	r2, #32
 80018b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d022      	beq.n	8001918 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6812      	ldr	r2, [r2, #0]
 80018da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e4:	1c5a      	adds	r2, r3, #1
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d012      	beq.n	8001918 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001902:	b29b      	uxth	r3, r3
 8001904:	3b01      	subs	r3, #1
 8001906:	b29a      	uxth	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001910:	f043 0204 	orr.w	r2, r3, #4
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001918:	f248 0103 	movw	r1, #32771	; 0x8003
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f9e9 	bl	8001cf4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2210      	movs	r2, #16
 8001928:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	ffff0000 	.word	0xffff0000

08001948 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001958:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a5d      	ldr	r2, [pc, #372]	; (8001adc <I2C_ITError+0x194>)
 8001966:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	431a      	orrs	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800197a:	7bfb      	ldrb	r3, [r7, #15]
 800197c:	2b28      	cmp	r3, #40	; 0x28
 800197e:	d005      	beq.n	800198c <I2C_ITError+0x44>
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	2b29      	cmp	r3, #41	; 0x29
 8001984:	d002      	beq.n	800198c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	2b2a      	cmp	r3, #42	; 0x2a
 800198a:	d10b      	bne.n	80019a4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800198c:	2103      	movs	r1, #3
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 f9b0 	bl	8001cf4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2228      	movs	r2, #40	; 0x28
 8001998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a50      	ldr	r2, [pc, #320]	; (8001ae0 <I2C_ITError+0x198>)
 80019a0:	635a      	str	r2, [r3, #52]	; 0x34
 80019a2:	e011      	b.n	80019c8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80019a4:	f248 0103 	movw	r1, #32771	; 0x8003
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f9a3 	bl	8001cf4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b60      	cmp	r3, #96	; 0x60
 80019b8:	d003      	beq.n	80019c2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2220      	movs	r2, #32
 80019be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d039      	beq.n	8001a4a <I2C_ITError+0x102>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b11      	cmp	r3, #17
 80019da:	d002      	beq.n	80019e2 <I2C_ITError+0x9a>
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2b21      	cmp	r3, #33	; 0x21
 80019e0:	d133      	bne.n	8001a4a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80019f0:	d107      	bne.n	8001a02 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6812      	ldr	r2, [r2, #0]
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a00:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fd4a 	bl	80004a0 <HAL_DMA_GetState>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d017      	beq.n	8001a42 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a16:	4a33      	ldr	r2, [pc, #204]	; (8001ae4 <I2C_ITError+0x19c>)
 8001a18:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fcdb 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d04d      	beq.n	8001ace <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001a40:	e045      	b.n	8001ace <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f850 	bl	8001ae8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001a48:	e041      	b.n	8001ace <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d039      	beq.n	8001ac6 <I2C_ITError+0x17e>
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	2b12      	cmp	r3, #18
 8001a56:	d002      	beq.n	8001a5e <I2C_ITError+0x116>
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	2b22      	cmp	r3, #34	; 0x22
 8001a5c:	d133      	bne.n	8001ac6 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a6c:	d107      	bne.n	8001a7e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a7c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd0c 	bl	80004a0 <HAL_DMA_GetState>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d017      	beq.n	8001abe <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a92:	4a14      	ldr	r2, [pc, #80]	; (8001ae4 <I2C_ITError+0x19c>)
 8001a94:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fc9d 	bl	80003e2 <HAL_DMA_Abort_IT>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d011      	beq.n	8001ad2 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001abc:	e009      	b.n	8001ad2 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f812 	bl	8001ae8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001ac4:	e005      	b.n	8001ad2 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f80e 	bl	8001ae8 <I2C_TreatErrorCallback>
  }
}
 8001acc:	e002      	b.n	8001ad4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001ace:	bf00      	nop
 8001ad0:	e000      	b.n	8001ad4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001ad2:	bf00      	nop
}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	ffff0000 	.word	0xffff0000
 8001ae0:	08000d3d 	.word	0x08000d3d
 8001ae4:	08001b83 	.word	0x08001b83

08001ae8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b60      	cmp	r3, #96	; 0x60
 8001afa:	d10f      	bne.n	8001b1c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2220      	movs	r2, #32
 8001b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001b1a:	e00a      	b.n	8001b32 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	4798      	blx	r3
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d103      	bne.n	8001b58 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2200      	movs	r2, #0
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d007      	beq.n	8001b76 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	6992      	ldr	r2, [r2, #24]
 8001b70:	f042 0201 	orr.w	r2, r2, #1
 8001b74:	619a      	str	r2, [r3, #24]
  }
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bac:	2200      	movs	r2, #0
 8001bae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001bb0:	68f8      	ldr	r0, [r7, #12]
 8001bb2:	f7ff ff99 	bl	8001ae8 <I2C_TreatErrorCallback>
}
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b087      	sub	sp, #28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	607b      	str	r3, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	817b      	strh	r3, [r7, #10]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bd2:	897b      	ldrh	r3, [r7, #10]
 8001bd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001bd8:	7a7b      	ldrb	r3, [r7, #9]
 8001bda:	041b      	lsls	r3, r3, #16
 8001bdc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001be0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001be6:	6a3b      	ldr	r3, [r7, #32]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001bee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6859      	ldr	r1, [r3, #4]
 8001bfa:	6a3b      	ldr	r3, [r7, #32]
 8001bfc:	0d5b      	lsrs	r3, r3, #21
 8001bfe:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <I2C_TransferConfig+0x5c>)
 8001c04:	4303      	orrs	r3, r0
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4019      	ands	r1, r3
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001c10:	bf00      	nop
 8001c12:	371c      	adds	r7, #28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	03ff63ff 	.word	0x03ff63ff

08001c20 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c34:	4a2d      	ldr	r2, [pc, #180]	; (8001cec <I2C_Enable_IRQ+0xcc>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d004      	beq.n	8001c44 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001c3e:	4a2c      	ldr	r2, [pc, #176]	; (8001cf0 <I2C_Enable_IRQ+0xd0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d11d      	bne.n	8001c80 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001c44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	da03      	bge.n	8001c54 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001c52:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	2b10      	cmp	r3, #16
 8001c58:	d103      	bne.n	8001c62 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001c60:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	2b20      	cmp	r3, #32
 8001c66:	d103      	bne.n	8001c70 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c6e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001c70:	887b      	ldrh	r3, [r7, #2]
 8001c72:	2b40      	cmp	r3, #64	; 0x40
 8001c74:	d12c      	bne.n	8001cd0 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c7c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001c7e:	e027      	b.n	8001cd0 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001c80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	da03      	bge.n	8001c90 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001c8e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001ca0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001ca2:	887b      	ldrh	r3, [r7, #2]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001cb2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001cb4:	887b      	ldrh	r3, [r7, #2]
 8001cb6:	2b10      	cmp	r3, #16
 8001cb8:	d103      	bne.n	8001cc2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001cc0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001cc2:	887b      	ldrh	r3, [r7, #2]
 8001cc4:	2b20      	cmp	r3, #32
 8001cc6:	d103      	bne.n	8001cd0 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f043 0320 	orr.w	r3, r3, #32
 8001cce:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	6812      	ldr	r2, [r2, #0]
 8001cd8:	6811      	ldr	r1, [r2, #0]
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]
}
 8001ce0:	bf00      	nop
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	08000f2d 	.word	0x08000f2d
 8001cf0:	08001103 	.word	0x08001103

08001cf4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d04:	887b      	ldrh	r3, [r7, #2]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00f      	beq.n	8001d2e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001d14:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001d22:	2b28      	cmp	r3, #40	; 0x28
 8001d24:	d003      	beq.n	8001d2e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001d2c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d2e:	887b      	ldrh	r3, [r7, #2]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00f      	beq.n	8001d58 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001d3e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001d4c:	2b28      	cmp	r3, #40	; 0x28
 8001d4e:	d003      	beq.n	8001d58 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001d56:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	da03      	bge.n	8001d68 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d66:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d68:	887b      	ldrh	r3, [r7, #2]
 8001d6a:	2b10      	cmp	r3, #16
 8001d6c:	d103      	bne.n	8001d76 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d74:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d76:	887b      	ldrh	r3, [r7, #2]
 8001d78:	2b20      	cmp	r3, #32
 8001d7a:	d103      	bne.n	8001d84 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f043 0320 	orr.w	r3, r3, #32
 8001d82:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	2b40      	cmp	r3, #64	; 0x40
 8001d88:	d103      	bne.n	8001d92 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d90:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	6812      	ldr	r2, [r2, #0]
 8001d9a:	6811      	ldr	r1, [r2, #0]
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	43d2      	mvns	r2, r2
 8001da0:	400a      	ands	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001db4:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <HAL_PWREx_GetVoltageRange+0x3c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dc0:	d102      	bne.n	8001dc8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001dc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dc6:	e00b      	b.n	8001de0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <HAL_PWREx_GetVoltageRange+0x3c>)
 8001dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dd6:	d102      	bne.n	8001dde <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001dd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ddc:	e000      	b.n	8001de0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001dde:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40007000 	.word	0x40007000

08001df0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d141      	bne.n	8001e82 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dfe:	4b4b      	ldr	r3, [pc, #300]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e0a:	d131      	bne.n	8001e70 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e0c:	4a47      	ldr	r2, [pc, #284]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e0e:	4b47      	ldr	r3, [pc, #284]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e18:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e1c:	4a43      	ldr	r2, [pc, #268]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e1e:	4b43      	ldr	r3, [pc, #268]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001e2c:	4b40      	ldr	r3, [pc, #256]	; (8001f30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2232      	movs	r2, #50	; 0x32
 8001e32:	fb02 f303 	mul.w	r3, r2, r3
 8001e36:	4a3f      	ldr	r2, [pc, #252]	; (8001f34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001e38:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3c:	0c9b      	lsrs	r3, r3, #18
 8001e3e:	3301      	adds	r3, #1
 8001e40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e42:	e002      	b.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e4a:	4b38      	ldr	r3, [pc, #224]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e56:	d102      	bne.n	8001e5e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1f2      	bne.n	8001e44 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e5e:	4b33      	ldr	r3, [pc, #204]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e6a:	d158      	bne.n	8001f1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e057      	b.n	8001f20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e70:	4a2e      	ldr	r2, [pc, #184]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e72:	4b2e      	ldr	r3, [pc, #184]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001e80:	e04d      	b.n	8001f1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e88:	d141      	bne.n	8001f0e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e8a:	4b28      	ldr	r3, [pc, #160]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e96:	d131      	bne.n	8001efc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e98:	4a24      	ldr	r2, [pc, #144]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e9a:	4b24      	ldr	r3, [pc, #144]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ea8:	4a20      	ldr	r2, [pc, #128]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eaa:	4b20      	ldr	r3, [pc, #128]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001eb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eb6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001eb8:	4b1d      	ldr	r3, [pc, #116]	; (8001f30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2232      	movs	r2, #50	; 0x32
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	0c9b      	lsrs	r3, r3, #18
 8001eca:	3301      	adds	r3, #1
 8001ecc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ece:	e002      	b.n	8001ed6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ed6:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ede:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ee2:	d102      	bne.n	8001eea <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f2      	bne.n	8001ed0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001eea:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ef6:	d112      	bne.n	8001f1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e011      	b.n	8001f20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001efc:	4a0b      	ldr	r2, [pc, #44]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001efe:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f08:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001f0c:	e007      	b.n	8001f1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f0e:	4a07      	ldr	r2, [pc, #28]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f10:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f1c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	40007000 	.word	0x40007000
 8001f30:	2004005c 	.word	0x2004005c
 8001f34:	431bde83 	.word	0x431bde83

08001f38 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f3c:	4a05      	ldr	r2, [pc, #20]	; (8001f54 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f3e:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f46:	6053      	str	r3, [r2, #4]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40007000 	.word	0x40007000

08001f58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e33d      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f6a:	4ba1      	ldr	r3, [pc, #644]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f74:	4b9e      	ldr	r3, [pc, #632]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 80d8 	beq.w	800213c <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d006      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x48>
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	2b0c      	cmp	r3, #12
 8001f96:	f040 8081 	bne.w	800209c <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d17d      	bne.n	800209c <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fa0:	4b93      	ldr	r3, [pc, #588]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x60>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d101      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e316      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a1a      	ldr	r2, [r3, #32]
 8001fbc:	4b8c      	ldr	r3, [pc, #560]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x7a>
 8001fc8:	4b89      	ldr	r3, [pc, #548]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fd0:	e005      	b.n	8001fde <HAL_RCC_OscConfig+0x86>
 8001fd2:	4b87      	ldr	r3, [pc, #540]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fd8:	091b      	lsrs	r3, r3, #4
 8001fda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d923      	bls.n	800202a <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fcf0 	bl	80029cc <RCC_SetFlashLatencyFromMSIRange>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e2f7      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ff6:	4a7e      	ldr	r2, [pc, #504]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001ff8:	4b7d      	ldr	r3, [pc, #500]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f043 0308 	orr.w	r3, r3, #8
 8002000:	6013      	str	r3, [r2, #0]
 8002002:	497b      	ldr	r1, [pc, #492]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002004:	4b7a      	ldr	r3, [pc, #488]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	4313      	orrs	r3, r2
 8002012:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002014:	4976      	ldr	r1, [pc, #472]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002016:	4b76      	ldr	r3, [pc, #472]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	021b      	lsls	r3, r3, #8
 8002024:	4313      	orrs	r3, r2
 8002026:	604b      	str	r3, [r1, #4]
 8002028:	e025      	b.n	8002076 <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800202a:	4a71      	ldr	r2, [pc, #452]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800202c:	4b70      	ldr	r3, [pc, #448]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f043 0308 	orr.w	r3, r3, #8
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	496e      	ldr	r1, [pc, #440]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002038:	4b6d      	ldr	r3, [pc, #436]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	4313      	orrs	r3, r2
 8002046:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002048:	4969      	ldr	r1, [pc, #420]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800204a:	4b69      	ldr	r3, [pc, #420]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	021b      	lsls	r3, r3, #8
 8002058:	4313      	orrs	r3, r2
 800205a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4618      	mov	r0, r3
 8002068:	f000 fcb0 	bl	80029cc <RCC_SetFlashLatencyFromMSIRange>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e2b7      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002076:	f000 fbe7 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800207a:	4601      	mov	r1, r0
 800207c:	4b5c      	ldr	r3, [pc, #368]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	4a5b      	ldr	r2, [pc, #364]	; (80021f4 <HAL_RCC_OscConfig+0x29c>)
 8002088:	5cd3      	ldrb	r3, [r2, r3]
 800208a:	f003 031f 	and.w	r3, r3, #31
 800208e:	fa21 f303 	lsr.w	r3, r1, r3
 8002092:	4a59      	ldr	r2, [pc, #356]	; (80021f8 <HAL_RCC_OscConfig+0x2a0>)
 8002094:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800209a:	e04f      	b.n	800213c <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d032      	beq.n	800210a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020a4:	4a52      	ldr	r2, [pc, #328]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020a6:	4b52      	ldr	r3, [pc, #328]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020b0:	f7fe f8b6 	bl	8000220 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020b8:	f7fe f8b2 	bl	8000220 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e28d      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020ca:	4b49      	ldr	r3, [pc, #292]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d6:	4a46      	ldr	r2, [pc, #280]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020d8:	4b45      	ldr	r3, [pc, #276]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f043 0308 	orr.w	r3, r3, #8
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4943      	ldr	r1, [pc, #268]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020e4:	4b42      	ldr	r3, [pc, #264]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f4:	493e      	ldr	r1, [pc, #248]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020f6:	4b3e      	ldr	r3, [pc, #248]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	021b      	lsls	r3, r3, #8
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
 8002108:	e018      	b.n	800213c <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800210a:	4a39      	ldr	r2, [pc, #228]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800210c:	4b38      	ldr	r3, [pc, #224]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002116:	f7fe f883 	bl	8000220 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211e:	f7fe f87f 	bl	8000220 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e25a      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002130:	4b2f      	ldr	r3, [pc, #188]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1f0      	bne.n	800211e <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d05a      	beq.n	80021fe <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	2b08      	cmp	r3, #8
 800214c:	d005      	beq.n	800215a <HAL_RCC_OscConfig+0x202>
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	2b0c      	cmp	r3, #12
 8002152:	d10e      	bne.n	8002172 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b03      	cmp	r3, #3
 8002158:	d10b      	bne.n	8002172 <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215a:	4b25      	ldr	r3, [pc, #148]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d04a      	beq.n	80021fc <HAL_RCC_OscConfig+0x2a4>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d146      	bne.n	80021fc <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e239      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800217a:	d106      	bne.n	800218a <HAL_RCC_OscConfig+0x232>
 800217c:	4a1c      	ldr	r2, [pc, #112]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 800217e:	4b1c      	ldr	r3, [pc, #112]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	e01d      	b.n	80021c6 <HAL_RCC_OscConfig+0x26e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002192:	d10c      	bne.n	80021ae <HAL_RCC_OscConfig+0x256>
 8002194:	4a16      	ldr	r2, [pc, #88]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002196:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	4a13      	ldr	r2, [pc, #76]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	e00b      	b.n	80021c6 <HAL_RCC_OscConfig+0x26e>
 80021ae:	4a10      	ldr	r2, [pc, #64]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021b0:	4b0f      	ldr	r3, [pc, #60]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	4a0d      	ldr	r2, [pc, #52]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d007      	beq.n	80021de <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80021ce:	bf00      	nop
 80021d0:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0f9      	beq.n	80021d0 <HAL_RCC_OscConfig+0x278>
 80021dc:	e00f      	b.n	80021fe <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80021de:	bf00      	nop
 80021e0:	4b03      	ldr	r3, [pc, #12]	; (80021f0 <HAL_RCC_OscConfig+0x298>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f9      	bne.n	80021e0 <HAL_RCC_OscConfig+0x288>
 80021ec:	e007      	b.n	80021fe <HAL_RCC_OscConfig+0x2a6>
 80021ee:	bf00      	nop
 80021f0:	40021000 	.word	0x40021000
 80021f4:	08009080 	.word	0x08009080
 80021f8:	2004005c 	.word	0x2004005c
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fc:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d048      	beq.n	800229c <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2b04      	cmp	r3, #4
 800220e:	d005      	beq.n	800221c <HAL_RCC_OscConfig+0x2c4>
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	2b0c      	cmp	r3, #12
 8002214:	d119      	bne.n	800224a <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	2b02      	cmp	r3, #2
 800221a:	d116      	bne.n	800224a <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800221c:	4b82      	ldr	r3, [pc, #520]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d005      	beq.n	8002234 <HAL_RCC_OscConfig+0x2dc>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e1d8      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002234:	497c      	ldr	r1, [pc, #496]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002236:	4b7c      	ldr	r3, [pc, #496]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	061b      	lsls	r3, r3, #24
 8002244:	4313      	orrs	r3, r2
 8002246:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002248:	e028      	b.n	800229c <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d017      	beq.n	8002282 <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002252:	4a75      	ldr	r2, [pc, #468]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002254:	4b74      	ldr	r3, [pc, #464]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225c:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 800225e:	bf00      	nop
 8002260:	4b71      	ldr	r3, [pc, #452]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f9      	beq.n	8002260 <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	496e      	ldr	r1, [pc, #440]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 800226e:	4b6e      	ldr	r3, [pc, #440]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	061b      	lsls	r3, r3, #24
 800227c:	4313      	orrs	r3, r2
 800227e:	604b      	str	r3, [r1, #4]
 8002280:	e00c      	b.n	800229c <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002282:	4a69      	ldr	r2, [pc, #420]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002284:	4b68      	ldr	r3, [pc, #416]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800228c:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 800228e:	bf00      	nop
 8002290:	4b65      	ldr	r3, [pc, #404]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f9      	bne.n	8002290 <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0308 	and.w	r3, r3, #8
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d024      	beq.n	80022f2 <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d010      	beq.n	80022d2 <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022b0:	4a5d      	ldr	r2, [pc, #372]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022b2:	4b5d      	ldr	r3, [pc, #372]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 80022c0:	bf00      	nop
 80022c2:	4b59      	ldr	r3, [pc, #356]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022c8:	f003 0302 	and.w	r3, r3, #2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f8      	beq.n	80022c2 <HAL_RCC_OscConfig+0x36a>
 80022d0:	e00f      	b.n	80022f2 <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022d2:	4a55      	ldr	r2, [pc, #340]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022d4:	4b54      	ldr	r3, [pc, #336]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022da:	f023 0301 	bic.w	r3, r3, #1
 80022de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 80022e2:	bf00      	nop
 80022e4:	4b50      	ldr	r3, [pc, #320]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80022e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f8      	bne.n	80022e4 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d078      	beq.n	80023f0 <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fe:	2300      	movs	r3, #0
 8002300:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002302:	4b49      	ldr	r3, [pc, #292]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d10d      	bne.n	800232a <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	4a46      	ldr	r2, [pc, #280]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002310:	4b45      	ldr	r3, [pc, #276]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002318:	6593      	str	r3, [r2, #88]	; 0x58
 800231a:	4b43      	ldr	r3, [pc, #268]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002322:	60bb      	str	r3, [r7, #8]
 8002324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002326:	2301      	movs	r3, #1
 8002328:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800232a:	4b40      	ldr	r3, [pc, #256]	; (800242c <HAL_RCC_OscConfig+0x4d4>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10c      	bne.n	8002350 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002336:	4a3d      	ldr	r2, [pc, #244]	; (800242c <HAL_RCC_OscConfig+0x4d4>)
 8002338:	4b3c      	ldr	r3, [pc, #240]	; (800242c <HAL_RCC_OscConfig+0x4d4>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8002342:	bf00      	nop
 8002344:	4b39      	ldr	r3, [pc, #228]	; (800242c <HAL_RCC_OscConfig+0x4d4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f9      	beq.n	8002344 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d108      	bne.n	800236a <HAL_RCC_OscConfig+0x412>
 8002358:	4a33      	ldr	r2, [pc, #204]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 800235a:	4b33      	ldr	r3, [pc, #204]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 800235c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002368:	e024      	b.n	80023b4 <HAL_RCC_OscConfig+0x45c>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b05      	cmp	r3, #5
 8002370:	d110      	bne.n	8002394 <HAL_RCC_OscConfig+0x43c>
 8002372:	4a2d      	ldr	r2, [pc, #180]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002374:	4b2c      	ldr	r3, [pc, #176]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237a:	f043 0304 	orr.w	r3, r3, #4
 800237e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002382:	4a29      	ldr	r2, [pc, #164]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002384:	4b28      	ldr	r3, [pc, #160]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002392:	e00f      	b.n	80023b4 <HAL_RCC_OscConfig+0x45c>
 8002394:	4a24      	ldr	r2, [pc, #144]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002396:	4b24      	ldr	r3, [pc, #144]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a4:	4a20      	ldr	r2, [pc, #128]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023a6:	4b20      	ldr	r3, [pc, #128]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ac:	f023 0304 	bic.w	r3, r3, #4
 80023b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d008      	beq.n	80023ce <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 80023bc:	bf00      	nop
 80023be:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0f8      	beq.n	80023be <HAL_RCC_OscConfig+0x466>
 80023cc:	e007      	b.n	80023de <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80023ce:	bf00      	nop
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f8      	bne.n	80023d0 <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023de:	7ffb      	ldrb	r3, [r7, #31]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d105      	bne.n	80023f0 <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e4:	4a10      	ldr	r2, [pc, #64]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 80023e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0320 	and.w	r3, r3, #32
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d029      	beq.n	8002450 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	2b00      	cmp	r3, #0
 8002402:	d015      	beq.n	8002430 <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002404:	4a08      	ldr	r2, [pc, #32]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002406:	4b08      	ldr	r3, [pc, #32]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002408:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800240c:	f043 0301 	orr.w	r3, r3, #1
 8002410:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 8002414:	bf00      	nop
 8002416:	4b04      	ldr	r3, [pc, #16]	; (8002428 <HAL_RCC_OscConfig+0x4d0>)
 8002418:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f8      	beq.n	8002416 <HAL_RCC_OscConfig+0x4be>
 8002424:	e014      	b.n	8002450 <HAL_RCC_OscConfig+0x4f8>
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002430:	4a6f      	ldr	r2, [pc, #444]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002432:	4b6f      	ldr	r3, [pc, #444]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002434:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8002440:	bf00      	nop
 8002442:	4b6b      	ldr	r3, [pc, #428]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002444:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1f8      	bne.n	8002442 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80c5 	beq.w	80025e4 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245e:	2b02      	cmp	r3, #2
 8002460:	f040 80a7 	bne.w	80025b2 <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002464:	4b62      	ldr	r3, [pc, #392]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f003 0203 	and.w	r2, r3, #3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002474:	429a      	cmp	r2, r3
 8002476:	d12c      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	3b01      	subs	r3, #1
 8002484:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002486:	429a      	cmp	r2, r3
 8002488:	d123      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002494:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002496:	429a      	cmp	r2, r3
 8002498:	d11b      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d113      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b4:	085b      	lsrs	r3, r3, #1
 80024b6:	3b01      	subs	r3, #1
 80024b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d109      	bne.n	80024d2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	085b      	lsrs	r3, r3, #1
 80024ca:	3b01      	subs	r3, #1
 80024cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d055      	beq.n	800257e <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	2b0c      	cmp	r3, #12
 80024d6:	d050      	beq.n	800257a <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024d8:	4b45      	ldr	r3, [pc, #276]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d105      	bne.n	80024f0 <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80024e4:	4b42      	ldr	r3, [pc, #264]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e078      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024f4:	4a3e      	ldr	r2, [pc, #248]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80024f6:	4b3e      	ldr	r3, [pc, #248]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024fe:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8002500:	bf00      	nop
 8002502:	4b3b      	ldr	r3, [pc, #236]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f9      	bne.n	8002502 <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800250e:	4838      	ldr	r0, [pc, #224]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002510:	4b37      	ldr	r3, [pc, #220]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002512:	68da      	ldr	r2, [r3, #12]
 8002514:	4b37      	ldr	r3, [pc, #220]	; (80025f4 <HAL_RCC_OscConfig+0x69c>)
 8002516:	4013      	ands	r3, r2
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002520:	3a01      	subs	r2, #1
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	4311      	orrs	r1, r2
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800252a:	0212      	lsls	r2, r2, #8
 800252c:	4311      	orrs	r1, r2
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002532:	0852      	lsrs	r2, r2, #1
 8002534:	3a01      	subs	r2, #1
 8002536:	0552      	lsls	r2, r2, #21
 8002538:	4311      	orrs	r1, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800253e:	0852      	lsrs	r2, r2, #1
 8002540:	3a01      	subs	r2, #1
 8002542:	0652      	lsls	r2, r2, #25
 8002544:	4311      	orrs	r1, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800254a:	06d2      	lsls	r2, r2, #27
 800254c:	430a      	orrs	r2, r1
 800254e:	4313      	orrs	r3, r2
 8002550:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002552:	4a27      	ldr	r2, [pc, #156]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002554:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800255c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800255e:	4a24      	ldr	r2, [pc, #144]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002560:	4b23      	ldr	r3, [pc, #140]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002568:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 800256a:	bf00      	nop
 800256c:	4b20      	ldr	r3, [pc, #128]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0f9      	beq.n	800256c <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002578:	e034      	b.n	80025e4 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e033      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800257e:	4b1c      	ldr	r3, [pc, #112]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d12c      	bne.n	80025e4 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800258a:	4a19      	ldr	r2, [pc, #100]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 800258c:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002594:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002596:	4a16      	ldr	r2, [pc, #88]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 8002598:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025a0:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 80025a2:	bf00      	nop
 80025a4:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0f9      	beq.n	80025a4 <HAL_RCC_OscConfig+0x64c>
 80025b0:	e018      	b.n	80025e4 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	2b0c      	cmp	r3, #12
 80025b6:	d013      	beq.n	80025e0 <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025ba:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025c2:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 80025c4:	bf00      	nop
 80025c6:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f9      	bne.n	80025c6 <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025d2:	4907      	ldr	r1, [pc, #28]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025d4:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_RCC_OscConfig+0x698>)
 80025d6:	68da      	ldr	r2, [r3, #12]
 80025d8:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <HAL_RCC_OscConfig+0x6a0>)
 80025da:	4013      	ands	r3, r2
 80025dc:	60cb      	str	r3, [r1, #12]
 80025de:	e001      	b.n	80025e4 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e000      	b.n	80025e6 <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3720      	adds	r7, #32
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	019d800c 	.word	0x019d800c
 80025f8:	feeefffc 	.word	0xfeeefffc

080025fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e10a      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002614:	4b87      	ldr	r3, [pc, #540]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 020f 	and.w	r2, r3, #15
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d210      	bcs.n	8002644 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002622:	4984      	ldr	r1, [pc, #528]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 8002624:	4b83      	ldr	r3, [pc, #524]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f023 020f 	bic.w	r2, r3, #15
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	4313      	orrs	r3, r2
 8002630:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002632:	4b80      	ldr	r3, [pc, #512]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 020f 	and.w	r2, r3, #15
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d001      	beq.n	8002644 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0f2      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d010      	beq.n	8002672 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	4b78      	ldr	r3, [pc, #480]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800265c:	429a      	cmp	r2, r3
 800265e:	d908      	bls.n	8002672 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002660:	4975      	ldr	r1, [pc, #468]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002662:	4b75      	ldr	r3, [pc, #468]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	4313      	orrs	r3, r2
 8002670:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d06b      	beq.n	8002756 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b03      	cmp	r3, #3
 8002684:	d11e      	bne.n	80026c4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002686:	4b6c      	ldr	r3, [pc, #432]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e0c9      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002696:	f000 f9f3 	bl	8002a80 <RCC_GetSysClockFreqFromPLLSource>
 800269a:	4602      	mov	r2, r0
 800269c:	4b67      	ldr	r3, [pc, #412]	; (800283c <HAL_RCC_ClockConfig+0x240>)
 800269e:	429a      	cmp	r2, r3
 80026a0:	d946      	bls.n	8002730 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80026a2:	4b65      	ldr	r3, [pc, #404]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d140      	bne.n	8002730 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80026ae:	4a62      	ldr	r2, [pc, #392]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026b0:	4b61      	ldr	r3, [pc, #388]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80026be:	2380      	movs	r3, #128	; 0x80
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	e035      	b.n	8002730 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d107      	bne.n	80026dc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026cc:	4b5a      	ldr	r3, [pc, #360]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d115      	bne.n	8002704 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e0a6      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d107      	bne.n	80026f4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026e4:	4b54      	ldr	r3, [pc, #336]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d109      	bne.n	8002704 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e09a      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026f4:	4b50      	ldr	r3, [pc, #320]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e092      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002704:	f000 f8a0 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8002708:	4602      	mov	r2, r0
 800270a:	4b4c      	ldr	r3, [pc, #304]	; (800283c <HAL_RCC_ClockConfig+0x240>)
 800270c:	429a      	cmp	r2, r3
 800270e:	d90f      	bls.n	8002730 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002710:	4b49      	ldr	r3, [pc, #292]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d109      	bne.n	8002730 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800271c:	4a46      	ldr	r2, [pc, #280]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 800271e:	4b46      	ldr	r3, [pc, #280]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800272a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002730:	4941      	ldr	r1, [pc, #260]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002732:	4b41      	ldr	r3, [pc, #260]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f023 0203 	bic.w	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8002742:	bf00      	nop
 8002744:	4b3c      	ldr	r3, [pc, #240]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 020c 	and.w	r2, r3, #12
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	429a      	cmp	r2, r3
 8002754:	d1f6      	bne.n	8002744 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2b80      	cmp	r3, #128	; 0x80
 800275a:	d105      	bne.n	8002768 <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800275c:	4a36      	ldr	r2, [pc, #216]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 800275e:	4b36      	ldr	r3, [pc, #216]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002766:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d010      	beq.n	8002796 <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	4b2f      	ldr	r3, [pc, #188]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002780:	429a      	cmp	r2, r3
 8002782:	d208      	bcs.n	8002796 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002784:	492c      	ldr	r1, [pc, #176]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002786:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	4313      	orrs	r3, r2
 8002794:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002796:	4b27      	ldr	r3, [pc, #156]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 020f 	and.w	r2, r3, #15
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d910      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a4:	4923      	ldr	r1, [pc, #140]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 80027a6:	4b23      	ldr	r3, [pc, #140]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 020f 	bic.w	r2, r3, #15
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b4:	4b1f      	ldr	r3, [pc, #124]	; (8002834 <HAL_RCC_ClockConfig+0x238>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 020f 	and.w	r2, r3, #15
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d001      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e031      	b.n	800282a <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d008      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d2:	4919      	ldr	r1, [pc, #100]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80027d4:	4b18      	ldr	r3, [pc, #96]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d009      	beq.n	8002804 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027f0:	4911      	ldr	r1, [pc, #68]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80027f2:	4b11      	ldr	r3, [pc, #68]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4313      	orrs	r3, r2
 8002802:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002804:	f000 f820 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8002808:	4601      	mov	r1, r0
 800280a:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_RCC_ClockConfig+0x23c>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 030f 	and.w	r3, r3, #15
 8002814:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <HAL_RCC_ClockConfig+0x244>)
 8002816:	5cd3      	ldrb	r3, [r2, r3]
 8002818:	f003 031f 	and.w	r3, r3, #31
 800281c:	fa21 f303 	lsr.w	r3, r1, r3
 8002820:	4a08      	ldr	r2, [pc, #32]	; (8002844 <HAL_RCC_ClockConfig+0x248>)
 8002822:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	72fb      	strb	r3, [r7, #11]

  return status;
 8002828:	7afb      	ldrb	r3, [r7, #11]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40022000 	.word	0x40022000
 8002838:	40021000 	.word	0x40021000
 800283c:	04c4b400 	.word	0x04c4b400
 8002840:	08009080 	.word	0x08009080
 8002844:	2004005c 	.word	0x2004005c

08002848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002848:	b480      	push	{r7}
 800284a:	b089      	sub	sp, #36	; 0x24
 800284c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	2300      	movs	r3, #0
 8002854:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002856:	4b3d      	ldr	r3, [pc, #244]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002860:	4b3a      	ldr	r3, [pc, #232]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x34>
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	2b0c      	cmp	r3, #12
 8002874:	d121      	bne.n	80028ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d11e      	bne.n	80028ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800287c:	4b33      	ldr	r3, [pc, #204]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d107      	bne.n	8002898 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002888:	4b30      	ldr	r3, [pc, #192]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 800288a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800288e:	0a1b      	lsrs	r3, r3, #8
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	e005      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002898:	4b2c      	ldr	r3, [pc, #176]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028a4:	4a2a      	ldr	r2, [pc, #168]	; (8002950 <HAL_RCC_GetSysClockFreq+0x108>)
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10d      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028b8:	e00a      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d102      	bne.n	80028c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028c0:	4b24      	ldr	r3, [pc, #144]	; (8002954 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	e004      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d101      	bne.n	80028d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028cc:	4b22      	ldr	r3, [pc, #136]	; (8002958 <HAL_RCC_GetSysClockFreq+0x110>)
 80028ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	2b0c      	cmp	r3, #12
 80028d4:	d133      	bne.n	800293e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028d6:	4b1d      	ldr	r3, [pc, #116]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d002      	beq.n	80028ec <HAL_RCC_GetSysClockFreq+0xa4>
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d003      	beq.n	80028f2 <HAL_RCC_GetSysClockFreq+0xaa>
 80028ea:	e005      	b.n	80028f8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028ec:	4b19      	ldr	r3, [pc, #100]	; (8002954 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028ee:	617b      	str	r3, [r7, #20]
      break;
 80028f0:	e005      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028f2:	4b19      	ldr	r3, [pc, #100]	; (8002958 <HAL_RCC_GetSysClockFreq+0x110>)
 80028f4:	617b      	str	r3, [r7, #20]
      break;
 80028f6:	e002      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	617b      	str	r3, [r7, #20]
      break;
 80028fc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028fe:	4b13      	ldr	r3, [pc, #76]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	091b      	lsrs	r3, r3, #4
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	3301      	adds	r3, #1
 800290a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800290c:	4b0f      	ldr	r3, [pc, #60]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	0a1b      	lsrs	r3, r3, #8
 8002912:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	fb02 f203 	mul.w	r2, r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002924:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_RCC_GetSysClockFreq+0x104>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	0e5b      	lsrs	r3, r3, #25
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	3301      	adds	r3, #1
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	fbb2 f3f3 	udiv	r3, r2, r3
 800293c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800293e:	69bb      	ldr	r3, [r7, #24]
}
 8002940:	4618      	mov	r0, r3
 8002942:	3724      	adds	r7, #36	; 0x24
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	40021000 	.word	0x40021000
 8002950:	08009098 	.word	0x08009098
 8002954:	00f42400 	.word	0x00f42400
 8002958:	007a1200 	.word	0x007a1200

0800295c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002960:	4b03      	ldr	r3, [pc, #12]	; (8002970 <HAL_RCC_GetHCLKFreq+0x14>)
 8002962:	681b      	ldr	r3, [r3, #0]
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	2004005c 	.word	0x2004005c

08002974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002978:	f7ff fff0 	bl	800295c <HAL_RCC_GetHCLKFreq>
 800297c:	4601      	mov	r1, r0
 800297e:	4b06      	ldr	r3, [pc, #24]	; (8002998 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	0a1b      	lsrs	r3, r3, #8
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	4a04      	ldr	r2, [pc, #16]	; (800299c <HAL_RCC_GetPCLK1Freq+0x28>)
 800298a:	5cd3      	ldrb	r3, [r2, r3]
 800298c:	f003 031f 	and.w	r3, r3, #31
 8002990:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40021000 	.word	0x40021000
 800299c:	08009090 	.word	0x08009090

080029a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029a4:	f7ff ffda 	bl	800295c <HAL_RCC_GetHCLKFreq>
 80029a8:	4601      	mov	r1, r0
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	0adb      	lsrs	r3, r3, #11
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	4a04      	ldr	r2, [pc, #16]	; (80029c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029b6:	5cd3      	ldrb	r3, [r2, r3]
 80029b8:	f003 031f 	and.w	r3, r3, #31
 80029bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40021000 	.word	0x40021000
 80029c8:	08009090 	.word	0x08009090

080029cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029d4:	2300      	movs	r3, #0
 80029d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029d8:	4b27      	ldr	r3, [pc, #156]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029e4:	f7ff f9e4 	bl	8001db0 <HAL_PWREx_GetVoltageRange>
 80029e8:	6178      	str	r0, [r7, #20]
 80029ea:	e014      	b.n	8002a16 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029ec:	4a22      	ldr	r2, [pc, #136]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029ee:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f6:	6593      	str	r3, [r2, #88]	; 0x58
 80029f8:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a04:	f7ff f9d4 	bl	8001db0 <HAL_PWREx_GetVoltageRange>
 8002a08:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a0a:	4a1b      	ldr	r2, [pc, #108]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a0c:	4b1a      	ldr	r3, [pc, #104]	; (8002a78 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a14:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a1c:	d10b      	bne.n	8002a36 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b80      	cmp	r3, #128	; 0x80
 8002a22:	d913      	bls.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2ba0      	cmp	r3, #160	; 0xa0
 8002a28:	d902      	bls.n	8002a30 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	e00d      	b.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a30:	2301      	movs	r3, #1
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	e00a      	b.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b7f      	cmp	r3, #127	; 0x7f
 8002a3a:	d902      	bls.n	8002a42 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	613b      	str	r3, [r7, #16]
 8002a40:	e004      	b.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b70      	cmp	r3, #112	; 0x70
 8002a46:	d101      	bne.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a48:	2301      	movs	r3, #1
 8002a4a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a4c:	490b      	ldr	r1, [pc, #44]	; (8002a7c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	; (8002a7c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f023 020f 	bic.w	r2, r3, #15
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a5c:	4b07      	ldr	r3, [pc, #28]	; (8002a7c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 020f 	and.w	r2, r3, #15
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d001      	beq.n	8002a6e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40022000 	.word	0x40022000

08002a80 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a86:	4b2b      	ldr	r3, [pc, #172]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d004      	beq.n	8002aa0 <RCC_GetSysClockFreqFromPLLSource+0x20>
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d005      	beq.n	8002aa6 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d006      	beq.n	8002aac <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8002a9e:	e01f      	b.n	8002ae0 <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002aa0:	4b25      	ldr	r3, [pc, #148]	; (8002b38 <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 8002aa2:	613b      	str	r3, [r7, #16]
    break;
 8002aa4:	e01f      	b.n	8002ae6 <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002aa6:	4b25      	ldr	r3, [pc, #148]	; (8002b3c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002aa8:	613b      	str	r3, [r7, #16]
    break;
 8002aaa:	e01c      	b.n	8002ae6 <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aac:	4b21      	ldr	r3, [pc, #132]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d107      	bne.n	8002ac8 <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ab8:	4b1e      	ldr	r3, [pc, #120]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002abe:	0a1b      	lsrs	r3, r3, #8
 8002ac0:	f003 030f 	and.w	r3, r3, #15
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	e005      	b.n	8002ad4 <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ac8:	4b1a      	ldr	r3, [pc, #104]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	; (8002b40 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002adc:	613b      	str	r3, [r7, #16]
    break;
 8002ade:	e002      	b.n	8002ae6 <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
    break;
 8002ae4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ae6:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	091b      	lsrs	r3, r3, #4
 8002aec:	f003 030f 	and.w	r3, r3, #15
 8002af0:	3301      	adds	r3, #1
 8002af2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002af4:	4b0f      	ldr	r3, [pc, #60]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	fb02 f203 	mul.w	r2, r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	0e5b      	lsrs	r3, r3, #25
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	3301      	adds	r3, #1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b24:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002b26:	683b      	ldr	r3, [r7, #0]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	371c      	adds	r7, #28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	40021000 	.word	0x40021000
 8002b38:	00f42400 	.word	0x00f42400
 8002b3c:	007a1200 	.word	0x007a1200
 8002b40:	08009098 	.word	0x08009098

08002b44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b50:	2300      	movs	r3, #0
 8002b52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d03d      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b64:	2b40      	cmp	r3, #64	; 0x40
 8002b66:	d00b      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002b68:	2b40      	cmp	r3, #64	; 0x40
 8002b6a:	d804      	bhi.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00e      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002b70:	2b20      	cmp	r3, #32
 8002b72:	d015      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002b74:	e01d      	b.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002b76:	2b60      	cmp	r3, #96	; 0x60
 8002b78:	d01e      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b7a:	2b80      	cmp	r3, #128	; 0x80
 8002b7c:	d01c      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b7e:	e018      	b.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b80:	4a86      	ldr	r2, [pc, #536]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b82:	4b86      	ldr	r3, [pc, #536]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b8c:	e015      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3304      	adds	r3, #4
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f001 f915 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b9e:	e00c      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3320      	adds	r3, #32
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f001 f9fc 	bl	8003fa4 <RCCEx_PLLSAI2_Config>
 8002bac:	4603      	mov	r3, r0
 8002bae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb0:	e003      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	74fb      	strb	r3, [r7, #19]
      break;
 8002bb6:	e000      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8002bb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bba:	7cfb      	ldrb	r3, [r7, #19]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10b      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bc0:	4976      	ldr	r1, [pc, #472]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bc2:	4b76      	ldr	r3, [pc, #472]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002bc8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002bd6:	e001      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd8:	7cfb      	ldrb	r3, [r7, #19]
 8002bda:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d042      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bf0:	d00f      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002bf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bf6:	d805      	bhi.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d011      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002bfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c00:	d017      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8002c02:	e01f      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002c04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c08:	d01f      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c0e:	d01c      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c10:	e018      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c12:	4a62      	ldr	r2, [pc, #392]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c14:	4b61      	ldr	r3, [pc, #388]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c1c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c1e:	e015      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3304      	adds	r3, #4
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f001 f8cc 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c30:	e00c      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3320      	adds	r3, #32
 8002c36:	2100      	movs	r1, #0
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f001 f9b3 	bl	8003fa4 <RCCEx_PLLSAI2_Config>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c42:	e003      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	74fb      	strb	r3, [r7, #19]
      break;
 8002c48:	e000      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8002c4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c4c:	7cfb      	ldrb	r3, [r7, #19]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10b      	bne.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c52:	4952      	ldr	r1, [pc, #328]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c54:	4b51      	ldr	r3, [pc, #324]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002c68:	e001      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6a:	7cfb      	ldrb	r3, [r7, #19]
 8002c6c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 809f 	beq.w	8002dba <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c80:	4b46      	ldr	r3, [pc, #280]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e000      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002c90:	2300      	movs	r3, #0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00d      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	4a41      	ldr	r2, [pc, #260]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c98:	4b40      	ldr	r3, [pc, #256]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca0:	6593      	str	r3, [r2, #88]	; 0x58
 8002ca2:	4b3e      	ldr	r3, [pc, #248]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb2:	4a3b      	ldr	r2, [pc, #236]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002cb4:	4b3a      	ldr	r3, [pc, #232]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cbe:	f7fd faaf 	bl	8000220 <HAL_GetTick>
 8002cc2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cc4:	e009      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc6:	f7fd faab 	bl	8000220 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d902      	bls.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	74fb      	strb	r3, [r7, #19]
        break;
 8002cd8:	e005      	b.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cda:	4b31      	ldr	r3, [pc, #196]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0ef      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8002ce6:	7cfb      	ldrb	r3, [r7, #19]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d15b      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cec:	4b2b      	ldr	r3, [pc, #172]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cf6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d01f      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d019      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d0a:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d14:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d16:	4a21      	ldr	r2, [pc, #132]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d18:	4b20      	ldr	r3, [pc, #128]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d26:	4a1d      	ldr	r2, [pc, #116]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d28:	4b1c      	ldr	r3, [pc, #112]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d36:	4a19      	ldr	r2, [pc, #100]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d016      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d48:	f7fd fa6a 	bl	8000220 <HAL_GetTick>
 8002d4c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d50:	f7fd fa66 	bl	8000220 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d902      	bls.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	74fb      	strb	r3, [r7, #19]
            break;
 8002d66:	e006      	b.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d68:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0ec      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8002d76:	7cfb      	ldrb	r3, [r7, #19]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10c      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d7c:	4907      	ldr	r1, [pc, #28]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d7e:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d94:	e008      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d96:	7cfb      	ldrb	r3, [r7, #19]
 8002d98:	74bb      	strb	r3, [r7, #18]
 8002d9a:	e005      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da4:	7cfb      	ldrb	r3, [r7, #19]
 8002da6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002da8:	7c7b      	ldrb	r3, [r7, #17]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d105      	bne.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dae:	4aa0      	ldr	r2, [pc, #640]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	4b9f      	ldr	r3, [pc, #636]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002db8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dc6:	499a      	ldr	r1, [pc, #616]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc8:	4b99      	ldr	r3, [pc, #612]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00a      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002de8:	4991      	ldr	r1, [pc, #580]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dea:	4b91      	ldr	r3, [pc, #580]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df0:	f023 020c 	bic.w	r2, r3, #12
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00a      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e0a:	4989      	ldr	r1, [pc, #548]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0c:	4b88      	ldr	r3, [pc, #544]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e2c:	4980      	ldr	r1, [pc, #512]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2e:	4b80      	ldr	r3, [pc, #512]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e34:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e4e:	4978      	ldr	r1, [pc, #480]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e50:	4b77      	ldr	r3, [pc, #476]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0320 	and.w	r3, r3, #32
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e70:	496f      	ldr	r1, [pc, #444]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e72:	4b6f      	ldr	r3, [pc, #444]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e80:	4313      	orrs	r3, r2
 8002e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e92:	4967      	ldr	r1, [pc, #412]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e94:	4b66      	ldr	r3, [pc, #408]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002eb4:	495e      	ldr	r1, [pc, #376]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb6:	4b5e      	ldr	r3, [pc, #376]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ebc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ed6:	4956      	ldr	r1, [pc, #344]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed8:	4b55      	ldr	r3, [pc, #340]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ede:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ef8:	494d      	ldr	r1, [pc, #308]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efa:	4b4d      	ldr	r3, [pc, #308]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f1a:	4945      	ldr	r1, [pc, #276]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1c:	4b44      	ldr	r3, [pc, #272]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f3c:	493c      	ldr	r1, [pc, #240]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3e:	4b3c      	ldr	r3, [pc, #240]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f44:	f023 0203 	bic.w	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d028      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f5e:	4934      	ldr	r1, [pc, #208]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f60:	4b33      	ldr	r3, [pc, #204]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f7c:	d106      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f7e:	4a2c      	ldr	r2, [pc, #176]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f80:	4b2b      	ldr	r3, [pc, #172]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f88:	60d3      	str	r3, [r2, #12]
 8002f8a:	e011      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 ff11 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fa6:	7cfb      	ldrb	r3, [r7, #19]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8002fac:	7cfb      	ldrb	r3, [r7, #19]
 8002fae:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d04d      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fc4:	d108      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002fc6:	4a1a      	ldr	r2, [pc, #104]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	4b19      	ldr	r3, [pc, #100]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fd2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002fd6:	e012      	b.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8002fd8:	4a15      	ldr	r2, [pc, #84]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fda:	4b15      	ldr	r3, [pc, #84]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fe0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fe4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002fe8:	4911      	ldr	r1, [pc, #68]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003002:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003006:	d106      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003008:	4a09      	ldr	r2, [pc, #36]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300a:	4b09      	ldr	r3, [pc, #36]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003012:	60d3      	str	r3, [r2, #12]
 8003014:	e020      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800301a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800301e:	d109      	bne.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003020:	4a03      	ldr	r2, [pc, #12]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003022:	4b03      	ldr	r3, [pc, #12]	; (8003030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800302a:	60d3      	str	r3, [r2, #12]
 800302c:	e014      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003038:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800303c:	d10c      	bne.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	3304      	adds	r3, #4
 8003042:	2101      	movs	r1, #1
 8003044:	4618      	mov	r0, r3
 8003046:	f000 febd 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 800304a:	4603      	mov	r3, r0
 800304c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800304e:	7cfb      	ldrb	r3, [r7, #19]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d028      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003064:	494a      	ldr	r1, [pc, #296]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003066:	4b4a      	ldr	r3, [pc, #296]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800306c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800307e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003082:	d106      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003084:	4a42      	ldr	r2, [pc, #264]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003086:	4b42      	ldr	r3, [pc, #264]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800308e:	60d3      	str	r3, [r2, #12]
 8003090:	e011      	b.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003096:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800309a:	d10c      	bne.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3304      	adds	r3, #4
 80030a0:	2101      	movs	r1, #1
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fe8e 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 80030a8:	4603      	mov	r3, r0
 80030aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80030b2:	7cfb      	ldrb	r3, [r7, #19]
 80030b4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d01e      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030c2:	4933      	ldr	r1, [pc, #204]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030c4:	4b32      	ldr	r3, [pc, #200]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030e4:	d10c      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3304      	adds	r3, #4
 80030ea:	2102      	movs	r1, #2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f000 fe69 	bl	8003dc4 <RCCEx_PLLSAI1_Config>
 80030f2:	4603      	mov	r3, r0
 80030f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030f6:	7cfb      	ldrb	r3, [r7, #19]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
 80030fe:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800310c:	4920      	ldr	r1, [pc, #128]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800310e:	4b20      	ldr	r3, [pc, #128]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003110:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003114:	f023 0204 	bic.w	r2, r3, #4
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00b      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003130:	4917      	ldr	r1, [pc, #92]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003132:	4b17      	ldr	r3, [pc, #92]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003134:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003138:	f023 0218 	bic.w	r2, r3, #24
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d017      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003154:	490e      	ldr	r1, [pc, #56]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003156:	4b0e      	ldr	r3, [pc, #56]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003158:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800315c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003166:	4313      	orrs	r3, r2
 8003168:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003172:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003176:	d105      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003178:	4a05      	ldr	r2, [pc, #20]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800317a:	4b05      	ldr	r3, [pc, #20]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003182:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003184:	7cbb      	ldrb	r3, [r7, #18]
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40021000 	.word	0x40021000

08003194 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80031a6:	d137      	bne.n	8003218 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80031a8:	4baf      	ldr	r3, [pc, #700]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031ba:	d014      	beq.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80031bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031c0:	d01e      	beq.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80031c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031c6:	d001      	beq.n	80031cc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80031c8:	f000 bdf3 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80031cc:	4ba6      	ldr	r3, [pc, #664]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	f040 85e4 	bne.w	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 80031dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031e0:	61fb      	str	r3, [r7, #28]
      break;
 80031e2:	f000 bddf 	b.w	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80031e6:	4ba0      	ldr	r3, [pc, #640]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80031e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	f040 85d9 	bne.w	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 80031f6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80031fa:	61fb      	str	r3, [r7, #28]
      break;
 80031fc:	f000 bdd4 	b.w	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003200:	4b99      	ldr	r3, [pc, #612]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003208:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800320c:	f040 85ce 	bne.w	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 8003210:	4b96      	ldr	r3, [pc, #600]	; (800346c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8003212:	61fb      	str	r3, [r7, #28]
      break;
 8003214:	f000 bdca 	b.w	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003218:	4b93      	ldr	r3, [pc, #588]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	f003 0303 	and.w	r3, r3, #3
 8003220:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d023      	beq.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8003228:	2b03      	cmp	r3, #3
 800322a:	d02e      	beq.n	800328a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800322c:	2b01      	cmp	r3, #1
 800322e:	d139      	bne.n	80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003230:	4b8d      	ldr	r3, [pc, #564]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b02      	cmp	r3, #2
 800323a:	d116      	bne.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800323c:	4b8a      	ldr	r3, [pc, #552]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d005      	beq.n	8003254 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8003248:	4b87      	ldr	r3, [pc, #540]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	091b      	lsrs	r3, r3, #4
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	e005      	b.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8003254:	4b84      	ldr	r3, [pc, #528]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	4a83      	ldr	r2, [pc, #524]	; (8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003266:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003268:	e01f      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
      break;
 800326e:	e01c      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003270:	4b7d      	ldr	r3, [pc, #500]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800327c:	d102      	bne.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800327e:	4b7d      	ldr	r3, [pc, #500]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003280:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003282:	e012      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	61bb      	str	r3, [r7, #24]
      break;
 8003288:	e00f      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800328a:	4b77      	ldr	r3, [pc, #476]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003292:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003296:	d102      	bne.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8003298:	4b77      	ldr	r3, [pc, #476]	; (8003478 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800329a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800329c:	e005      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	61bb      	str	r3, [r7, #24]
      break;
 80032a2:	e002      	b.n	80032aa <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61bb      	str	r3, [r7, #24]
      break;
 80032a8:	bf00      	nop
    }

    switch(PeriphClk)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b0:	f000 84ce 	beq.w	8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80032b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b8:	d82d      	bhi.n	8003316 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80032ba:	2b10      	cmp	r3, #16
 80032bc:	f000 82f9 	beq.w	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 80032c0:	2b10      	cmp	r3, #16
 80032c2:	d811      	bhi.n	80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	f000 8243 	beq.w	8003750 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d804      	bhi.n	80032d8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	f000 81fd 	beq.w	80036ce <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80032d4:	f000 bd6d 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80032d8:	2b04      	cmp	r3, #4
 80032da:	f000 8282 	beq.w	80037e2 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80032de:	2b08      	cmp	r3, #8
 80032e0:	f000 82b3 	beq.w	800384a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 80032e4:	f000 bd65 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80032e8:	2b80      	cmp	r3, #128	; 0x80
 80032ea:	f000 8409 	beq.w	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80032ee:	2b80      	cmp	r3, #128	; 0x80
 80032f0:	d807      	bhi.n	8003302 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80032f2:	2b20      	cmp	r3, #32
 80032f4:	f000 8315 	beq.w	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	f000 83de 	beq.w	8003aba <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 80032fe:	f000 bd58 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8003302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003306:	f000 841e 	beq.w	8003b46 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800330a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800330e:	f000 845e 	beq.w	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 8003312:	f000 bd4e 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8003316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800331a:	f000 837d 	beq.w	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 800331e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003322:	d813      	bhi.n	800334c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8003324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003328:	d032      	beq.n	8003390 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800332a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800332e:	d804      	bhi.n	800333a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8003330:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003334:	d024      	beq.n	8003380 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 8003336:	f000 bd3c 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800333a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800333e:	d02f      	beq.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8003340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003344:	f000 8325 	beq.w	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 8003348:	f000 bd33 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800334c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003350:	f000 841c 	beq.w	8003b8c <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8003354:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003358:	d808      	bhi.n	800336c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800335a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800335e:	d01f      	beq.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8003360:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003364:	f000 80cd 	beq.w	8003502 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 8003368:	f000 bd23 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800336c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003370:	f000 8363 	beq.w	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8003374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003378:	f000 84b2 	beq.w	8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 800337c:	f000 bd19 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003380:	69b9      	ldr	r1, [r7, #24]
 8003382:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003386:	f000 fefd 	bl	8004184 <RCCEx_GetSAIxPeriphCLKFreq>
 800338a:	61f8      	str	r0, [r7, #28]
      break;
 800338c:	f000 bd11 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003390:	69b9      	ldr	r1, [r7, #24]
 8003392:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003396:	f000 fef5 	bl	8004184 <RCCEx_GetSAIxPeriphCLKFreq>
 800339a:	61f8      	str	r0, [r7, #28]
      break;
 800339c:	f000 bd09 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80033a0:	4b31      	ldr	r3, [pc, #196]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80033a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a6:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80033aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033b2:	d063      	beq.n	800347c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80033b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033b8:	d803      	bhi.n	80033c2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 808b 	beq.w	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 80033c0:	e09d      	b.n	80034fe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 80033c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033c6:	d021      	beq.n	800340c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 80033c8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80033cc:	d000      	beq.n	80033d0 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80033ce:	e096      	b.n	80034fe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80033d0:	4b25      	ldr	r3, [pc, #148]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b02      	cmp	r3, #2
 80033da:	f040 8086 	bne.w	80034ea <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80033de:	4b22      	ldr	r3, [pc, #136]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d005      	beq.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80033ea:	4b1f      	ldr	r3, [pc, #124]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	091b      	lsrs	r3, r3, #4
 80033f0:	f003 030f 	and.w	r3, r3, #15
 80033f4:	e005      	b.n	8003402 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 80033f6:	4b1c      	ldr	r3, [pc, #112]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80033f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 030f 	and.w	r3, r3, #15
 8003402:	4a1b      	ldr	r2, [pc, #108]	; (8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003408:	61fb      	str	r3, [r7, #28]
          break;
 800340a:	e06e      	b.n	80034ea <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800340c:	4b16      	ldr	r3, [pc, #88]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003414:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003418:	d16a      	bne.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800341a:	4b13      	ldr	r3, [pc, #76]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003422:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003426:	d163      	bne.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	0a1b      	lsrs	r3, r3, #8
 800342e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003432:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	fb02 f203 	mul.w	r2, r2, r3
 800343c:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	091b      	lsrs	r3, r3, #4
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	3301      	adds	r3, #1
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	0d5b      	lsrs	r3, r3, #21
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	3301      	adds	r3, #1
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003462:	61fb      	str	r3, [r7, #28]
          break;
 8003464:	e044      	b.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
 800346c:	0003d090 	.word	0x0003d090
 8003470:	08009098 	.word	0x08009098
 8003474:	00f42400 	.word	0x00f42400
 8003478:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800347c:	4bb0      	ldr	r3, [pc, #704]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003484:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003488:	d135      	bne.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800348a:	4bad      	ldr	r3, [pc, #692]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003492:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003496:	d12e      	bne.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003498:	4ba9      	ldr	r3, [pc, #676]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	0a1b      	lsrs	r3, r3, #8
 800349e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034a2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	fb02 f203 	mul.w	r2, r2, r3
 80034ac:	4ba4      	ldr	r3, [pc, #656]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	3301      	adds	r3, #1
 80034b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034bc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80034be:	4ba0      	ldr	r3, [pc, #640]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	0d5b      	lsrs	r3, r3, #21
 80034c4:	f003 0303 	and.w	r3, r3, #3
 80034c8:	3301      	adds	r3, #1
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d2:	61fb      	str	r3, [r7, #28]
          break;
 80034d4:	e00f      	b.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80034d6:	4b9a      	ldr	r3, [pc, #616]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80034d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d10b      	bne.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 80034e4:	4b97      	ldr	r3, [pc, #604]	; (8003744 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 80034e6:	61fb      	str	r3, [r7, #28]
          break;
 80034e8:	e008      	b.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 80034ea:	bf00      	nop
 80034ec:	f000 bc61 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80034f0:	bf00      	nop
 80034f2:	f000 bc5e 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80034f6:	bf00      	nop
 80034f8:	f000 bc5b 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80034fc:	bf00      	nop
        break;
 80034fe:	f000 bc58 	b.w	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003502:	4b8f      	ldr	r3, [pc, #572]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003504:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003508:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800350c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003510:	d13d      	bne.n	800358e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003512:	4b8b      	ldr	r3, [pc, #556]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800351e:	f040 8447 	bne.w	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8003522:	4b87      	ldr	r3, [pc, #540]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800352e:	f040 843f 	bne.w	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003532:	4b83      	ldr	r3, [pc, #524]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	0a1b      	lsrs	r3, r3, #8
 8003538:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800353c:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	fb02 f203 	mul.w	r2, r2, r3
 8003546:	4b7e      	ldr	r3, [pc, #504]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	f003 030f 	and.w	r3, r3, #15
 8003550:	3301      	adds	r3, #1
 8003552:	fbb2 f3f3 	udiv	r3, r2, r3
 8003556:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003558:	4b79      	ldr	r3, [pc, #484]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	0edb      	lsrs	r3, r3, #27
 800355e:	f003 031f 	and.w	r3, r3, #31
 8003562:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10a      	bne.n	8003580 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800356a:	4b75      	ldr	r3, [pc, #468]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8003576:	2311      	movs	r3, #17
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	e001      	b.n	8003580 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 800357c:	2307      	movs	r3, #7
 800357e:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	fbb2 f3f3 	udiv	r3, r2, r3
 8003588:	61fb      	str	r3, [r7, #28]
      break;
 800358a:	f000 bc11 	b.w	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800358e:	4b6c      	ldr	r3, [pc, #432]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003594:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003598:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035a0:	d056      	beq.n	8003650 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 80035a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035a6:	d802      	bhi.n	80035ae <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d07e      	beq.n	80036aa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 80035ac:	e08e      	b.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 80035ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035b2:	d020      	beq.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80035b4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80035b8:	d000      	beq.n	80035bc <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 80035ba:	e087      	b.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80035bc:	4b60      	ldr	r3, [pc, #384]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d17a      	bne.n	80036be <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80035c8:	4b5d      	ldr	r3, [pc, #372]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 80035d4:	4b5a      	ldr	r3, [pc, #360]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	e005      	b.n	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 80035e0:	4b57      	ldr	r3, [pc, #348]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80035e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	f003 030f 	and.w	r3, r3, #15
 80035ec:	4a56      	ldr	r2, [pc, #344]	; (8003748 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 80035ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f2:	61fb      	str	r3, [r7, #28]
          break;
 80035f4:	e063      	b.n	80036be <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80035f6:	4b52      	ldr	r3, [pc, #328]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003602:	d15e      	bne.n	80036c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003604:	4b4e      	ldr	r3, [pc, #312]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800360c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003610:	d157      	bne.n	80036c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003612:	4b4b      	ldr	r3, [pc, #300]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	0a1b      	lsrs	r3, r3, #8
 8003618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800361c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	fb02 f203 	mul.w	r2, r2, r3
 8003626:	4b46      	ldr	r3, [pc, #280]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	091b      	lsrs	r3, r3, #4
 800362c:	f003 030f 	and.w	r3, r3, #15
 8003630:	3301      	adds	r3, #1
 8003632:	fbb2 f3f3 	udiv	r3, r2, r3
 8003636:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003638:	4b41      	ldr	r3, [pc, #260]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	0d5b      	lsrs	r3, r3, #21
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	3301      	adds	r3, #1
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	fbb2 f3f3 	udiv	r3, r2, r3
 800364c:	61fb      	str	r3, [r7, #28]
          break;
 800364e:	e038      	b.n	80036c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003650:	4b3b      	ldr	r3, [pc, #236]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003658:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800365c:	d133      	bne.n	80036c6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800365e:	4b38      	ldr	r3, [pc, #224]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003666:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800366a:	d12c      	bne.n	80036c6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800366c:	4b34      	ldr	r3, [pc, #208]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	0a1b      	lsrs	r3, r3, #8
 8003672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003676:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	fb02 f203 	mul.w	r2, r2, r3
 8003680:	4b2f      	ldr	r3, [pc, #188]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	091b      	lsrs	r3, r3, #4
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	3301      	adds	r3, #1
 800368c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003690:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003692:	4b2b      	ldr	r3, [pc, #172]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	0d5b      	lsrs	r3, r3, #21
 8003698:	f003 0303 	and.w	r3, r3, #3
 800369c:	3301      	adds	r3, #1
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a6:	61fb      	str	r3, [r7, #28]
          break;
 80036a8:	e00d      	b.n	80036c6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80036aa:	4b25      	ldr	r3, [pc, #148]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80036ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d108      	bne.n	80036ca <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 80036b8:	4b22      	ldr	r3, [pc, #136]	; (8003744 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 80036ba:	61fb      	str	r3, [r7, #28]
          break;
 80036bc:	e005      	b.n	80036ca <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 80036be:	bf00      	nop
 80036c0:	e376      	b.n	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 80036c2:	bf00      	nop
 80036c4:	e374      	b.n	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 80036c6:	bf00      	nop
 80036c8:	e372      	b.n	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 80036ca:	bf00      	nop
      break;
 80036cc:	e370      	b.n	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80036ce:	4b1c      	ldr	r3, [pc, #112]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80036d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d828      	bhi.n	8003732 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 80036e0:	a201      	add	r2, pc, #4	; (adr r2, 80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80036e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e6:	bf00      	nop
 80036e8:	080036f9 	.word	0x080036f9
 80036ec:	08003701 	.word	0x08003701
 80036f0:	08003709 	.word	0x08003709
 80036f4:	0800371d 	.word	0x0800371d
          frequency = HAL_RCC_GetPCLK2Freq();
 80036f8:	f7ff f952 	bl	80029a0 <HAL_RCC_GetPCLK2Freq>
 80036fc:	61f8      	str	r0, [r7, #28]
          break;
 80036fe:	e01d      	b.n	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003700:	f7ff f8a2 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003704:	61f8      	str	r0, [r7, #28]
          break;
 8003706:	e019      	b.n	800373c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003708:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003714:	d10f      	bne.n	8003736 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8003716:	4b0d      	ldr	r3, [pc, #52]	; (800374c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003718:	61fb      	str	r3, [r7, #28]
          break;
 800371a:	e00c      	b.n	8003736 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800371c:	4b08      	ldr	r3, [pc, #32]	; (8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800371e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b02      	cmp	r3, #2
 8003728:	d107      	bne.n	800373a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 800372a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800372e:	61fb      	str	r3, [r7, #28]
          break;
 8003730:	e003      	b.n	800373a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8003732:	bf00      	nop
 8003734:	e33d      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003736:	bf00      	nop
 8003738:	e33b      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800373a:	bf00      	nop
        break;
 800373c:	e339      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 800373e:	bf00      	nop
 8003740:	40021000 	.word	0x40021000
 8003744:	02dc6c00 	.word	0x02dc6c00
 8003748:	08009098 	.word	0x08009098
 800374c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003750:	4baf      	ldr	r3, [pc, #700]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003756:	f003 030c 	and.w	r3, r3, #12
 800375a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	2b0c      	cmp	r3, #12
 8003760:	d839      	bhi.n	80037d6 <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8003762:	a201      	add	r2, pc, #4	; (adr r2, 8003768 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003768:	0800379d 	.word	0x0800379d
 800376c:	080037d7 	.word	0x080037d7
 8003770:	080037d7 	.word	0x080037d7
 8003774:	080037d7 	.word	0x080037d7
 8003778:	080037a5 	.word	0x080037a5
 800377c:	080037d7 	.word	0x080037d7
 8003780:	080037d7 	.word	0x080037d7
 8003784:	080037d7 	.word	0x080037d7
 8003788:	080037ad 	.word	0x080037ad
 800378c:	080037d7 	.word	0x080037d7
 8003790:	080037d7 	.word	0x080037d7
 8003794:	080037d7 	.word	0x080037d7
 8003798:	080037c1 	.word	0x080037c1
          frequency = HAL_RCC_GetPCLK1Freq();
 800379c:	f7ff f8ea 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 80037a0:	61f8      	str	r0, [r7, #28]
          break;
 80037a2:	e01d      	b.n	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 80037a4:	f7ff f850 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 80037a8:	61f8      	str	r0, [r7, #28]
          break;
 80037aa:	e019      	b.n	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037ac:	4b98      	ldr	r3, [pc, #608]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b8:	d10f      	bne.n	80037da <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 80037ba:	4b96      	ldr	r3, [pc, #600]	; (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 80037bc:	61fb      	str	r3, [r7, #28]
          break;
 80037be:	e00c      	b.n	80037da <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80037c0:	4b93      	ldr	r3, [pc, #588]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80037c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d107      	bne.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 80037ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037d2:	61fb      	str	r3, [r7, #28]
          break;
 80037d4:	e003      	b.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 80037d6:	bf00      	nop
 80037d8:	e2eb      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80037da:	bf00      	nop
 80037dc:	e2e9      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80037de:	bf00      	nop
        break;
 80037e0:	e2e7      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80037e2:	4b8b      	ldr	r3, [pc, #556]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80037e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80037ec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2b10      	cmp	r3, #16
 80037f2:	d00d      	beq.n	8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80037f4:	2b10      	cmp	r3, #16
 80037f6:	d802      	bhi.n	80037fe <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d005      	beq.n	8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 80037fc:	e024      	b.n	8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 80037fe:	2b20      	cmp	r3, #32
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8003802:	2b30      	cmp	r3, #48	; 0x30
 8003804:	d012      	beq.n	800382c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8003806:	e01f      	b.n	8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003808:	f7ff f8b4 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 800380c:	61f8      	str	r0, [r7, #28]
          break;
 800380e:	e01b      	b.n	8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8003810:	f7ff f81a 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003814:	61f8      	str	r0, [r7, #28]
          break;
 8003816:	e017      	b.n	8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003818:	4b7d      	ldr	r3, [pc, #500]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003824:	d10d      	bne.n	8003842 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8003826:	4b7b      	ldr	r3, [pc, #492]	; (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003828:	61fb      	str	r3, [r7, #28]
          break;
 800382a:	e00a      	b.n	8003842 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800382c:	4b78      	ldr	r3, [pc, #480]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b02      	cmp	r3, #2
 8003838:	d105      	bne.n	8003846 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 800383a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800383e:	61fb      	str	r3, [r7, #28]
          break;
 8003840:	e001      	b.n	8003846 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8003842:	bf00      	nop
 8003844:	e2b5      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003846:	bf00      	nop
        break;
 8003848:	e2b3      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800384a:	4b71      	ldr	r3, [pc, #452]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 800384c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003850:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003854:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b40      	cmp	r3, #64	; 0x40
 800385a:	d00d      	beq.n	8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 800385c:	2b40      	cmp	r3, #64	; 0x40
 800385e:	d802      	bhi.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8003860:	2b00      	cmp	r3, #0
 8003862:	d005      	beq.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8003864:	e024      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8003866:	2b80      	cmp	r3, #128	; 0x80
 8003868:	d00a      	beq.n	8003880 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800386a:	2bc0      	cmp	r3, #192	; 0xc0
 800386c:	d012      	beq.n	8003894 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 800386e:	e01f      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003870:	f7ff f880 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003874:	61f8      	str	r0, [r7, #28]
          break;
 8003876:	e01b      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003878:	f7fe ffe6 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800387c:	61f8      	str	r0, [r7, #28]
          break;
 800387e:	e017      	b.n	80038b0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003880:	4b63      	ldr	r3, [pc, #396]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003888:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388c:	d10d      	bne.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 800388e:	4b61      	ldr	r3, [pc, #388]	; (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003890:	61fb      	str	r3, [r7, #28]
          break;
 8003892:	e00a      	b.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003894:	4b5e      	ldr	r3, [pc, #376]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d105      	bne.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 80038a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038a6:	61fb      	str	r3, [r7, #28]
          break;
 80038a8:	e001      	b.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 80038aa:	bf00      	nop
 80038ac:	e281      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80038ae:	bf00      	nop
        break;
 80038b0:	e27f      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80038b2:	4b57      	ldr	r3, [pc, #348]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038bc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038c4:	d010      	beq.n	80038e8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 80038c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ca:	d802      	bhi.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d007      	beq.n	80038e0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 80038d0:	e026      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 80038d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038d6:	d00b      	beq.n	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 80038d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038dc:	d012      	beq.n	8003904 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 80038de:	e01f      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80038e0:	f7ff f848 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 80038e4:	61f8      	str	r0, [r7, #28]
          break;
 80038e6:	e01b      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80038e8:	f7fe ffae 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 80038ec:	61f8      	str	r0, [r7, #28]
          break;
 80038ee:	e017      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038f0:	4b47      	ldr	r3, [pc, #284]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038fc:	d10d      	bne.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 80038fe:	4b45      	ldr	r3, [pc, #276]	; (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003900:	61fb      	str	r3, [r7, #28]
          break;
 8003902:	e00a      	b.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003904:	4b42      	ldr	r3, [pc, #264]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b02      	cmp	r3, #2
 8003910:	d105      	bne.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8003912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003916:	61fb      	str	r3, [r7, #28]
          break;
 8003918:	e001      	b.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 800391a:	bf00      	nop
 800391c:	e249      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800391e:	bf00      	nop
        break;
 8003920:	e247      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003922:	4b3b      	ldr	r3, [pc, #236]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003928:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800392c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003934:	d010      	beq.n	8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393a:	d802      	bhi.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 800393c:	2b00      	cmp	r3, #0
 800393e:	d007      	beq.n	8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8003940:	e026      	b.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8003942:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003946:	d00b      	beq.n	8003960 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003948:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800394c:	d012      	beq.n	8003974 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 800394e:	e01f      	b.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003950:	f7ff f810 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003954:	61f8      	str	r0, [r7, #28]
          break;
 8003956:	e01b      	b.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8003958:	f7fe ff76 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 800395c:	61f8      	str	r0, [r7, #28]
          break;
 800395e:	e017      	b.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003960:	4b2b      	ldr	r3, [pc, #172]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800396c:	d10d      	bne.n	800398a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 800396e:	4b29      	ldr	r3, [pc, #164]	; (8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8003970:	61fb      	str	r3, [r7, #28]
          break;
 8003972:	e00a      	b.n	800398a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003974:	4b26      	ldr	r3, [pc, #152]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b02      	cmp	r3, #2
 8003980:	d105      	bne.n	800398e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8003982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003986:	61fb      	str	r3, [r7, #28]
          break;
 8003988:	e001      	b.n	800398e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 800398a:	bf00      	nop
 800398c:	e211      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800398e:	bf00      	nop
        break;
 8003990:	e20f      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003992:	4b1f      	ldr	r3, [pc, #124]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003998:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800399c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039a4:	d007      	beq.n	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 80039a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80039aa:	d000      	beq.n	80039ae <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 80039ac:	e02f      	b.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 80039ae:	f7fe ff4b 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 80039b2:	61f8      	str	r0, [r7, #28]
          break;
 80039b4:	e02b      	b.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80039b6:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c2:	d123      	bne.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 80039c4:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d01d      	beq.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80039d0:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	0a1b      	lsrs	r3, r3, #8
 80039d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039da:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	fb02 f203 	mul.w	r2, r2, r3
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	091b      	lsrs	r3, r3, #4
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	3301      	adds	r3, #1
 80039f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80039f6:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	0e5b      	lsrs	r3, r3, #25
 80039fc:	f003 0303 	and.w	r3, r3, #3
 8003a00:	3301      	adds	r3, #1
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0a:	61fb      	str	r3, [r7, #28]
          break;
 8003a0c:	bf00      	nop
        break;
 8003a0e:	e1d0      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003a18:	4bac      	ldr	r3, [pc, #688]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a1e:	f003 0304 	and.w	r3, r3, #4
 8003a22:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d103      	bne.n	8003a32 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003a2a:	f7fe ffb9 	bl	80029a0 <HAL_RCC_GetPCLK2Freq>
 8003a2e:	61f8      	str	r0, [r7, #28]
        break;
 8003a30:	e1bf      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a32:	f7fe ff09 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003a36:	61f8      	str	r0, [r7, #28]
        break;
 8003a38:	e1bb      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003a3a:	4ba4      	ldr	r3, [pc, #656]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a40:	f003 0318 	and.w	r3, r3, #24
 8003a44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d028      	beq.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8003a4c:	2b10      	cmp	r3, #16
 8003a4e:	d009      	beq.n	8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d000      	beq.n	8003a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8003a54:	e030      	b.n	8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003a56:	69b9      	ldr	r1, [r7, #24]
 8003a58:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a5c:	f000 fb92 	bl	8004184 <RCCEx_GetSAIxPeriphCLKFreq>
 8003a60:	61f8      	str	r0, [r7, #28]
          break;
 8003a62:	e029      	b.n	8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003a64:	4b99      	ldr	r3, [pc, #612]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d120      	bne.n	8003ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003a70:	4b96      	ldr	r3, [pc, #600]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8003a7c:	4b93      	ldr	r3, [pc, #588]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	091b      	lsrs	r3, r3, #4
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	e005      	b.n	8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8003a88:	4b90      	ldr	r3, [pc, #576]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003a8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a8e:	0a1b      	lsrs	r3, r3, #8
 8003a90:	f003 030f 	and.w	r3, r3, #15
 8003a94:	4a8e      	ldr	r2, [pc, #568]	; (8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8003a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a9a:	61fb      	str	r3, [r7, #28]
          break;
 8003a9c:	e009      	b.n	8003ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a9e:	4b8b      	ldr	r3, [pc, #556]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aaa:	d104      	bne.n	8003ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8003aac:	4b89      	ldr	r3, [pc, #548]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003aae:	61fb      	str	r3, [r7, #28]
          break;
 8003ab0:	e001      	b.n	8003ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8003ab2:	bf00      	nop
 8003ab4:	e17d      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003ab6:	bf00      	nop
        break;
 8003ab8:	e17b      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003aba:	4b84      	ldr	r3, [pc, #528]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003ac4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003acc:	d009      	beq.n	8003ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8003ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d000      	beq.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003ad8:	e011      	b.n	8003afe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ada:	f7fe ff4b 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003ade:	61f8      	str	r0, [r7, #28]
          break;
 8003ae0:	e00d      	b.n	8003afe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ae2:	f7fe feb1 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003ae6:	61f8      	str	r0, [r7, #28]
          break;
 8003ae8:	e009      	b.n	8003afe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003aea:	4b78      	ldr	r3, [pc, #480]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af6:	d101      	bne.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8003af8:	4b76      	ldr	r3, [pc, #472]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003afa:	61fb      	str	r3, [r7, #28]
          break;
 8003afc:	bf00      	nop
        break;
 8003afe:	e158      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003b00:	4b72      	ldr	r3, [pc, #456]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003b0a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b12:	d009      	beq.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8003b14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b18:	d00a      	beq.n	8003b30 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d000      	beq.n	8003b20 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8003b1e:	e011      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b20:	f7fe ff28 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003b24:	61f8      	str	r0, [r7, #28]
          break;
 8003b26:	e00d      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b28:	f7fe fe8e 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003b2c:	61f8      	str	r0, [r7, #28]
          break;
 8003b2e:	e009      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b30:	4b66      	ldr	r3, [pc, #408]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 8003b3e:	4b65      	ldr	r3, [pc, #404]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003b40:	61fb      	str	r3, [r7, #28]
          break;
 8003b42:	bf00      	nop
        break;
 8003b44:	e135      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003b46:	4b61      	ldr	r3, [pc, #388]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b58:	d009      	beq.n	8003b6e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 8003b5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b5e:	d00a      	beq.n	8003b76 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d000      	beq.n	8003b66 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003b64:	e011      	b.n	8003b8a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003b66:	f7fe ff05 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003b6a:	61f8      	str	r0, [r7, #28]
          break;
 8003b6c:	e00d      	b.n	8003b8a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b6e:	f7fe fe6b 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003b72:	61f8      	str	r0, [r7, #28]
          break;
 8003b74:	e009      	b.n	8003b8a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003b76:	4b55      	ldr	r3, [pc, #340]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b82:	d101      	bne.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003b84:	4b53      	ldr	r3, [pc, #332]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003b86:	61fb      	str	r3, [r7, #28]
          break;
 8003b88:	bf00      	nop
        break;
 8003b8a:	e112      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003b8c:	4b4f      	ldr	r3, [pc, #316]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003b8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d008      	beq.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d302      	bcc.n	8003ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8003ba6:	e011      	b.n	8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ba8:	f7fe fee4 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003bac:	61f8      	str	r0, [r7, #28]
          break;
 8003bae:	e00d      	b.n	8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003bb0:	f7fe fe4a 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003bb4:	61f8      	str	r0, [r7, #28]
          break;
 8003bb6:	e009      	b.n	8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003bb8:	4b44      	ldr	r3, [pc, #272]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc4:	d101      	bne.n	8003bca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 8003bc6:	4b43      	ldr	r3, [pc, #268]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003bc8:	61fb      	str	r3, [r7, #28]
          break;
 8003bca:	bf00      	nop
        break;
 8003bcc:	e0f1      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003bce:	4b3f      	ldr	r3, [pc, #252]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003bd8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003be0:	d010      	beq.n	8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8003be2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003be6:	d802      	bhi.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 8003bec:	e02f      	b.n	8003c4e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 8003bee:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003bf2:	d012      	beq.n	8003c1a <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8003bf4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003bf8:	d019      	beq.n	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 8003bfa:	e028      	b.n	8003c4e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003bfc:	f7fe feba 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003c00:	61f8      	str	r0, [r7, #28]
          break;
 8003c02:	e024      	b.n	8003c4e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003c04:	4b31      	ldr	r3, [pc, #196]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d118      	bne.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 8003c12:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003c16:	61fb      	str	r3, [r7, #28]
          break;
 8003c18:	e014      	b.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c1a:	4b2c      	ldr	r3, [pc, #176]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c26:	d10f      	bne.n	8003c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 8003c28:	4b2a      	ldr	r3, [pc, #168]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003c2a:	61fb      	str	r3, [r7, #28]
          break;
 8003c2c:	e00c      	b.n	8003c48 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c2e:	4b27      	ldr	r3, [pc, #156]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d107      	bne.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003c3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c40:	61fb      	str	r3, [r7, #28]
          break;
 8003c42:	e003      	b.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003c44:	bf00      	nop
 8003c46:	e0b4      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003c48:	bf00      	nop
 8003c4a:	e0b2      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003c4c:	bf00      	nop
        break;
 8003c4e:	e0b0      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003c50:	4b1e      	ldr	r3, [pc, #120]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c56:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003c5a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c62:	d010      	beq.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003c64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c68:	d802      	bhi.n	8003c70 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 8003c6e:	e036      	b.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003c70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c74:	d012      	beq.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003c76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c7a:	d019      	beq.n	8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 8003c7c:	e02f      	b.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c7e:	f7fe fe79 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003c82:	61f8      	str	r0, [r7, #28]
          break;
 8003c84:	e02b      	b.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003c86:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d118      	bne.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8003c94:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003c98:	61fb      	str	r3, [r7, #28]
          break;
 8003c9a:	e014      	b.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca8:	d116      	bne.n	8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 8003caa:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003cac:	61fb      	str	r3, [r7, #28]
          break;
 8003cae:	e013      	b.n	8003cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003cb0:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d10e      	bne.n	8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 8003cbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cc2:	61fb      	str	r3, [r7, #28]
          break;
 8003cc4:	e00a      	b.n	8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8003cc6:	bf00      	nop
 8003cc8:	e073      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	08009098 	.word	0x08009098
 8003cd4:	00f42400 	.word	0x00f42400
          break;
 8003cd8:	bf00      	nop
 8003cda:	e06a      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003cdc:	bf00      	nop
        break;
 8003cde:	e068      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8003ce0:	4b36      	ldr	r3, [pc, #216]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003ce2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ce6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003cea:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cf2:	d009      	beq.n	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 8003cf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cf8:	d023      	beq.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d000      	beq.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 8003cfe:	e050      	b.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d00:	f7fe fda2 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8003d04:	61f8      	str	r0, [r7, #28]
          break;
 8003d06:	e04c      	b.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003d08:	4b2c      	ldr	r3, [pc, #176]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d143      	bne.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003d14:	4b29      	ldr	r3, [pc, #164]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d005      	beq.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8003d20:	4b26      	ldr	r3, [pc, #152]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	091b      	lsrs	r3, r3, #4
 8003d26:	f003 030f 	and.w	r3, r3, #15
 8003d2a:	e005      	b.n	8003d38 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003d2c:	4b23      	ldr	r3, [pc, #140]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d32:	0a1b      	lsrs	r3, r3, #8
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	4a21      	ldr	r2, [pc, #132]	; (8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 8003d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3e:	61fb      	str	r3, [r7, #28]
          break;
 8003d40:	e02c      	b.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003d42:	4b1e      	ldr	r3, [pc, #120]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d4e:	d127      	bne.n	8003da0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003d50:	4b1a      	ldr	r3, [pc, #104]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d5c:	d120      	bne.n	8003da0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003d5e:	4b17      	ldr	r3, [pc, #92]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	0a1b      	lsrs	r3, r3, #8
 8003d64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d68:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	fb02 f203 	mul.w	r2, r2, r3
 8003d72:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	091b      	lsrs	r3, r3, #4
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003d84:	4b0d      	ldr	r3, [pc, #52]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	0d5b      	lsrs	r3, r3, #21
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	3301      	adds	r3, #1
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d98:	61fb      	str	r3, [r7, #28]
          break;
 8003d9a:	e001      	b.n	8003da0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 8003d9c:	bf00      	nop
 8003d9e:	e008      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003da0:	bf00      	nop
        break;
 8003da2:	e006      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003da4:	bf00      	nop
 8003da6:	e004      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003da8:	bf00      	nop
 8003daa:	e002      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003dac:	bf00      	nop
 8003dae:	e000      	b.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003db0:	bf00      	nop
    }
  }

  return(frequency);
 8003db2:	69fb      	ldr	r3, [r7, #28]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3720      	adds	r7, #32
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	08009098 	.word	0x08009098

08003dc4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dd2:	4b70      	ldr	r3, [pc, #448]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00e      	beq.n	8003dfc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003dde:	4b6d      	ldr	r3, [pc, #436]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f003 0203 	and.w	r2, r3, #3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d103      	bne.n	8003df6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
       ||
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d13f      	bne.n	8003e76 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	73fb      	strb	r3, [r7, #15]
 8003dfa:	e03c      	b.n	8003e76 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d00c      	beq.n	8003e1e <RCCEx_PLLSAI1_Config+0x5a>
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d013      	beq.n	8003e30 <RCCEx_PLLSAI1_Config+0x6c>
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d120      	bne.n	8003e4e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e0c:	4b61      	ldr	r3, [pc, #388]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d11d      	bne.n	8003e54 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e1c:	e01a      	b.n	8003e54 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e1e:	4b5d      	ldr	r3, [pc, #372]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d116      	bne.n	8003e58 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e2e:	e013      	b.n	8003e58 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e30:	4b58      	ldr	r3, [pc, #352]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10f      	bne.n	8003e5c <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e3c:	4b55      	ldr	r3, [pc, #340]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d109      	bne.n	8003e5c <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e4c:	e006      	b.n	8003e5c <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
      break;
 8003e52:	e004      	b.n	8003e5e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003e54:	bf00      	nop
 8003e56:	e002      	b.n	8003e5e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003e58:	bf00      	nop
 8003e5a:	e000      	b.n	8003e5e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003e5c:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d108      	bne.n	8003e76 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003e64:	494b      	ldr	r1, [pc, #300]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e66:	4b4b      	ldr	r3, [pc, #300]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f023 0203 	bic.w	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f040 8086 	bne.w	8003f8a <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e7e:	4a45      	ldr	r2, [pc, #276]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e80:	4b44      	ldr	r3, [pc, #272]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e8a:	f7fc f9c9 	bl	8000220 <HAL_GetTick>
 8003e8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e90:	e009      	b.n	8003ea6 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e92:	f7fc f9c5 	bl	8000220 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d902      	bls.n	8003ea6 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	73fb      	strb	r3, [r7, #15]
        break;
 8003ea4:	e005      	b.n	8003eb2 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1ef      	bne.n	8003e92 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003eb2:	7bfb      	ldrb	r3, [r7, #15]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d168      	bne.n	8003f8a <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d113      	bne.n	8003ee6 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ebe:	4835      	ldr	r0, [pc, #212]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ec0:	4b34      	ldr	r3, [pc, #208]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	4b34      	ldr	r3, [pc, #208]	; (8003f98 <RCCEx_PLLSAI1_Config+0x1d4>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	6892      	ldr	r2, [r2, #8]
 8003ecc:	0211      	lsls	r1, r2, #8
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68d2      	ldr	r2, [r2, #12]
 8003ed2:	06d2      	lsls	r2, r2, #27
 8003ed4:	4311      	orrs	r1, r2
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6852      	ldr	r2, [r2, #4]
 8003eda:	3a01      	subs	r2, #1
 8003edc:	0112      	lsls	r2, r2, #4
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	6103      	str	r3, [r0, #16]
 8003ee4:	e02d      	b.n	8003f42 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d115      	bne.n	8003f18 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eec:	4829      	ldr	r0, [pc, #164]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003eee:	4b29      	ldr	r3, [pc, #164]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ef0:	691a      	ldr	r2, [r3, #16]
 8003ef2:	4b2a      	ldr	r3, [pc, #168]	; (8003f9c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6892      	ldr	r2, [r2, #8]
 8003efa:	0211      	lsls	r1, r2, #8
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	6912      	ldr	r2, [r2, #16]
 8003f00:	0852      	lsrs	r2, r2, #1
 8003f02:	3a01      	subs	r2, #1
 8003f04:	0552      	lsls	r2, r2, #21
 8003f06:	4311      	orrs	r1, r2
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6852      	ldr	r2, [r2, #4]
 8003f0c:	3a01      	subs	r2, #1
 8003f0e:	0112      	lsls	r2, r2, #4
 8003f10:	430a      	orrs	r2, r1
 8003f12:	4313      	orrs	r3, r2
 8003f14:	6103      	str	r3, [r0, #16]
 8003f16:	e014      	b.n	8003f42 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f18:	481e      	ldr	r0, [pc, #120]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f1a:	4b1e      	ldr	r3, [pc, #120]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	4b20      	ldr	r3, [pc, #128]	; (8003fa0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6892      	ldr	r2, [r2, #8]
 8003f26:	0211      	lsls	r1, r2, #8
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6952      	ldr	r2, [r2, #20]
 8003f2c:	0852      	lsrs	r2, r2, #1
 8003f2e:	3a01      	subs	r2, #1
 8003f30:	0652      	lsls	r2, r2, #25
 8003f32:	4311      	orrs	r1, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6852      	ldr	r2, [r2, #4]
 8003f38:	3a01      	subs	r2, #1
 8003f3a:	0112      	lsls	r2, r2, #4
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f42:	4a14      	ldr	r2, [pc, #80]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f44:	4b13      	ldr	r3, [pc, #76]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f4c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4e:	f7fc f967 	bl	8000220 <HAL_GetTick>
 8003f52:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f54:	e009      	b.n	8003f6a <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f56:	f7fc f963 	bl	8000220 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d902      	bls.n	8003f6a <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	73fb      	strb	r3, [r7, #15]
          break;
 8003f68:	e005      	b.n	8003f76 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0ef      	beq.n	8003f56 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d106      	bne.n	8003f8a <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f7c:	4905      	ldr	r1, [pc, #20]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f7e:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003f80:	691a      	ldr	r2, [r3, #16]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40021000 	.word	0x40021000
 8003f98:	07ff800f 	.word	0x07ff800f
 8003f9c:	ff9f800f 	.word	0xff9f800f
 8003fa0:	f9ff800f 	.word	0xf9ff800f

08003fa4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fb2:	4b70      	ldr	r3, [pc, #448]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00e      	beq.n	8003fdc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003fbe:	4b6d      	ldr	r3, [pc, #436]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f003 0203 	and.w	r2, r3, #3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d103      	bne.n	8003fd6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
       ||
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d13f      	bne.n	8004056 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	73fb      	strb	r3, [r7, #15]
 8003fda:	e03c      	b.n	8004056 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d00c      	beq.n	8003ffe <RCCEx_PLLSAI2_Config+0x5a>
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d013      	beq.n	8004010 <RCCEx_PLLSAI2_Config+0x6c>
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d120      	bne.n	800402e <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fec:	4b61      	ldr	r3, [pc, #388]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d11d      	bne.n	8004034 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ffc:	e01a      	b.n	8004034 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ffe:	4b5d      	ldr	r3, [pc, #372]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004006:	2b00      	cmp	r3, #0
 8004008:	d116      	bne.n	8004038 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800400e:	e013      	b.n	8004038 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004010:	4b58      	ldr	r3, [pc, #352]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10f      	bne.n	800403c <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800401c:	4b55      	ldr	r3, [pc, #340]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d109      	bne.n	800403c <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800402c:	e006      	b.n	800403c <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	73fb      	strb	r3, [r7, #15]
      break;
 8004032:	e004      	b.n	800403e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004034:	bf00      	nop
 8004036:	e002      	b.n	800403e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004038:	bf00      	nop
 800403a:	e000      	b.n	800403e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800403c:	bf00      	nop
    }

    if(status == HAL_OK)
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d108      	bne.n	8004056 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004044:	494b      	ldr	r1, [pc, #300]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004046:	4b4b      	ldr	r3, [pc, #300]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f023 0203 	bic.w	r2, r3, #3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4313      	orrs	r3, r2
 8004054:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	2b00      	cmp	r3, #0
 800405a:	f040 8086 	bne.w	800416a <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800405e:	4a45      	ldr	r2, [pc, #276]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004060:	4b44      	ldr	r3, [pc, #272]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004068:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800406a:	f7fc f8d9 	bl	8000220 <HAL_GetTick>
 800406e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004070:	e009      	b.n	8004086 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004072:	f7fc f8d5 	bl	8000220 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d902      	bls.n	8004086 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	73fb      	strb	r3, [r7, #15]
        break;
 8004084:	e005      	b.n	8004092 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004086:	4b3b      	ldr	r3, [pc, #236]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1ef      	bne.n	8004072 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d168      	bne.n	800416a <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d113      	bne.n	80040c6 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800409e:	4835      	ldr	r0, [pc, #212]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040a0:	4b34      	ldr	r3, [pc, #208]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040a2:	695a      	ldr	r2, [r3, #20]
 80040a4:	4b34      	ldr	r3, [pc, #208]	; (8004178 <RCCEx_PLLSAI2_Config+0x1d4>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6892      	ldr	r2, [r2, #8]
 80040ac:	0211      	lsls	r1, r2, #8
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	68d2      	ldr	r2, [r2, #12]
 80040b2:	06d2      	lsls	r2, r2, #27
 80040b4:	4311      	orrs	r1, r2
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6852      	ldr	r2, [r2, #4]
 80040ba:	3a01      	subs	r2, #1
 80040bc:	0112      	lsls	r2, r2, #4
 80040be:	430a      	orrs	r2, r1
 80040c0:	4313      	orrs	r3, r2
 80040c2:	6143      	str	r3, [r0, #20]
 80040c4:	e02d      	b.n	8004122 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d115      	bne.n	80040f8 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040cc:	4829      	ldr	r0, [pc, #164]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040ce:	4b29      	ldr	r3, [pc, #164]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040d0:	695a      	ldr	r2, [r3, #20]
 80040d2:	4b2a      	ldr	r3, [pc, #168]	; (800417c <RCCEx_PLLSAI2_Config+0x1d8>)
 80040d4:	4013      	ands	r3, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6892      	ldr	r2, [r2, #8]
 80040da:	0211      	lsls	r1, r2, #8
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6912      	ldr	r2, [r2, #16]
 80040e0:	0852      	lsrs	r2, r2, #1
 80040e2:	3a01      	subs	r2, #1
 80040e4:	0552      	lsls	r2, r2, #21
 80040e6:	4311      	orrs	r1, r2
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6852      	ldr	r2, [r2, #4]
 80040ec:	3a01      	subs	r2, #1
 80040ee:	0112      	lsls	r2, r2, #4
 80040f0:	430a      	orrs	r2, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	6143      	str	r3, [r0, #20]
 80040f6:	e014      	b.n	8004122 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040f8:	481e      	ldr	r0, [pc, #120]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040fa:	4b1e      	ldr	r3, [pc, #120]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 80040fc:	695a      	ldr	r2, [r3, #20]
 80040fe:	4b20      	ldr	r3, [pc, #128]	; (8004180 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004100:	4013      	ands	r3, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6892      	ldr	r2, [r2, #8]
 8004106:	0211      	lsls	r1, r2, #8
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6952      	ldr	r2, [r2, #20]
 800410c:	0852      	lsrs	r2, r2, #1
 800410e:	3a01      	subs	r2, #1
 8004110:	0652      	lsls	r2, r2, #25
 8004112:	4311      	orrs	r1, r2
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6852      	ldr	r2, [r2, #4]
 8004118:	3a01      	subs	r2, #1
 800411a:	0112      	lsls	r2, r2, #4
 800411c:	430a      	orrs	r2, r1
 800411e:	4313      	orrs	r3, r2
 8004120:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004122:	4a14      	ldr	r2, [pc, #80]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004124:	4b13      	ldr	r3, [pc, #76]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800412c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800412e:	f7fc f877 	bl	8000220 <HAL_GetTick>
 8004132:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004134:	e009      	b.n	800414a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004136:	f7fc f873 	bl	8000220 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d902      	bls.n	800414a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	73fb      	strb	r3, [r7, #15]
          break;
 8004148:	e005      	b.n	8004156 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800414a:	4b0a      	ldr	r3, [pc, #40]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0ef      	beq.n	8004136 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004156:	7bfb      	ldrb	r3, [r7, #15]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d106      	bne.n	800416a <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800415c:	4905      	ldr	r1, [pc, #20]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 800415e:	4b05      	ldr	r3, [pc, #20]	; (8004174 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	4313      	orrs	r3, r2
 8004168:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800416a:	7bfb      	ldrb	r3, [r7, #15]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40021000 	.word	0x40021000
 8004178:	07ff800f 	.word	0x07ff800f
 800417c:	ff9f800f 	.word	0xff9f800f
 8004180:	f9ff800f 	.word	0xf9ff800f

08004184 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004184:	b480      	push	{r7}
 8004186:	b089      	sub	sp, #36	; 0x24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041a0:	d10c      	bne.n	80041bc <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80041a2:	4b7f      	ldr	r3, [pc, #508]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80041a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041a8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80041ac:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b60      	cmp	r3, #96	; 0x60
 80041b2:	d114      	bne.n	80041de <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80041b4:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80041b8:	61fb      	str	r3, [r7, #28]
 80041ba:	e010      	b.n	80041de <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c2:	d10c      	bne.n	80041de <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80041c4:	4b76      	ldr	r3, [pc, #472]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80041c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041ce:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041d6:	d102      	bne.n	80041de <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80041d8:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80041dc:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f040 80d6 	bne.w	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	2b40      	cmp	r3, #64	; 0x40
 80041ee:	d003      	beq.n	80041f8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041f6:	d13b      	bne.n	8004270 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80041f8:	4b69      	ldr	r3, [pc, #420]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004200:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004204:	f040 80c4 	bne.w	8004390 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 8004208:	4b65      	ldr	r3, [pc, #404]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 80bd 	beq.w	8004390 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004216:	4b62      	ldr	r3, [pc, #392]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	091b      	lsrs	r3, r3, #4
 800421c:	f003 030f 	and.w	r3, r3, #15
 8004220:	3301      	adds	r3, #1
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	fbb2 f3f3 	udiv	r3, r2, r3
 8004228:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800422a:	4b5d      	ldr	r3, [pc, #372]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	0a1b      	lsrs	r3, r3, #8
 8004230:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004234:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004236:	4b5a      	ldr	r3, [pc, #360]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	0edb      	lsrs	r3, r3, #27
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10a      	bne.n	800425e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004248:	4b55      	ldr	r3, [pc, #340]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8004254:	2311      	movs	r3, #17
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	e001      	b.n	800425e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800425a:	2307      	movs	r3, #7
 800425c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	fb02 f203 	mul.w	r2, r2, r3
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800426e:	e08f      	b.n	8004390 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d13a      	bne.n	80042ec <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004276:	4b4a      	ldr	r3, [pc, #296]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800427e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004282:	f040 8086 	bne.w	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 8004286:	4b46      	ldr	r3, [pc, #280]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d07f      	beq.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004292:	4b43      	ldr	r3, [pc, #268]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	091b      	lsrs	r3, r3, #4
 8004298:	f003 030f 	and.w	r3, r3, #15
 800429c:	3301      	adds	r3, #1
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80042a6:	4b3e      	ldr	r3, [pc, #248]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	0a1b      	lsrs	r3, r3, #8
 80042ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042b0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80042b2:	4b3b      	ldr	r3, [pc, #236]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	0edb      	lsrs	r3, r3, #27
 80042b8:	f003 031f 	and.w	r3, r3, #31
 80042bc:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10a      	bne.n	80042da <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80042c4:	4b36      	ldr	r3, [pc, #216]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80042d0:	2311      	movs	r3, #17
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	e001      	b.n	80042da <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80042d6:	2307      	movs	r3, #7
 80042d8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	fb02 f203 	mul.w	r2, r2, r3
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e8:	61fb      	str	r3, [r7, #28]
 80042ea:	e052      	b.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b80      	cmp	r3, #128	; 0x80
 80042f0:	d003      	beq.n	80042fa <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f8:	d109      	bne.n	800430e <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042fa:	4b29      	ldr	r3, [pc, #164]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004306:	d144      	bne.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 8004308:	4b26      	ldr	r3, [pc, #152]	; (80043a4 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800430a:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800430c:	e041      	b.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	2b20      	cmp	r3, #32
 8004312:	d003      	beq.n	800431c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800431a:	d13a      	bne.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800431c:	4b20      	ldr	r3, [pc, #128]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004324:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004328:	d133      	bne.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 800432a:	4b1d      	ldr	r3, [pc, #116]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d02d      	beq.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004336:	4b1a      	ldr	r3, [pc, #104]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	091b      	lsrs	r3, r3, #4
 800433c:	f003 030f 	and.w	r3, r3, #15
 8004340:	3301      	adds	r3, #1
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
 8004348:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800434a:	4b15      	ldr	r3, [pc, #84]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	0a1b      	lsrs	r3, r3, #8
 8004350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004354:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004356:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	0edb      	lsrs	r3, r3, #27
 800435c:	f003 031f 	and.w	r3, r3, #31
 8004360:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10a      	bne.n	800437e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004368:	4b0d      	ldr	r3, [pc, #52]	; (80043a0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8004374:	2311      	movs	r3, #17
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e001      	b.n	800437e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800437a:	2307      	movs	r3, #7
 800437c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	fb02 f203 	mul.w	r2, r2, r3
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	fbb2 f3f3 	udiv	r3, r2, r3
 800438c:	61fb      	str	r3, [r7, #28]
 800438e:	e000      	b.n	8004392 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004390:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004392:	69fb      	ldr	r3, [r7, #28]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3724      	adds	r7, #36	; 0x24
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40021000 	.word	0x40021000
 80043a4:	00f42400 	.word	0x00f42400

080043a8 <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	2b09      	cmp	r3, #9
 80043b6:	d901      	bls.n	80043bc <val2ascii+0x14>
		return 0xFF;
 80043b8:	23ff      	movs	r3, #255	; 0xff
 80043ba:	e002      	b.n	80043c2 <val2ascii+0x1a>
	}
	
	return 0x30+val;
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	3330      	adds	r3, #48	; 0x30
 80043c0:	b2db      	uxtb	r3, r3
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 80043d4:	1cfb      	adds	r3, r7, #3
 80043d6:	2201      	movs	r2, #1
 80043d8:	4619      	mov	r1, r3
 80043da:	2000      	movs	r0, #0
 80043dc:	f002 fafc 	bl	80069d8 <usart_recv>
 80043e0:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 80043e2:	78fb      	ldrb	r3, [r7, #3]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3708      	adds	r7, #8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 80043f6:	4b38      	ldr	r3, [pc, #224]	; (80044d8 <console_analysis+0xec>)
 80043f8:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	2b09      	cmp	r3, #9
 80043fe:	d004      	beq.n	800440a <console_analysis+0x1e>
 8004400:	2b0a      	cmp	r3, #10
 8004402:	d023      	beq.n	800444c <console_analysis+0x60>
 8004404:	2b08      	cmp	r3, #8
 8004406:	d061      	beq.n	80044cc <console_analysis+0xe0>
 8004408:	e052      	b.n	80044b0 <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send((uint8_t*)"\n");
 800440a:	4834      	ldr	r0, [pc, #208]	; (80044dc <console_analysis+0xf0>)
 800440c:	f000 f8be 	bl	800458c <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8004410:	2300      	movs	r3, #0
 8004412:	75fb      	strb	r3, [r7, #23]
 8004414:	e010      	b.n	8004438 <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 8004416:	7dfb      	ldrb	r3, [r7, #23]
 8004418:	3311      	adds	r3, #17
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4413      	add	r3, r2
 8004420:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f8b0 	bl	800458c <console_str_send>
				console_str_send((uint8_t*)"\n");
 800442c:	482b      	ldr	r0, [pc, #172]	; (80044dc <console_analysis+0xf0>)
 800442e:	f000 f8ad 	bl	800458c <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8004432:	7dfb      	ldrb	r3, [r7, #23]
 8004434:	3301      	adds	r3, #1
 8004436:	75fb      	strb	r3, [r7, #23]
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 800443e:	7dfa      	ldrb	r2, [r7, #23]
 8004440:	429a      	cmp	r2, r3
 8004442:	d3e8      	bcc.n	8004416 <console_analysis+0x2a>
			}
			console_str_send((uint8_t*)"\n");
 8004444:	4825      	ldr	r0, [pc, #148]	; (80044dc <console_analysis+0xf0>)
 8004446:	f000 f8a1 	bl	800458c <console_str_send>
			break;
 800444a:	e040      	b.n	80044ce <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	b2d1      	uxtb	r1, r2
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 800445c:	461a      	mov	r2, r3
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4413      	add	r3, r2
 8004462:	2200      	movs	r2, #0
 8004464:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 8004466:	2300      	movs	r3, #0
 8004468:	75fb      	strb	r3, [r7, #23]
 800446a:	e016      	b.n	800449a <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 800446c:	7dfb      	ldrb	r3, [r7, #23]
 800446e:	3311      	adds	r3, #17
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4413      	add	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1d5a      	adds	r2, r3, #5
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4619      	mov	r1, r3
 8004482:	4610      	mov	r0, r2
 8004484:	f7fb feba 	bl	80001fc <strcmp>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d102      	bne.n	8004494 <console_analysis+0xa8>
					cmd_info->func();
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8004494:	7dfb      	ldrb	r3, [r7, #23]
 8004496:	3301      	adds	r3, #1
 8004498:	75fb      	strb	r3, [r7, #23]
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80044a0:	7dfa      	ldrb	r2, [r7, #23]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d3e2      	bcc.n	800446c <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 80044ae:	e00e      	b.n	80044ce <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80044b6:	1c5a      	adds	r2, r3, #1
 80044b8:	b2d1      	uxtb	r1, r2
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80044c0:	461a      	mov	r2, r3
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	4413      	add	r3, r2
 80044c6:	79fa      	ldrb	r2, [r7, #7]
 80044c8:	715a      	strb	r2, [r3, #5]
			break;
 80044ca:	e000      	b.n	80044ce <console_analysis+0xe2>
			break;
 80044cc:	bf00      	nop
	}
	
	return;
 80044ce:	bf00      	nop
}
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	2004007c 	.word	0x2004007c
 80044dc:	080082e0 	.word	0x080082e0

080044e0 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 80044ea:	4b10      	ldr	r3, [pc, #64]	; (800452c <console_main+0x4c>)
 80044ec:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d102      	bne.n	80044fe <console_main+0x1e>
			console_str_send((uint8_t*)"command>");
 80044f8:	480d      	ldr	r0, [pc, #52]	; (8004530 <console_main+0x50>)
 80044fa:	f000 f847 	bl	800458c <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 80044fe:	f7ff ff66 	bl	80043ce <console_recv>
 8004502:	4603      	mov	r3, r0
 8004504:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8004506:	2300      	movs	r3, #0
 8004508:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 800450a:	7b3b      	ldrb	r3, [r7, #12]
 800450c:	2b0d      	cmp	r3, #13
 800450e:	d101      	bne.n	8004514 <console_main+0x34>
 8004510:	230a      	movs	r3, #10
 8004512:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8004514:	f107 030c 	add.w	r3, r7, #12
 8004518:	4618      	mov	r0, r3
 800451a:	f000 f837 	bl	800458c <console_str_send>
 800451e:	4603      	mov	r3, r0
 8004520:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8004522:	7b3b      	ldrb	r3, [r7, #12]
 8004524:	4618      	mov	r0, r3
 8004526:	f7ff ff61 	bl	80043ec <console_analysis>
		if (this->buf_idx == 0) {
 800452a:	e7e0      	b.n	80044ee <console_main+0xe>
 800452c:	2004007c 	.word	0x2004007c
 8004530:	080082e4 	.word	0x080082e4

08004534 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 800453a:	4b11      	ldr	r3, [pc, #68]	; (8004580 <console_init+0x4c>)
 800453c:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 800453e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8004542:	2100      	movs	r1, #0
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f003 fea6 	bl	8008296 <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 800454a:	2300      	movs	r3, #0
 800454c:	9301      	str	r3, [sp, #4]
 800454e:	2300      	movs	r3, #0
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004556:	2203      	movs	r2, #3
 8004558:	490a      	ldr	r1, [pc, #40]	; (8004584 <console_init+0x50>)
 800455a:	480b      	ldr	r0, [pc, #44]	; (8004588 <console_init+0x54>)
 800455c:	f003 fcae 	bl	8007ebc <kz_run>
 8004560:	4602      	mov	r2, r0
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 800456c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8004570:	2000      	movs	r0, #0
 8004572:	f002 f8e7 	bl	8006744 <usart_open>
 8004576:	6038      	str	r0, [r7, #0]
	
	return;
 8004578:	bf00      	nop
}
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	2004007c 	.word	0x2004007c
 8004584:	080082f0 	.word	0x080082f0
 8004588:	080044e1 	.word	0x080044e1

0800458c <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7fb fe3b 	bl	8000210 <strlen>
 800459a:	4603      	mov	r3, r0
 800459c:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 800459e:	7bfb      	ldrb	r3, [r7, #15]
 80045a0:	461a      	mov	r2, r3
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	2000      	movs	r0, #0
 80045a6:	f002 f99f 	bl	80068e8 <usart_send>
 80045aa:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	b2db      	uxtb	r3, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	4603      	mov	r3, r0
 80045c0:	71fb      	strb	r3, [r7, #7]
	uint8_t len;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 80045c2:	f107 030c 	add.w	r3, r7, #12
 80045c6:	2204      	movs	r2, #4
 80045c8:	2100      	movs	r1, #0
 80045ca:	4618      	mov	r0, r3
 80045cc:	f003 fe63 	bl	8008296 <memset>
	
	// 
	hundreds = data/100;
 80045d0:	79fb      	ldrb	r3, [r7, #7]
 80045d2:	4a33      	ldr	r2, [pc, #204]	; (80046a0 <console_val_send+0xe8>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	095b      	lsrs	r3, r3, #5
 80045da:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 80045dc:	79fa      	ldrb	r2, [r7, #7]
 80045de:	7dfb      	ldrb	r3, [r7, #23]
 80045e0:	f06f 0163 	mvn.w	r1, #99	; 0x63
 80045e4:	fb01 f303 	mul.w	r3, r1, r3
 80045e8:	4413      	add	r3, r2
 80045ea:	4a2e      	ldr	r2, [pc, #184]	; (80046a4 <console_val_send+0xec>)
 80045ec:	fb82 1203 	smull	r1, r2, r2, r3
 80045f0:	1092      	asrs	r2, r2, #2
 80045f2:	17db      	asrs	r3, r3, #31
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 80045f8:	7dfb      	ldrb	r3, [r7, #23]
 80045fa:	461a      	mov	r2, r3
 80045fc:	0092      	lsls	r2, r2, #2
 80045fe:	441a      	add	r2, r3
 8004600:	00d2      	lsls	r2, r2, #3
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	b2da      	uxtb	r2, r3
 8004608:	7dbb      	ldrb	r3, [r7, #22]
 800460a:	4619      	mov	r1, r3
 800460c:	0149      	lsls	r1, r1, #5
 800460e:	1ac9      	subs	r1, r1, r3
 8004610:	0089      	lsls	r1, r1, #2
 8004612:	1acb      	subs	r3, r1, r3
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	b2db      	uxtb	r3, r3
 8004618:	4413      	add	r3, r2
 800461a:	b2da      	uxtb	r2, r3
 800461c:	79fb      	ldrb	r3, [r7, #7]
 800461e:	4413      	add	r3, r2
 8004620:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 8004622:	7dfb      	ldrb	r3, [r7, #23]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d014      	beq.n	8004652 <console_val_send+0x9a>
		len = 4;
 8004628:	2304      	movs	r3, #4
 800462a:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(hundreds);
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff feba 	bl	80043a8 <val2ascii>
 8004634:	4603      	mov	r3, r0
 8004636:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 8004638:	7dbb      	ldrb	r3, [r7, #22]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff feb4 	bl	80043a8 <val2ascii>
 8004640:	4603      	mov	r3, r0
 8004642:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 8004644:	7d7b      	ldrb	r3, [r7, #21]
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff feae 	bl	80043a8 <val2ascii>
 800464c:	4603      	mov	r3, r0
 800464e:	73bb      	strb	r3, [r7, #14]
 8004650:	e019      	b.n	8004686 <console_val_send+0xce>
	// 2?
	} else if (tens_place != 0) {
 8004652:	7dbb      	ldrb	r3, [r7, #22]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00e      	beq.n	8004676 <console_val_send+0xbe>
		len = 3;
 8004658:	2303      	movs	r3, #3
 800465a:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(tens_place);
 800465c:	7dbb      	ldrb	r3, [r7, #22]
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff fea2 	bl	80043a8 <val2ascii>
 8004664:	4603      	mov	r3, r0
 8004666:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 8004668:	7d7b      	ldrb	r3, [r7, #21]
 800466a:	4618      	mov	r0, r3
 800466c:	f7ff fe9c 	bl	80043a8 <val2ascii>
 8004670:	4603      	mov	r3, r0
 8004672:	737b      	strb	r3, [r7, #13]
 8004674:	e007      	b.n	8004686 <console_val_send+0xce>
	// 1H
	} else {
		len = 2;
 8004676:	2302      	movs	r3, #2
 8004678:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(ones_place);
 800467a:	7d7b      	ldrb	r3, [r7, #21]
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff fe93 	bl	80043a8 <val2ascii>
 8004682:	4603      	mov	r3, r0
 8004684:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 8004686:	f107 030c 	add.w	r3, r7, #12
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff ff7e 	bl	800458c <console_str_send>
 8004690:	4603      	mov	r3, r0
 8004692:	613b      	str	r3, [r7, #16]
	
	return ret;
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	b2db      	uxtb	r3, r3
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	51eb851f 	.word	0x51eb851f
 80046a4:	66666667 	.word	0x66666667

080046a8 <console_set_command>:
	return ret;
}

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d102      	bne.n	80046bc <console_set_command+0x14>
		return -1;
 80046b6:	f04f 33ff 	mov.w	r3, #4294967295
 80046ba:	e028      	b.n	800470e <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 80046bc:	4b17      	ldr	r3, [pc, #92]	; (800471c <console_set_command+0x74>)
 80046be:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80046c6:	2b1f      	cmp	r3, #31
 80046c8:	d902      	bls.n	80046d0 <console_set_command+0x28>
		return -1;
 80046ca:	f04f 33ff 	mov.w	r3, #4294967295
 80046ce:	e01e      	b.n	800470e <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80046d6:	461a      	mov	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6819      	ldr	r1, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	3211      	adds	r2, #17
 80046e0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80046ea:	4618      	mov	r0, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	68f9      	ldr	r1, [r7, #12]
 80046f2:	f100 0311 	add.w	r3, r0, #17
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	440b      	add	r3, r1
 80046fa:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8004702:	3301      	adds	r3, #1
 8004704:	b2da      	uxtb	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	2004007c 	.word	0x2004007c

08004720 <sound_app_play_beep>:
	return;
}

// 
int32_t sound_app_play_beep(uint32_t play_info)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8004728:	4b0f      	ldr	r3, [pc, #60]	; (8004768 <sound_app_play_beep+0x48>)
 800472a:	60fb      	str	r3, [r7, #12]
	SOUND_APP_MSG *msg;
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d102      	bne.n	800473a <sound_app_play_beep+0x1a>
		return -1;
 8004734:	f04f 33ff 	mov.w	r3, #4294967295
 8004738:	e011      	b.n	800475e <sound_app_play_beep+0x3e>
	}
	
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 800473a:	2008      	movs	r0, #8
 800473c:	f003 fc0f 	bl	8007f5e <kz_kmalloc>
 8004740:	60b8      	str	r0, [r7, #8]
	msg->msg_type = EVENT_SOUND_STA_BEEP;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	2201      	movs	r2, #1
 8004746:	601a      	str	r2, [r3, #0]
	msg->msg_data = play_info;
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	605a      	str	r2, [r3, #4]
	
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	7a1b      	ldrb	r3, [r3, #8]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	2108      	movs	r1, #8
 8004756:	4618      	mov	r0, r3
 8004758:	f003 fc29 	bl	8007fae <kz_send>
 800475c:	4603      	mov	r3, r0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20040208 	.word	0x20040208

0800476c <sound_app_cmd_beep_1000ms>:
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
}

// 
static void sound_app_cmd_beep_1000ms(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
	// 1000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_1000ms | BEEP_PLAY_1KHZ);
 8004770:	4802      	ldr	r0, [pc, #8]	; (800477c <sound_app_cmd_beep_1000ms+0x10>)
 8004772:	f7ff ffd5 	bl	8004720 <sound_app_play_beep>
}
 8004776:	bf00      	nop
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	000103e8 	.word	0x000103e8

08004780 <sound_app_cmd_beep_3000ms>:

// 
static void sound_app_cmd_beep_3000ms(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
	// 3000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_3000ms | BEEP_PLAY_1KHZ);
 8004784:	4802      	ldr	r0, [pc, #8]	; (8004790 <sound_app_cmd_beep_3000ms+0x10>)
 8004786:	f7ff ffcb 	bl	8004720 <sound_app_play_beep>
}
 800478a:	bf00      	nop
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	00010bb8 	.word	0x00010bb8

08004794 <sound_app_cmd_beep_0kHz>:

// 
static void sound_app_cmd_beep_0kHz(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
	// 3000msbeep
	sound_app_play_beep(BEEP_PLAY_TIME_1000ms | BEEP_PLAY_0KHZ);
 8004798:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800479c:	f7ff ffc0 	bl	8004720 <sound_app_play_beep>
}
 80047a0:	bf00      	nop
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <sound_app_cmd_stop>:

// 
static void sound_app_cmd_stop(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
	SOUND_APP_CTL *this = &sound_app_ctl;
 80047aa:	4b0b      	ldr	r3, [pc, #44]	; (80047d8 <sound_app_cmd_stop+0x34>)
 80047ac:	607b      	str	r3, [r7, #4]
	SOUND_APP_MSG *msg;
	
	// 
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 80047ae:	2008      	movs	r0, #8
 80047b0:	f003 fbd5 	bl	8007f5e <kz_kmalloc>
 80047b4:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_SOUND_STP;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2202      	movs	r2, #2
 80047ba:	601a      	str	r2, [r3, #0]
	msg->msg_data = 0;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	2200      	movs	r2, #0
 80047c0:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	7a1b      	ldrb	r3, [r3, #8]
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	2108      	movs	r1, #8
 80047ca:	4618      	mov	r0, r3
 80047cc:	f003 fbef 	bl	8007fae <kz_send>
}
 80047d0:	bf00      	nop
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	20040208 	.word	0x20040208

080047dc <sound_app_set_cmd>:

// 
void sound_app_set_cmd(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "sound beep 1000ms";
 80047e2:	4b12      	ldr	r3, [pc, #72]	; (800482c <sound_app_set_cmd+0x50>)
 80047e4:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_1000ms;
 80047e6:	4b12      	ldr	r3, [pc, #72]	; (8004830 <sound_app_set_cmd+0x54>)
 80047e8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80047ea:	463b      	mov	r3, r7
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7ff ff5b 	bl	80046a8 <console_set_command>
	cmd.input = "sound beep 3000ms";
 80047f2:	4b10      	ldr	r3, [pc, #64]	; (8004834 <sound_app_set_cmd+0x58>)
 80047f4:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_3000ms;
 80047f6:	4b10      	ldr	r3, [pc, #64]	; (8004838 <sound_app_set_cmd+0x5c>)
 80047f8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80047fa:	463b      	mov	r3, r7
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff ff53 	bl	80046a8 <console_set_command>
	cmd.input = "sound 0kHz";
 8004802:	4b0e      	ldr	r3, [pc, #56]	; (800483c <sound_app_set_cmd+0x60>)
 8004804:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_0kHz;
 8004806:	4b0e      	ldr	r3, [pc, #56]	; (8004840 <sound_app_set_cmd+0x64>)
 8004808:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 800480a:	463b      	mov	r3, r7
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff ff4b 	bl	80046a8 <console_set_command>
	cmd.input = "sound stop";
 8004812:	4b0c      	ldr	r3, [pc, #48]	; (8004844 <sound_app_set_cmd+0x68>)
 8004814:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_stop;
 8004816:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <sound_app_set_cmd+0x6c>)
 8004818:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 800481a:	463b      	mov	r3, r7
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff ff43 	bl	80046a8 <console_set_command>
}
 8004822:	bf00      	nop
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	080083d4 	.word	0x080083d4
 8004830:	0800476d 	.word	0x0800476d
 8004834:	080083e8 	.word	0x080083e8
 8004838:	08004781 	.word	0x08004781
 800483c:	080083fc 	.word	0x080083fc
 8004840:	08004795 	.word	0x08004795
 8004844:	08008408 	.word	0x08008408
 8004848:	080047a5 	.word	0x080047a5

0800484c <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
	while(1) {} ;
 8004850:	e7fe      	b.n	8004850 <Error_Handler+0x4>

08004852 <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b096      	sub	sp, #88	; 0x58
 8004856:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004858:	f107 0314 	add.w	r3, r7, #20
 800485c:	2244      	movs	r2, #68	; 0x44
 800485e:	2100      	movs	r1, #0
 8004860:	4618      	mov	r0, r3
 8004862:	f003 fd18 	bl	8008296 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004866:	463b      	mov	r3, r7
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	605a      	str	r2, [r3, #4]
 800486e:	609a      	str	r2, [r3, #8]
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004874:	2000      	movs	r0, #0
 8004876:	f7fd fabb 	bl	8001df0 <HAL_PWREx_ControlVoltageScaling>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <SystemClock_Config+0x32>
	{
		Error_Handler();
 8004880:	f7ff ffe4 	bl	800484c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8004884:	2318      	movs	r3, #24
 8004886:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004888:	2301      	movs	r3, #1
 800488a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800488c:	2301      	movs	r3, #1
 800488e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8004890:	2300      	movs	r3, #0
 8004892:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004894:	2360      	movs	r3, #96	; 0x60
 8004896:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004898:	2302      	movs	r3, #2
 800489a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800489c:	2301      	movs	r3, #1
 800489e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80048a0:	2301      	movs	r3, #1
 80048a2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 80048a4:	233c      	movs	r3, #60	; 0x3c
 80048a6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048a8:	2302      	movs	r3, #2
 80048aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80048ac:	2302      	movs	r3, #2
 80048ae:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80048b0:	2302      	movs	r3, #2
 80048b2:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048b4:	f107 0314 	add.w	r3, r7, #20
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7fd fb4d 	bl	8001f58 <HAL_RCC_OscConfig>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <SystemClock_Config+0x76>
	{
		Error_Handler();
 80048c4:	f7ff ffc2 	bl	800484c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048c8:	230f      	movs	r3, #15
 80048ca:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048cc:	2303      	movs	r3, #3
 80048ce:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80048d8:	2300      	movs	r3, #0
 80048da:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80048dc:	463b      	mov	r3, r7
 80048de:	2105      	movs	r1, #5
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fd fe8b 	bl	80025fc <HAL_RCC_ClockConfig>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 80048ec:	f7ff ffae 	bl	800484c <Error_Handler>
	}
}
 80048f0:	bf00      	nop
 80048f2:	3758      	adds	r7, #88	; 0x58
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b0c0      	sub	sp, #256	; 0x100
 80048fc:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048fe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004902:	2294      	movs	r2, #148	; 0x94
 8004904:	2100      	movs	r1, #0
 8004906:	4618      	mov	r0, r3
 8004908:	f003 fcc5 	bl	8008296 <memset>
	
	// 
	SystemClock_Config();
 800490c:	f7ff ffa1 	bl	8004852 <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004910:	2340      	movs	r3, #64	; 0x40
 8004912:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004914:	2300      	movs	r3, #0
 8004916:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800491a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800491e:	4618      	mov	r0, r3
 8004920:	f7fe f910 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <periferal_clock_init+0x36>
	{
		Error_Handler();
 800492a:	f7ff ff8f 	bl	800484c <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800492e:	2380      	movs	r3, #128	; 0x80
 8004930:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004932:	2300      	movs	r3, #0
 8004934:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004938:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800493c:	4618      	mov	r0, r3
 800493e:	f7fe f901 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <periferal_clock_init+0x54>
	{
		Error_Handler();
 8004948:	f7ff ff80 	bl	800484c <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800494c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004950:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8004952:	2300      	movs	r3, #0
 8004954:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004958:	2301      	movs	r3, #1
 800495a:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800495c:	2302      	movs	r3, #2
 800495e:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8004960:	230c      	movs	r3, #12
 8004962:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8004964:	2302      	movs	r3, #2
 8004966:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004968:	2302      	movs	r3, #2
 800496a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800496e:	2302      	movs	r3, #2
 8004970:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004974:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800497c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004980:	4618      	mov	r0, r3
 8004982:	f7fe f8df 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <periferal_clock_init+0x98>
	{
		Error_Handler();
 800498c:	f7ff ff5e 	bl	800484c <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8004990:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004994:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8004996:	2300      	movs	r3, #0
 8004998:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800499c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7fe f8cf 	bl	8002b44 <HAL_RCCEx_PeriphCLKConfig>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <periferal_clock_init+0xb8>
	{
		Error_Handler();
 80049ac:	f7ff ff4e 	bl	800484c <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 80049b0:	4a98      	ldr	r2, [pc, #608]	; (8004c14 <periferal_clock_init+0x31c>)
 80049b2:	4b98      	ldr	r3, [pc, #608]	; (8004c14 <periferal_clock_init+0x31c>)
 80049b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049ba:	6613      	str	r3, [r2, #96]	; 0x60
 80049bc:	4b95      	ldr	r3, [pc, #596]	; (8004c14 <periferal_clock_init+0x31c>)
 80049be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80049c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 80049c8:	4a92      	ldr	r2, [pc, #584]	; (8004c14 <periferal_clock_init+0x31c>)
 80049ca:	4b92      	ldr	r3, [pc, #584]	; (8004c14 <periferal_clock_init+0x31c>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049d2:	6593      	str	r3, [r2, #88]	; 0x58
 80049d4:	4b8f      	ldr	r3, [pc, #572]	; (8004c14 <periferal_clock_init+0x31c>)
 80049d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049dc:	667b      	str	r3, [r7, #100]	; 0x64
 80049de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 80049e0:	4a8c      	ldr	r2, [pc, #560]	; (8004c14 <periferal_clock_init+0x31c>)
 80049e2:	4b8c      	ldr	r3, [pc, #560]	; (8004c14 <periferal_clock_init+0x31c>)
 80049e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049ea:	6593      	str	r3, [r2, #88]	; 0x58
 80049ec:	4b89      	ldr	r3, [pc, #548]	; (8004c14 <periferal_clock_init+0x31c>)
 80049ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049f4:	663b      	str	r3, [r7, #96]	; 0x60
 80049f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 80049f8:	4a86      	ldr	r2, [pc, #536]	; (8004c14 <periferal_clock_init+0x31c>)
 80049fa:	4b86      	ldr	r3, [pc, #536]	; (8004c14 <periferal_clock_init+0x31c>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a02:	6593      	str	r3, [r2, #88]	; 0x58
 8004a04:	4b83      	ldr	r3, [pc, #524]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8004a10:	4a80      	ldr	r2, [pc, #512]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a12:	4b80      	ldr	r3, [pc, #512]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a1a:	6593      	str	r3, [r2, #88]	; 0x58
 8004a1c:	4b7d      	ldr	r3, [pc, #500]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a24:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8004a28:	4a7a      	ldr	r2, [pc, #488]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a2a:	4b7a      	ldr	r3, [pc, #488]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a32:	6613      	str	r3, [r2, #96]	; 0x60
 8004a34:	4b77      	ldr	r3, [pc, #476]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a3c:	657b      	str	r3, [r7, #84]	; 0x54
 8004a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 8004a40:	4a74      	ldr	r2, [pc, #464]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a42:	4b74      	ldr	r3, [pc, #464]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a4c:	4b71      	ldr	r3, [pc, #452]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a54:	653b      	str	r3, [r7, #80]	; 0x50
 8004a56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8004a58:	4a6e      	ldr	r2, [pc, #440]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a5a:	4b6e      	ldr	r3, [pc, #440]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a62:	6513      	str	r3, [r2, #80]	; 0x50
 8004a64:	4b6b      	ldr	r3, [pc, #428]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 8004a70:	4a68      	ldr	r2, [pc, #416]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a72:	4b68      	ldr	r3, [pc, #416]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a7a:	6513      	str	r3, [r2, #80]	; 0x50
 8004a7c:	4b65      	ldr	r3, [pc, #404]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a84:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8004a88:	4a62      	ldr	r2, [pc, #392]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a8a:	4b62      	ldr	r3, [pc, #392]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8e:	f043 0301 	orr.w	r3, r3, #1
 8004a92:	6593      	str	r3, [r2, #88]	; 0x58
 8004a94:	4b5f      	ldr	r3, [pc, #380]	; (8004c14 <periferal_clock_init+0x31c>)
 8004a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	647b      	str	r3, [r7, #68]	; 0x44
 8004a9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8004aa0:	4a5c      	ldr	r2, [pc, #368]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aa2:	4b5c      	ldr	r3, [pc, #368]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa6:	f043 0302 	orr.w	r3, r3, #2
 8004aaa:	6593      	str	r3, [r2, #88]	; 0x58
 8004aac:	4b59      	ldr	r3, [pc, #356]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	643b      	str	r3, [r7, #64]	; 0x40
 8004ab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8004ab8:	4a56      	ldr	r2, [pc, #344]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aba:	4b56      	ldr	r3, [pc, #344]	; (8004c14 <periferal_clock_init+0x31c>)
 8004abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004abe:	f043 0304 	orr.w	r3, r3, #4
 8004ac2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ac4:	4b53      	ldr	r3, [pc, #332]	; (8004c14 <periferal_clock_init+0x31c>)
 8004ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8004ad0:	4a50      	ldr	r2, [pc, #320]	; (8004c14 <periferal_clock_init+0x31c>)
 8004ad2:	4b50      	ldr	r3, [pc, #320]	; (8004c14 <periferal_clock_init+0x31c>)
 8004ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad6:	f043 0308 	orr.w	r3, r3, #8
 8004ada:	6593      	str	r3, [r2, #88]	; 0x58
 8004adc:	4b4d      	ldr	r3, [pc, #308]	; (8004c14 <periferal_clock_init+0x31c>)
 8004ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae0:	f003 0308 	and.w	r3, r3, #8
 8004ae4:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8004ae8:	4a4a      	ldr	r2, [pc, #296]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aea:	4b4a      	ldr	r3, [pc, #296]	; (8004c14 <periferal_clock_init+0x31c>)
 8004aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af2:	6613      	str	r3, [r2, #96]	; 0x60
 8004af4:	4b47      	ldr	r3, [pc, #284]	; (8004c14 <periferal_clock_init+0x31c>)
 8004af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004afc:	637b      	str	r3, [r7, #52]	; 0x34
 8004afe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8004b00:	4a44      	ldr	r2, [pc, #272]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b02:	4b44      	ldr	r3, [pc, #272]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b0a:	6613      	str	r3, [r2, #96]	; 0x60
 8004b0c:	4b41      	ldr	r3, [pc, #260]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b14:	633b      	str	r3, [r7, #48]	; 0x30
 8004b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8004b18:	4a3e      	ldr	r2, [pc, #248]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b1a:	4b3e      	ldr	r3, [pc, #248]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b22:	6613      	str	r3, [r2, #96]	; 0x60
 8004b24:	4b3b      	ldr	r3, [pc, #236]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 8004b30:	4a38      	ldr	r2, [pc, #224]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b32:	4b38      	ldr	r3, [pc, #224]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	6493      	str	r3, [r2, #72]	; 0x48
 8004b3c:	4b35      	ldr	r3, [pc, #212]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8004b48:	4a32      	ldr	r2, [pc, #200]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b4a:	4b32      	ldr	r3, [pc, #200]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b4e:	f043 0304 	orr.w	r3, r3, #4
 8004b52:	6493      	str	r3, [r2, #72]	; 0x48
 8004b54:	4b2f      	ldr	r3, [pc, #188]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8004b60:	4a2c      	ldr	r2, [pc, #176]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b62:	4b2c      	ldr	r3, [pc, #176]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b6a:	6593      	str	r3, [r2, #88]	; 0x58
 8004b6c:	4b29      	ldr	r3, [pc, #164]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b74:	623b      	str	r3, [r7, #32]
 8004b76:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004b78:	4a26      	ldr	r2, [pc, #152]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b7a:	4b26      	ldr	r3, [pc, #152]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7e:	f043 0301 	orr.w	r3, r3, #1
 8004b82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b84:	4b23      	ldr	r3, [pc, #140]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	61fb      	str	r3, [r7, #28]
 8004b8e:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004b90:	4a20      	ldr	r2, [pc, #128]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b92:	4b20      	ldr	r3, [pc, #128]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b96:	f043 0302 	orr.w	r3, r3, #2
 8004b9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b9c:	4b1d      	ldr	r3, [pc, #116]	; (8004c14 <periferal_clock_init+0x31c>)
 8004b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	61bb      	str	r3, [r7, #24]
 8004ba6:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004ba8:	4a1a      	ldr	r2, [pc, #104]	; (8004c14 <periferal_clock_init+0x31c>)
 8004baa:	4b1a      	ldr	r3, [pc, #104]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bae:	f043 0304 	orr.w	r3, r3, #4
 8004bb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bb4:	4b17      	ldr	r3, [pc, #92]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb8:	f003 0304 	and.w	r3, r3, #4
 8004bbc:	617b      	str	r3, [r7, #20]
 8004bbe:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004bc0:	4a14      	ldr	r2, [pc, #80]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bc2:	4b14      	ldr	r3, [pc, #80]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bc6:	f043 0308 	orr.w	r3, r3, #8
 8004bca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bcc:	4b11      	ldr	r3, [pc, #68]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	613b      	str	r3, [r7, #16]
 8004bd6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004bd8:	4a0e      	ldr	r2, [pc, #56]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bda:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bde:	f043 0310 	orr.w	r3, r3, #16
 8004be2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004be4:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <periferal_clock_init+0x31c>)
 8004be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be8:	f003 0310 	and.w	r3, r3, #16
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004bf0:	4a08      	ldr	r2, [pc, #32]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bf2:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf6:	f043 0320 	orr.w	r3, r3, #32
 8004bfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bfc:	4b05      	ldr	r3, [pc, #20]	; (8004c14 <periferal_clock_init+0x31c>)
 8004bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c00:	f003 0320 	and.w	r3, r3, #32
 8004c04:	60bb      	str	r3, [r7, #8]
 8004c06:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004c08:	4a02      	ldr	r2, [pc, #8]	; (8004c14 <periferal_clock_init+0x31c>)
 8004c0a:	4b02      	ldr	r3, [pc, #8]	; (8004c14 <periferal_clock_init+0x31c>)
 8004c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c12:	e001      	b.n	8004c18 <periferal_clock_init+0x320>
 8004c14:	40021000 	.word	0x40021000
 8004c18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c1a:	4b06      	ldr	r3, [pc, #24]	; (8004c34 <periferal_clock_init+0x33c>)
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c22:	607b      	str	r3, [r7, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
	
	HAL_PWREx_EnableVddIO2();
 8004c26:	f7fd f987 	bl	8001f38 <HAL_PWREx_EnableVddIO2>
 8004c2a:	bf00      	nop
 8004c2c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40021000 	.word	0x40021000

08004c38 <bt_dev_msg_connected>:
	{BT_BAUDRATE_115200, "baudrate = 11520\n"},
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8004c40:	4803      	ldr	r0, [pc, #12]	; (8004c50 <bt_dev_msg_connected+0x18>)
 8004c42:	f7ff fca3 	bl	800458c <console_str_send>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	0800843c 	.word	0x0800843c

08004c54 <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 8004c5c:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <bt_dev_msg_unconnected+0x24>)
 8004c5e:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8004c60:	4806      	ldr	r0, [pc, #24]	; (8004c7c <bt_dev_msg_unconnected+0x28>)
 8004c62:	f7ff fc93 	bl	800458c <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8004c6e:	bf00      	nop
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	2006f038 	.word	0x2006f038
 8004c7c:	0800845c 	.word	0x0800845c

08004c80 <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8004c86:	4b0d      	ldr	r3, [pc, #52]	; (8004cbc <bt_dev_connected+0x3c>)
 8004c88:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004c8a:	2010      	movs	r0, #16
 8004c8c:	f003 f967 	bl	8007f5e <kz_kmalloc>
 8004c90:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	220c      	movs	r2, #12
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f003 faf8 	bl	8008296 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	7d1b      	ldrb	r3, [r3, #20]
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	2110      	movs	r1, #16
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f003 f97d 	bl	8007fae <kz_send>
}
 8004cb4:	bf00      	nop
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	2006f038 	.word	0x2006f038

08004cc0 <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8004cc6:	4b0d      	ldr	r3, [pc, #52]	; (8004cfc <bt_dev_unconnected+0x3c>)
 8004cc8:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004cca:	2010      	movs	r0, #16
 8004ccc:	f003 f947 	bl	8007f5e <kz_kmalloc>
 8004cd0:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	3304      	adds	r3, #4
 8004cdc:	220c      	movs	r2, #12
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f003 fad8 	bl	8008296 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	7d1b      	ldrb	r3, [r3, #20]
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	2110      	movs	r1, #16
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f003 f95d 	bl	8007fae <kz_send>
}
 8004cf4:	bf00      	nop
 8004cf6:	3708      	adds	r7, #8
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	2006f038 	.word	0x2006f038

08004d00 <bt_dev_msg_check_sts>:

// 
static void bt_dev_msg_check_sts(int argc, char *argv[])
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004d0a:	4b22      	ldr	r3, [pc, #136]	; (8004d94 <bt_dev_msg_check_sts+0x94>)
 8004d0c:	60fb      	str	r3, [r7, #12]
	GPIO_PinState status = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	72fb      	strb	r3, [r7, #11]
	
	// 
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 8004d12:	2108      	movs	r1, #8
 8004d14:	4820      	ldr	r0, [pc, #128]	; (8004d98 <bt_dev_msg_check_sts+0x98>)
 8004d16:	f7fb fd63 	bl	80007e0 <HAL_GPIO_ReadPin>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	72fb      	strb	r3, [r7, #11]
	
	// 
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d24:	7afa      	ldrb	r2, [r7, #11]
 8004d26:	68f9      	ldr	r1, [r7, #12]
 8004d28:	f891 121c 	ldrb.w	r1, [r1, #540]	; 0x21c
 8004d2c:	408a      	lsls	r2, r1
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	
	// 
	this->check_sts_cnt++;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004d4c:	2b0f      	cmp	r3, #15
 8004d4e:	d91c      	bls.n	8004d8a <bt_dev_msg_check_sts+0x8a>
		return;
	}
	
	// 
	this->check_sts_cnt = 0;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	// 
	if (this->con_sts_bmp == BT_CONNECTED) {
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004d5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d106      	bne.n	8004d74 <bt_dev_msg_check_sts+0x74>
		// 
		if (this->state != ST_CONNECTED) {
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d008      	beq.n	8004d80 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_connected();
 8004d6e:	f7ff ff87 	bl	8004c80 <bt_dev_connected>
 8004d72:	e005      	b.n	8004d80 <bt_dev_msg_check_sts+0x80>
		}
	// 
	} else {
		// 
		if (this->state != ST_DISCONNECTED) {
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2b03      	cmp	r3, #3
 8004d7a:	d001      	beq.n	8004d80 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_unconnected();
 8004d7c:	f7ff ffa0 	bl	8004cc0 <bt_dev_unconnected>
		}
	}
	
	// 
	this->con_sts_bmp = 0U;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8004d88:	e000      	b.n	8004d8c <bt_dev_msg_check_sts+0x8c>
		return;
 8004d8a:	bf00      	nop

}
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	2006f038 	.word	0x2006f038
 8004d98:	48001800 	.word	0x48001800

08004d9c <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	461a      	mov	r2, r3
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	2001      	movs	r0, #1
 8004db0:	f001 fd9a 	bl	80068e8 <usart_send>
 8004db4:	60f8      	str	r0, [r7, #12]
	
	return ret;
 8004db6:	68fb      	ldr	r3, [r7, #12]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8004dcc:	4b06      	ldr	r3, [pc, #24]	; (8004de8 <cmd_check+0x28>)
 8004dce:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8004dd0:	2202      	movs	r2, #2
 8004dd2:	68f9      	ldr	r1, [r7, #12]
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	f001 fd87 	bl	80068e8 <usart_send>
 8004dda:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004ddc:	68bb      	ldr	r3, [r7, #8]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	08008480 	.word	0x08008480

08004dec <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8004df8:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <cmd_version+0x28>)
 8004dfa:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8004dfc:	220a      	movs	r2, #10
 8004dfe:	68f9      	ldr	r1, [r7, #12]
 8004e00:	2001      	movs	r0, #1
 8004e02:	f001 fd71 	bl	80068e8 <usart_send>
 8004e06:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004e08:	68bb      	ldr	r3, [r7, #8]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	08008484 	.word	0x08008484

08004e18 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8004e24:	4b0b      	ldr	r3, [pc, #44]	; (8004e54 <cmd_name+0x3c>)
 8004e26:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8004e28:	2207      	movs	r2, #7
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	2001      	movs	r0, #1
 8004e2e:	f001 fd5b 	bl	80068e8 <usart_send>
 8004e32:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3a:	d006      	beq.n	8004e4a <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	2001      	movs	r0, #1
 8004e44:	f001 fd50 	bl	80068e8 <usart_send>
 8004e48:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	08008490 	.word	0x08008490

08004e58 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char cmd[8];
	
	// sizi1
	if (size != 1) {
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d002      	beq.n	8004e70 <cmd_baudrate+0x18>
		return -1;
 8004e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6e:	e01f      	b.n	8004eb0 <cmd_baudrate+0x58>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d803      	bhi.n	8004e80 <cmd_baudrate+0x28>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d102      	bne.n	8004e86 <cmd_baudrate+0x2e>
		return -1;
 8004e80:	f04f 33ff 	mov.w	r3, #4294967295
 8004e84:	e014      	b.n	8004eb0 <cmd_baudrate+0x58>
	}
	
	// 
	memcpy(cmd, "AT+BAUD", 7);
 8004e86:	f107 030c 	add.w	r3, r7, #12
 8004e8a:	2207      	movs	r2, #7
 8004e8c:	490a      	ldr	r1, [pc, #40]	; (8004eb8 <cmd_baudrate+0x60>)
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f003 f9f6 	bl	8008280 <memcpy>
	
	// 
	cmd[7] = *data + 0x30;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	3330      	adds	r3, #48	; 0x30
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	74fb      	strb	r3, [r7, #19]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 8004e9e:	f107 030c 	add.w	r3, r7, #12
 8004ea2:	2208      	movs	r2, #8
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	2001      	movs	r0, #1
 8004ea8:	f001 fd1e 	bl	80068e8 <usart_send>
 8004eac:	6178      	str	r0, [r7, #20]
	
	return ret;
 8004eae:	697b      	ldr	r3, [r7, #20]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	08008498 	.word	0x08008498

08004ebc <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8004ec8:	4b0e      	ldr	r3, [pc, #56]	; (8004f04 <cmd_pin+0x48>)
 8004eca:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d002      	beq.n	8004ed8 <cmd_pin+0x1c>
		return -1;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed6:	e011      	b.n	8004efc <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 8004ed8:	2206      	movs	r2, #6
 8004eda:	68b9      	ldr	r1, [r7, #8]
 8004edc:	2001      	movs	r0, #1
 8004ede:	f001 fd03 	bl	80068e8 <usart_send>
 8004ee2:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eea:	d006      	beq.n	8004efa <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 8004eec:	78fb      	ldrb	r3, [r7, #3]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	f001 fcf8 	bl	80068e8 <usart_send>
 8004ef8:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004efa:	68fb      	ldr	r3, [r7, #12]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	080084a0 	.word	0x080084a0

08004f08 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 8004f14:	4b0e      	ldr	r3, [pc, #56]	; (8004f50 <bt_dev_msg_send+0x48>)
 8004f16:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4b0d      	ldr	r3, [pc, #52]	; (8004f54 <bt_dev_msg_send+0x4c>)
 8004f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	6850      	ldr	r0, [r2, #4]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	7a12      	ldrb	r2, [r2, #8]
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	4798      	blx	r3
 8004f30:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d002      	beq.n	8004f3e <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004f38:	4807      	ldr	r0, [pc, #28]	; (8004f58 <bt_dev_msg_send+0x50>)
 8004f3a:	f7ff fb27 	bl	800458c <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8004f46:	bf00      	nop
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	2006f038 	.word	0x2006f038
 8004f54:	20040000 	.word	0x20040000
 8004f58:	080084a8 	.word	0x080084a8

08004f5c <bt_dev_cmd_connect_check>:
}

// 
// 
static void bt_dev_cmd_connect_check(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b082      	sub	sp, #8
 8004f60:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8004f62:	2301      	movs	r3, #1
 8004f64:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_CHECK, &dmy_data, dmy_size);
 8004f66:	79fa      	ldrb	r2, [r7, #7]
 8004f68:	1dbb      	adds	r3, r7, #6
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	2001      	movs	r0, #1
 8004f6e:	f000 f971 	bl	8005254 <bt_dev_send>
}
 8004f72:	bf00      	nop
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <bt_dev_cmd_version>:

// 
static void bt_dev_cmd_version(void)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8004f80:	2301      	movs	r3, #1
 8004f82:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_VERSION, &dmy_data, dmy_size);
 8004f84:	79fa      	ldrb	r2, [r7, #7]
 8004f86:	1dbb      	adds	r3, r7, #6
 8004f88:	4619      	mov	r1, r3
 8004f8a:	2002      	movs	r0, #2
 8004f8c:	f000 f962 	bl	8005254 <bt_dev_send>
}
 8004f90:	bf00      	nop
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <bt_dev_cmd_name>:

// 
static void bt_dev_cmd_name(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
	uint8_t *name = "mito";
 8004f9e:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <bt_dev_cmd_name+0x24>)
 8004fa0:	607b      	str	r3, [r7, #4]
	uint8_t size = 4;
 8004fa2:	2304      	movs	r3, #4
 8004fa4:	70fb      	strb	r3, [r7, #3]
	// 
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 8004fa6:	78fb      	ldrb	r3, [r7, #3]
 8004fa8:	461a      	mov	r2, r3
 8004faa:	6879      	ldr	r1, [r7, #4]
 8004fac:	2003      	movs	r0, #3
 8004fae:	f000 f951 	bl	8005254 <bt_dev_send>
}
 8004fb2:	bf00      	nop
 8004fb4:	3708      	adds	r7, #8
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	080084b8 	.word	0x080084b8

08004fc0 <bt_dev_cmd_baudrate_115200>:

//  115200
static void bt_dev_cmd_baudrate_115200(void)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
	uint8_t baudrate = BT_BAUDRATE_TYPE_115200;
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_BAUD, &baudrate, 1);
 8004fca:	1dfb      	adds	r3, r7, #7
 8004fcc:	2201      	movs	r2, #1
 8004fce:	4619      	mov	r1, r3
 8004fd0:	2004      	movs	r0, #4
 8004fd2:	f000 f93f 	bl	8005254 <bt_dev_send>
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <bt_dev_cmd_baudrate_9600>:

//  9600
static void bt_dev_cmd_baudrate_9600(void)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	af00      	add	r7, sp, #0
	uint8_t baudrate = BT_BAUDRATE_TYPE_9600;
 8004fe4:	2304      	movs	r3, #4
 8004fe6:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_BAUD, &baudrate, 1);
 8004fe8:	1dfb      	adds	r3, r7, #7
 8004fea:	2201      	movs	r2, #1
 8004fec:	4619      	mov	r1, r3
 8004fee:	2004      	movs	r0, #4
 8004ff0:	f000 f930 	bl	8005254 <bt_dev_send>
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <bt_dev_cmd_change_baudrate>:

//  
static void bt_dev_cmd_change_baudrate(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8005002:	4b26      	ldr	r3, [pc, #152]	; (800509c <bt_dev_cmd_change_baudrate+0xa0>)
 8005004:	60bb      	str	r3, [r7, #8]
	int32_t ret;
	uint8_t i;
	
	// usart
	ret = usart_close(BT_USART_CH);
 8005006:	2001      	movs	r0, #1
 8005008:	f001 fc1a 	bl	8006840 <usart_close>
 800500c:	6078      	str	r0, [r7, #4]
	// usart
	if (ret != 0) {
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <bt_dev_cmd_change_baudrate+0x20>
		console_str_send((uint8_t*)"uart close failed!\n");
 8005014:	4822      	ldr	r0, [pc, #136]	; (80050a0 <bt_dev_cmd_change_baudrate+0xa4>)
 8005016:	f7ff fab9 	bl	800458c <console_str_send>
		return -1;
 800501a:	e03b      	b.n	8005094 <bt_dev_cmd_change_baudrate+0x98>
	}
	console_str_send((uint8_t*)"uart closed!\n");
 800501c:	4821      	ldr	r0, [pc, #132]	; (80050a4 <bt_dev_cmd_change_baudrate+0xa8>)
 800501e:	f7ff fab5 	bl	800458c <console_str_send>
	
	// 
	// 9600?
	if (this->baudrate == BT_BAUDRATE_9600) {
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 800502a:	d104      	bne.n	8005036 <bt_dev_cmd_change_baudrate+0x3a>
		// 115200
		this->baudrate = BT_BAUDRATE_115200;
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005032:	605a      	str	r2, [r3, #4]
 8005034:	e003      	b.n	800503e <bt_dev_cmd_change_baudrate+0x42>
	// 115200?
	} else {
		// 9600
		this->baudrate = BT_BAUDRATE_9600;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800503c:	605a      	str	r2, [r3, #4]
	}
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4619      	mov	r1, r3
 8005044:	2001      	movs	r0, #1
 8005046:	f001 fb7d 	bl	8006744 <usart_open>
 800504a:	6078      	str	r0, [r7, #4]
	// usart
	if (ret != 0) {
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <bt_dev_cmd_change_baudrate+0x5e>
		console_str_send((uint8_t*)"uart reopen failed!\n");
 8005052:	4815      	ldr	r0, [pc, #84]	; (80050a8 <bt_dev_cmd_change_baudrate+0xac>)
 8005054:	f7ff fa9a 	bl	800458c <console_str_send>
		return -1;
 8005058:	e01c      	b.n	8005094 <bt_dev_cmd_change_baudrate+0x98>
	}
	console_str_send((uint8_t*)"uart reopend!\n");
 800505a:	4814      	ldr	r0, [pc, #80]	; (80050ac <bt_dev_cmd_change_baudrate+0xb0>)
 800505c:	f7ff fa96 	bl	800458c <console_str_send>
	for (i = 0; i < sizeof(baudrate_str)/sizeof(baudrate_str[0]); i++) {
 8005060:	2300      	movs	r3, #0
 8005062:	73fb      	strb	r3, [r7, #15]
 8005064:	e013      	b.n	800508e <bt_dev_cmd_change_baudrate+0x92>
		if (this->baudrate == baudrate_str[i].baudrate) {
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	7bfb      	ldrb	r3, [r7, #15]
 800506c:	4910      	ldr	r1, [pc, #64]	; (80050b0 <bt_dev_cmd_change_baudrate+0xb4>)
 800506e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005072:	429a      	cmp	r2, r3
 8005074:	d108      	bne.n	8005088 <bt_dev_cmd_change_baudrate+0x8c>
			console_str_send((uint8_t*)baudrate_str[i].str);
 8005076:	7bfb      	ldrb	r3, [r7, #15]
 8005078:	4a0d      	ldr	r2, [pc, #52]	; (80050b0 <bt_dev_cmd_change_baudrate+0xb4>)
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	4413      	add	r3, r2
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff fa83 	bl	800458c <console_str_send>
			break;
 8005086:	e005      	b.n	8005094 <bt_dev_cmd_change_baudrate+0x98>
	for (i = 0; i < sizeof(baudrate_str)/sizeof(baudrate_str[0]); i++) {
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	3301      	adds	r3, #1
 800508c:	73fb      	strb	r3, [r7, #15]
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d9e8      	bls.n	8005066 <bt_dev_cmd_change_baudrate+0x6a>
		}
	}
}
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	2006f038 	.word	0x2006f038
 80050a0:	080084c0 	.word	0x080084c0
 80050a4:	080084d4 	.word	0x080084d4
 80050a8:	080084e4 	.word	0x080084e4
 80050ac:	080084fc 	.word	0x080084fc
 80050b0:	08008788 	.word	0x08008788

080050b4 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED},		{NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80050be:	4b12      	ldr	r3, [pc, #72]	; (8005108 <bt_dev_rcv_main+0x54>)
 80050c0:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 80050c2:	f107 030f 	add.w	r3, r7, #15
 80050c6:	2201      	movs	r2, #1
 80050c8:	4619      	mov	r1, r3
 80050ca:	2001      	movs	r0, #1
 80050cc:	f001 fc84 	bl	80069d8 <usart_recv>
 80050d0:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d10f      	bne.n	80050fa <bt_dev_rcv_main+0x46>
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
			}
#endif
			//console_str_send(&data);
			// 
			if (this->callback != NULL) {
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0ee      	beq.n	80050c2 <bt_dev_rcv_main+0xe>
				this->callback(data, this->callback_vp);
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80050ea:	7bfa      	ldrb	r2, [r7, #15]
 80050ec:	4610      	mov	r0, r2
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	f8d2 2224 	ldr.w	r2, [r2, #548]	; 0x224
 80050f4:	4611      	mov	r1, r2
 80050f6:	4798      	blx	r3
 80050f8:	e7e3      	b.n	80050c2 <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 80050fa:	f107 030f 	add.w	r3, r7, #15
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff fa44 	bl	800458c <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8005104:	e7dd      	b.n	80050c2 <bt_dev_rcv_main+0xe>
 8005106:	bf00      	nop
 8005108:	2006f038 	.word	0x2006f038

0800510c <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08a      	sub	sp, #40	; 0x28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005116:	4b23      	ldr	r3, [pc, #140]	; (80051a4 <bt_dev_sts_main+0x98>)
 8005118:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 800511a:	2300      	movs	r3, #0
 800511c:	60bb      	str	r3, [r7, #8]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800511e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005120:	7d1b      	ldrb	r3, [r3, #20]
 8005122:	f107 0220 	add.w	r2, r7, #32
 8005126:	f107 010c 	add.w	r1, r7, #12
 800512a:	4618      	mov	r0, r3
 800512c:	f002 ff57 	bl	8007fde <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 8005130:	6a39      	ldr	r1, [r7, #32]
 8005132:	f107 0310 	add.w	r3, r7, #16
 8005136:	2210      	movs	r2, #16
 8005138:	4618      	mov	r0, r3
 800513a:	f003 f8a1 	bl	8008280 <memcpy>
		// 
		kz_kmfree(msg);
 800513e:	6a3b      	ldr	r3, [r7, #32]
 8005140:	4618      	mov	r0, r3
 8005142:	f002 ff23 	bl	8007f8c <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	4916      	ldr	r1, [pc, #88]	; (80051a8 <bt_dev_sts_main+0x9c>)
 800514e:	0092      	lsls	r2, r2, #2
 8005150:	4413      	add	r3, r2
 8005152:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00c      	beq.n	8005174 <bt_dev_sts_main+0x68>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 800515a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4911      	ldr	r1, [pc, #68]	; (80051a8 <bt_dev_sts_main+0x9c>)
 8005162:	0092      	lsls	r2, r2, #2
 8005164:	4413      	add	r3, r2
 8005166:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800516a:	f107 0210 	add.w	r2, r7, #16
 800516e:	3204      	adds	r2, #4
 8005170:	4610      	mov	r0, r2
 8005172:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 8005174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	490b      	ldr	r1, [pc, #44]	; (80051a8 <bt_dev_sts_main+0x9c>)
 800517c:	0092      	lsls	r2, r2, #2
 800517e:	4413      	add	r3, r2
 8005180:	00db      	lsls	r3, r3, #3
 8005182:	440b      	add	r3, r1
 8005184:	791b      	ldrb	r3, [r3, #4]
 8005186:	2b04      	cmp	r3, #4
 8005188:	d0c9      	beq.n	800511e <bt_dev_sts_main+0x12>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	4905      	ldr	r1, [pc, #20]	; (80051a8 <bt_dev_sts_main+0x9c>)
 8005192:	0092      	lsls	r2, r2, #2
 8005194:	4413      	add	r3, r2
 8005196:	00db      	lsls	r3, r3, #3
 8005198:	440b      	add	r3, r1
 800519a:	791b      	ldrb	r3, [r3, #4]
 800519c:	461a      	mov	r2, r3
 800519e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a0:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 80051a2:	e7bc      	b.n	800511e <bt_dev_sts_main+0x12>
 80051a4:	2006f038 	.word	0x2006f038
 80051a8:	080087d0 	.word	0x080087d0

080051ac <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 80051b2:	4b22      	ldr	r3, [pc, #136]	; (800523c <bt_dev_init+0x90>)
 80051b4:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 80051b6:	f44f 720a 	mov.w	r2, #552	; 0x228
 80051ba:	2100      	movs	r1, #0
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f003 f86a 	bl	8008296 <memset>
	
	// 
	this->baudrate = BT_BAUDRATE_115200;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80051c8:	605a      	str	r2, [r3, #4]
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	4619      	mov	r1, r3
 80051d0:	2001      	movs	r0, #1
 80051d2:	f001 fab7 	bl	8006744 <usart_open>
 80051d6:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <bt_dev_init+0x38>
		return -1;
 80051de:	f04f 33ff 	mov.w	r3, #4294967295
 80051e2:	e026      	b.n	8005232 <bt_dev_init+0x86>
	}
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	751a      	strb	r2, [r3, #20]
	
	// 
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 80051ea:	210a      	movs	r1, #10
 80051ec:	4814      	ldr	r0, [pc, #80]	; (8005240 <bt_dev_init+0x94>)
 80051ee:	f001 fe63 	bl	8006eb8 <set_cyclic_message>
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80051f2:	2300      	movs	r3, #0
 80051f4:	9301      	str	r3, [sp, #4]
 80051f6:	2300      	movs	r3, #0
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051fe:	2208      	movs	r2, #8
 8005200:	4910      	ldr	r1, [pc, #64]	; (8005244 <bt_dev_init+0x98>)
 8005202:	4811      	ldr	r0, [pc, #68]	; (8005248 <bt_dev_init+0x9c>)
 8005204:	f002 fe5a 	bl	8007ebc <kz_run>
 8005208:	4602      	mov	r2, r0
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	609a      	str	r2, [r3, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 800520e:	2300      	movs	r3, #0
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	2300      	movs	r3, #0
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800521a:	2208      	movs	r2, #8
 800521c:	490b      	ldr	r1, [pc, #44]	; (800524c <bt_dev_init+0xa0>)
 800521e:	480c      	ldr	r0, [pc, #48]	; (8005250 <bt_dev_init+0xa4>)
 8005220:	f002 fe4c 	bl	8007ebc <kz_run>
 8005224:	4602      	mov	r2, r0
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	60da      	str	r2, [r3, #12]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	2006f038 	.word	0x2006f038
 8005240:	08005309 	.word	0x08005309
 8005244:	0800850c 	.word	0x0800850c
 8005248:	080050b5 	.word	0x080050b5
 800524c:	0800851c 	.word	0x0800851c
 8005250:	0800510d 	.word	0x0800510d

08005254 <bt_dev_send>:
	return 0;
}

// BlueTooth
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	6039      	str	r1, [r7, #0]
 800525e:	71fb      	strb	r3, [r7, #7]
 8005260:	4613      	mov	r3, r2
 8005262:	71bb      	strb	r3, [r7, #6]
	BT_CTL *this = &bt_ctl;
 8005264:	4b27      	ldr	r3, [pc, #156]	; (8005304 <bt_dev_send+0xb0>)
 8005266:	613b      	str	r3, [r7, #16]
	BT_MSG *msg;
	uint8_t i;
	
	// NULL
	if (data == NULL) {
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d102      	bne.n	8005274 <bt_dev_send+0x20>
		return -1;
 800526e:	f04f 33ff 	mov.w	r3, #4294967295
 8005272:	e042      	b.n	80052fa <bt_dev_send+0xa6>
	}
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d102      	bne.n	8005282 <bt_dev_send+0x2e>
		return -1;
 800527c:	f04f 33ff 	mov.w	r3, #4294967295
 8005280:	e03b      	b.n	80052fa <bt_dev_send+0xa6>
	}
	
	// 
	if (this->snd_buf.size != 0) {
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <bt_dev_send+0x3e>
		return -1;
 800528c:	f04f 33ff 	mov.w	r3, #4294967295
 8005290:	e033      	b.n	80052fa <bt_dev_send+0xa6>
	}
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8005292:	2010      	movs	r0, #16
 8005294:	f002 fe63 	bl	8007f5e <kz_kmalloc>
 8005298:	60f8      	str	r0, [r7, #12]
	msg->msg_type = EVENT_SEND;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2202      	movs	r2, #2
 800529e:	601a      	str	r2, [r3, #0]
	
	// 
	INTR_DISABLE;
 80052a0:	b672      	cpsid	i
	
	// 
	for (i = 0; i < size; i++) {
 80052a2:	2300      	movs	r3, #0
 80052a4:	75fb      	strb	r3, [r7, #23]
 80052a6:	e00b      	b.n	80052c0 <bt_dev_send+0x6c>
		this->snd_buf.data[i] = *(data++);
 80052a8:	7dfa      	ldrb	r2, [r7, #23]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	1c59      	adds	r1, r3, #1
 80052ae:	6039      	str	r1, [r7, #0]
 80052b0:	7819      	ldrb	r1, [r3, #0]
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4413      	add	r3, r2
 80052b6:	460a      	mov	r2, r1
 80052b8:	755a      	strb	r2, [r3, #21]
	for (i = 0; i < size; i++) {
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	3301      	adds	r3, #1
 80052be:	75fb      	strb	r3, [r7, #23]
 80052c0:	7dfa      	ldrb	r2, [r7, #23]
 80052c2:	79bb      	ldrb	r3, [r7, #6]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d3ef      	bcc.n	80052a8 <bt_dev_send+0x54>
	}
	// 
	this->snd_buf.size = size;
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	79ba      	ldrb	r2, [r7, #6]
 80052cc:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
	
	// 
	INTR_ENABLE;
 80052d0:	b662      	cpsie	i
	
	msg->msg_data.type = type;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	79fa      	ldrb	r2, [r7, #7]
 80052d6:	711a      	strb	r2, [r3, #4]
	msg->msg_data.data = this->snd_buf.data;
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	f103 0215 	add.w	r2, r3, #21
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	609a      	str	r2, [r3, #8]
	msg->msg_data.size = this->snd_buf.size;
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f893 2215 	ldrb.w	r2, [r3, #533]	; 0x215
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	731a      	strb	r2, [r3, #12]
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	7d1b      	ldrb	r3, [r3, #20]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	2110      	movs	r1, #16
 80052f4:	4618      	mov	r0, r3
 80052f6:	f002 fe5a 	bl	8007fae <kz_send>
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	2006f038 	.word	0x2006f038

08005308 <bt_dev_check_sts>:

// 
int32_t bt_dev_check_sts(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 800530e:	4b0c      	ldr	r3, [pc, #48]	; (8005340 <bt_dev_check_sts+0x38>)
 8005310:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8005312:	2010      	movs	r0, #16
 8005314:	f002 fe23 	bl	8007f5e <kz_kmalloc>
 8005318:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CHECK_STS;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2203      	movs	r2, #3
 800531e:	601a      	str	r2, [r3, #0]
	msg->msg_data.data = NULL;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2200      	movs	r2, #0
 8005324:	609a      	str	r2, [r3, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	7d1b      	ldrb	r3, [r3, #20]
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	2110      	movs	r1, #16
 800532e:	4618      	mov	r0, r3
 8005330:	f002 fe3d 	bl	8007fae <kz_send>
}
 8005334:	bf00      	nop
 8005336:	4618      	mov	r0, r3
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	2006f038 	.word	0x2006f038

08005344 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 800534a:	4b1a      	ldr	r3, [pc, #104]	; (80053b4 <bt_dev_set_cmd+0x70>)
 800534c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_connect_check;
 800534e:	4b1a      	ldr	r3, [pc, #104]	; (80053b8 <bt_dev_set_cmd+0x74>)
 8005350:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005352:	463b      	mov	r3, r7
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff f9a7 	bl	80046a8 <console_set_command>
	cmd.input = "bt_dev version";
 800535a:	4b18      	ldr	r3, [pc, #96]	; (80053bc <bt_dev_set_cmd+0x78>)
 800535c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_version;
 800535e:	4b18      	ldr	r3, [pc, #96]	; (80053c0 <bt_dev_set_cmd+0x7c>)
 8005360:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005362:	463b      	mov	r3, r7
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff f99f 	bl	80046a8 <console_set_command>
	cmd.input = "bt_dev name";
 800536a:	4b16      	ldr	r3, [pc, #88]	; (80053c4 <bt_dev_set_cmd+0x80>)
 800536c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_name;
 800536e:	4b16      	ldr	r3, [pc, #88]	; (80053c8 <bt_dev_set_cmd+0x84>)
 8005370:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005372:	463b      	mov	r3, r7
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff f997 	bl	80046a8 <console_set_command>
	cmd.input = "bt_dev baudrate 115200";
 800537a:	4b14      	ldr	r3, [pc, #80]	; (80053cc <bt_dev_set_cmd+0x88>)
 800537c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_baudrate_115200;
 800537e:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <bt_dev_set_cmd+0x8c>)
 8005380:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005382:	463b      	mov	r3, r7
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff f98f 	bl	80046a8 <console_set_command>
	cmd.input = "bt_dev baudrate 9600";
 800538a:	4b12      	ldr	r3, [pc, #72]	; (80053d4 <bt_dev_set_cmd+0x90>)
 800538c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_baudrate_9600;
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <bt_dev_set_cmd+0x94>)
 8005390:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8005392:	463b      	mov	r3, r7
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff f987 	bl	80046a8 <console_set_command>
	cmd.input = "bt_dev change baudrate";
 800539a:	4b10      	ldr	r3, [pc, #64]	; (80053dc <bt_dev_set_cmd+0x98>)
 800539c:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_change_baudrate;
 800539e:	4b10      	ldr	r3, [pc, #64]	; (80053e0 <bt_dev_set_cmd+0x9c>)
 80053a0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80053a2:	463b      	mov	r3, r7
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7ff f97f 	bl	80046a8 <console_set_command>
}
 80053aa:	bf00      	nop
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	0800852c 	.word	0x0800852c
 80053b8:	08004f5d 	.word	0x08004f5d
 80053bc:	08008544 	.word	0x08008544
 80053c0:	08004f7b 	.word	0x08004f7b
 80053c4:	08008554 	.word	0x08008554
 80053c8:	08004f99 	.word	0x08004f99
 80053cc:	08008560 	.word	0x08008560
 80053d0:	08004fc1 	.word	0x08004fc1
 80053d4:	08008578 	.word	0x08008578
 80053d8:	08004fdf 	.word	0x08004fdf
 80053dc:	08008590 	.word	0x08008590
 80053e0:	08004ffd 	.word	0x08004ffd

080053e4 <gysfdmaxb_change_baudrate>:
	return 0;
}

// 
int32_t gysfdmaxb_change_baudrate(GYSFDMAXB_BAUDRATE baudrate)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	4603      	mov	r3, r0
 80053ec:	71fb      	strb	r3, [r7, #7]
	GYSFDMAXB_CTL *this = &gysfdmaxb_ctl;
 80053ee:	4b10      	ldr	r3, [pc, #64]	; (8005430 <gysfdmaxb_change_baudrate+0x4c>)
 80053f0:	60fb      	str	r3, [r7, #12]
	GYSFDMAXB_MSG *msg;
	
	// 
	if (baudrate >= GYSFDMAXB_BAUDRATE_MAX) {
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d902      	bls.n	80053fe <gysfdmaxb_change_baudrate+0x1a>
		return -1;
 80053f8:	f04f 33ff 	mov.w	r3, #4294967295
 80053fc:	e014      	b.n	8005428 <gysfdmaxb_change_baudrate+0x44>
	}
	
	// 
	msg = kz_kmalloc(sizeof(GYSFDMAXB_MSG));
 80053fe:	2008      	movs	r0, #8
 8005400:	f002 fdad 	bl	8007f5e <kz_kmalloc>
 8005404:	60b8      	str	r0, [r7, #8]
	
	// 
	msg->event = EVENT_SEND;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]
	msg->data = ((GYSFDMAXB_SEND_PACKET_BAUDRATE & 0x0000FFFF) << 16) | (baudrate << 0);
 800540c:	79fb      	ldrb	r3, [r7, #7]
 800540e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005412:	461a      	mov	r2, r3
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	605a      	str	r2, [r3, #4]
	
	// 
	kz_send(this->msg_id, sizeof(GYSFDMAXB_MSG), msg);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	7b1b      	ldrb	r3, [r3, #12]
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	2108      	movs	r1, #8
 8005420:	4618      	mov	r0, r3
 8005422:	f002 fdc4 	bl	8007fae <kz_send>
	
	return 0;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	2006f260 	.word	0x2006f260

08005434 <gysfdmaxb_cmd_change_baudrate_9600>:
	kz_send(this->msg_id, sizeof(GYSFDMAXB_MSG), msg);
}

// 
static void gysfdmaxb_cmd_change_baudrate_9600(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
	gysfdmaxb_change_baudrate(GYSFDMAXB_BAUDRATE_9600);
 8005438:	2000      	movs	r0, #0
 800543a:	f7ff ffd3 	bl	80053e4 <gysfdmaxb_change_baudrate>
}
 800543e:	bf00      	nop
 8005440:	bd80      	pop	{r7, pc}

08005442 <gysfdmaxb_cmd_change_baudrate_115200>:

static void gysfdmaxb_cmd_change_baudrate_115200(void)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	af00      	add	r7, sp, #0
	gysfdmaxb_change_baudrate(GYSFDMAXB_BAUDRATE_115200);
 8005446:	2001      	movs	r0, #1
 8005448:	f7ff ffcc 	bl	80053e4 <gysfdmaxb_change_baudrate>
}
 800544c:	bf00      	nop
 800544e:	bd80      	pop	{r7, pc}

08005450 <gysfdmaxb_cmd_debug_on>:

static void gysfdmaxb_cmd_debug_on(void)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
	GYSFDMAXB_CTL *this = &gysfdmaxb_ctl;
 8005456:	4b07      	ldr	r3, [pc, #28]	; (8005474 <gysfdmaxb_cmd_debug_on+0x24>)
 8005458:	607b      	str	r3, [r7, #4]
	
	// 
	INTR_DISABLE;
 800545a:	b672      	cpsid	i
	this->debug_flag = TRUE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	// 
	INTR_ENABLE;
 8005464:	b662      	cpsie	i
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	2006f260 	.word	0x2006f260

08005478 <gysfdmaxb_cmd_debug_off>:

static void gysfdmaxb_cmd_debug_off(void)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
	GYSFDMAXB_CTL *this = &gysfdmaxb_ctl;
 800547e:	4b07      	ldr	r3, [pc, #28]	; (800549c <gysfdmaxb_cmd_debug_off+0x24>)
 8005480:	607b      	str	r3, [r7, #4]
	
	// 
	INTR_DISABLE;
 8005482:	b672      	cpsid	i
	this->debug_flag = FALSE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	// 
	INTR_ENABLE;
 800548c:	b662      	cpsie	i
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	2006f260 	.word	0x2006f260

080054a0 <gysfdmaxb_set_cmd>:

// 
void gysfdmaxb_set_cmd(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "gysfdmaxb_change_baudrate 115200";
 80054a6:	4b12      	ldr	r3, [pc, #72]	; (80054f0 <gysfdmaxb_set_cmd+0x50>)
 80054a8:	603b      	str	r3, [r7, #0]
	cmd.func = gysfdmaxb_cmd_change_baudrate_115200;
 80054aa:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <gysfdmaxb_set_cmd+0x54>)
 80054ac:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80054ae:	463b      	mov	r3, r7
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff f8f9 	bl	80046a8 <console_set_command>
	cmd.input = "gysfdmaxb_change_baudrate 9600";
 80054b6:	4b10      	ldr	r3, [pc, #64]	; (80054f8 <gysfdmaxb_set_cmd+0x58>)
 80054b8:	603b      	str	r3, [r7, #0]
	cmd.func = gysfdmaxb_cmd_change_baudrate_9600;
 80054ba:	4b10      	ldr	r3, [pc, #64]	; (80054fc <gysfdmaxb_set_cmd+0x5c>)
 80054bc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80054be:	463b      	mov	r3, r7
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff f8f1 	bl	80046a8 <console_set_command>
	cmd.input = "gysfdmaxb_cmd_debug on";
 80054c6:	4b0e      	ldr	r3, [pc, #56]	; (8005500 <gysfdmaxb_set_cmd+0x60>)
 80054c8:	603b      	str	r3, [r7, #0]
	cmd.func = gysfdmaxb_cmd_debug_on;
 80054ca:	4b0e      	ldr	r3, [pc, #56]	; (8005504 <gysfdmaxb_set_cmd+0x64>)
 80054cc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80054ce:	463b      	mov	r3, r7
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff f8e9 	bl	80046a8 <console_set_command>
	cmd.input = "gysfdmaxb_cmd_debug off";
 80054d6:	4b0c      	ldr	r3, [pc, #48]	; (8005508 <gysfdmaxb_set_cmd+0x68>)
 80054d8:	603b      	str	r3, [r7, #0]
	cmd.func = gysfdmaxb_cmd_debug_off;
 80054da:	4b0c      	ldr	r3, [pc, #48]	; (800550c <gysfdmaxb_set_cmd+0x6c>)
 80054dc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80054de:	463b      	mov	r3, r7
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7ff f8e1 	bl	80046a8 <console_set_command>
}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	08008614 	.word	0x08008614
 80054f4:	08005443 	.word	0x08005443
 80054f8:	08008638 	.word	0x08008638
 80054fc:	08005435 	.word	0x08005435
 8005500:	08008658 	.word	0x08008658
 8005504:	08005451 	.word	0x08005451
 8005508:	08008670 	.word	0x08008670
 800550c:	08005479 	.word	0x08005479

08005510 <pcm3060_send_data>:
	}
}

//  (*)
static int32_t pcm3060_send_data(uint8_t *data, uint8_t size, uint8_t retry_cnt)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	460b      	mov	r3, r1
 800551a:	70fb      	strb	r3, [r7, #3]
 800551c:	4613      	mov	r3, r2
 800551e:	70bb      	strb	r3, [r7, #2]
	int32_t ret;
	uint8_t r_cnt = 0;
 8005520:	2300      	movs	r3, #0
 8005522:	73fb      	strb	r3, [r7, #15]
	
	// 
	do {
		// 
		i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, size);
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	2146      	movs	r1, #70	; 0x46
 800552a:	2001      	movs	r0, #1
 800552c:	f000 fb70 	bl	8005c10 <i2c_wrapper_send>
		//  (...)
		while (send_cmp_flag == FALSE) {};
 8005530:	bf00      	nop
 8005532:	4b11      	ldr	r3, [pc, #68]	; (8005578 <pcm3060_send_data+0x68>)
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0fa      	beq.n	8005532 <pcm3060_send_data+0x22>
		// 
		r_cnt++;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
 800553e:	3301      	adds	r3, #1
 8005540:	73fb      	strb	r3, [r7, #15]
		// 
		send_cmp_flag = FALSE;
 8005542:	4b0d      	ldr	r3, [pc, #52]	; (8005578 <pcm3060_send_data+0x68>)
 8005544:	2200      	movs	r2, #0
 8005546:	701a      	strb	r2, [r3, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 8005548:	4b0c      	ldr	r3, [pc, #48]	; (800557c <pcm3060_send_data+0x6c>)
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <pcm3060_send_data+0x4a>
 8005552:	7bfa      	ldrb	r2, [r7, #15]
 8005554:	78bb      	ldrb	r3, [r7, #2]
 8005556:	429a      	cmp	r2, r3
 8005558:	d3e4      	bcc.n	8005524 <pcm3060_send_data+0x14>
	
	// 
	if (r_cnt >= PCM3060_RETRY_CNT) {
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	2b04      	cmp	r3, #4
 800555e:	d905      	bls.n	800556c <pcm3060_send_data+0x5c>
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 8005560:	4807      	ldr	r0, [pc, #28]	; (8005580 <pcm3060_send_data+0x70>)
 8005562:	f7ff f813 	bl	800458c <console_str_send>
		return -1;
 8005566:	f04f 33ff 	mov.w	r3, #4294967295
 800556a:	e000      	b.n	800556e <pcm3060_send_data+0x5e>
	}
	
	return 0;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	2006f2f4 	.word	0x2006f2f4
 800557c:	2006f2f6 	.word	0x2006f2f6
 8005580:	080086a0 	.word	0x080086a0

08005584 <pcm3060_read_data>:

//  (*) 1byte
static int32_t pcm3060_read_data(uint8_t *data, uint8_t retry_cnt)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	460b      	mov	r3, r1
 800558e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	uint8_t r_cnt = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	73fb      	strb	r3, [r7, #15]
	
	// 
	do {
		//  () (...)
		i2c_wrapper_read(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, 1);
 8005594:	2301      	movs	r3, #1
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	2146      	movs	r1, #70	; 0x46
 800559a:	2001      	movs	r0, #1
 800559c:	f000 fb7e 	bl	8005c9c <i2c_wrapper_read>
		//  (...)
		while (read_cmp_flag == FALSE) {};
 80055a0:	bf00      	nop
 80055a2:	4b11      	ldr	r3, [pc, #68]	; (80055e8 <pcm3060_read_data+0x64>)
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0fa      	beq.n	80055a2 <pcm3060_read_data+0x1e>
		// 
		r_cnt++;
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	3301      	adds	r3, #1
 80055b0:	73fb      	strb	r3, [r7, #15]
		// 
		read_cmp_flag = FALSE;
 80055b2:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <pcm3060_read_data+0x64>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	701a      	strb	r2, [r3, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 80055b8:	4b0c      	ldr	r3, [pc, #48]	; (80055ec <pcm3060_read_data+0x68>)
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <pcm3060_read_data+0x46>
 80055c2:	7bfa      	ldrb	r2, [r7, #15]
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d3e4      	bcc.n	8005594 <pcm3060_read_data+0x10>
	
	// 
	if (r_cnt >= PCM3060_RETRY_CNT) {
 80055ca:	7bfb      	ldrb	r3, [r7, #15]
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d905      	bls.n	80055dc <pcm3060_read_data+0x58>
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 80055d0:	4807      	ldr	r0, [pc, #28]	; (80055f0 <pcm3060_read_data+0x6c>)
 80055d2:	f7fe ffdb 	bl	800458c <console_str_send>
		return -1;
 80055d6:	f04f 33ff 	mov.w	r3, #4294967295
 80055da:	e000      	b.n	80055de <pcm3060_read_data+0x5a>
	}
	
	return 0;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	2006f2f5 	.word	0x2006f2f5
 80055ec:	2006f2f6 	.word	0x2006f2f6
 80055f0:	080086a0 	.word	0x080086a0

080055f4 <pcm3060_mute>:
	return ret;
}

// PCM3060 
int32_t pcm3060_mute(uint8_t enable)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	4603      	mov	r3, r0
 80055fc:	71fb      	strb	r3, [r7, #7]
	PCM3060_CTL *this = &pcm3060_ctl;
 80055fe:	4b2a      	ldr	r3, [pc, #168]	; (80056a8 <pcm3060_mute+0xb4>)
 8005600:	617b      	str	r3, [r7, #20]
	int32_t ret;
	uint8_t snd_data[2];
	uint8_t rcv_data;
	
	// 
	if (this->status != PCM3060_ST_OPEND) {
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d002      	beq.n	8005610 <pcm3060_mute+0x1c>
		return -1;
 800560a:	f04f 33ff 	mov.w	r3, #4294967295
 800560e:	e046      	b.n	800569e <pcm3060_mute+0xaa>
	}
	
	// 
	snd_data[0] = PCM3060_REGISTER68;
 8005610:	2344      	movs	r3, #68	; 0x44
 8005612:	743b      	strb	r3, [r7, #16]
	pcm3060_send_data(snd_data, 1, 5);
 8005614:	f107 0310 	add.w	r3, r7, #16
 8005618:	2205      	movs	r2, #5
 800561a:	2101      	movs	r1, #1
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff ff77 	bl	8005510 <pcm3060_send_data>
	pcm3060_read_data(&rcv_data, 5);
 8005622:	f107 030f 	add.w	r3, r7, #15
 8005626:	2105      	movs	r1, #5
 8005628:	4618      	mov	r0, r3
 800562a:	f7ff ffab 	bl	8005584 <pcm3060_read_data>
	
	console_str_send((uint8_t*)"cur : ");
 800562e:	481f      	ldr	r0, [pc, #124]	; (80056ac <pcm3060_mute+0xb8>)
 8005630:	f7fe ffac 	bl	800458c <console_str_send>
	console_val_send(rcv_data);
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe ffbe 	bl	80045b8 <console_val_send>
	console_str_send((uint8_t*)"\n");
 800563c:	481c      	ldr	r0, [pc, #112]	; (80056b0 <pcm3060_mute+0xbc>)
 800563e:	f7fe ffa5 	bl	800458c <console_str_send>
	
	// 
	if (enable) {
 8005642:	79fb      	ldrb	r3, [r7, #7]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d005      	beq.n	8005654 <pcm3060_mute+0x60>
		snd_data[1] = rcv_data | PCM3060_REGISTER68_MUT;
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	f043 0303 	orr.w	r3, r3, #3
 800564e:	b2db      	uxtb	r3, r3
 8005650:	747b      	strb	r3, [r7, #17]
 8005652:	e004      	b.n	800565e <pcm3060_mute+0x6a>
	} else {
		snd_data[1] = rcv_data & ~PCM3060_REGISTER68_MUT;
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	b2db      	uxtb	r3, r3
 800565c:	747b      	strb	r3, [r7, #17]
	}
	pcm3060_send_data(snd_data, 2, 5);
 800565e:	f107 0310 	add.w	r3, r7, #16
 8005662:	2205      	movs	r2, #5
 8005664:	2102      	movs	r1, #2
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff ff52 	bl	8005510 <pcm3060_send_data>
	
	// 
	snd_data[0] = PCM3060_REGISTER68;
 800566c:	2344      	movs	r3, #68	; 0x44
 800566e:	743b      	strb	r3, [r7, #16]
	pcm3060_send_data(snd_data, 1, 5);
 8005670:	f107 0310 	add.w	r3, r7, #16
 8005674:	2205      	movs	r2, #5
 8005676:	2101      	movs	r1, #1
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff ff49 	bl	8005510 <pcm3060_send_data>
	pcm3060_read_data(&rcv_data, 5);
 800567e:	f107 030f 	add.w	r3, r7, #15
 8005682:	2105      	movs	r1, #5
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff ff7d 	bl	8005584 <pcm3060_read_data>
	
	console_str_send((uint8_t*)"cur : ");
 800568a:	4808      	ldr	r0, [pc, #32]	; (80056ac <pcm3060_mute+0xb8>)
 800568c:	f7fe ff7e 	bl	800458c <console_str_send>
	console_val_send(rcv_data);
 8005690:	7bfb      	ldrb	r3, [r7, #15]
 8005692:	4618      	mov	r0, r3
 8005694:	f7fe ff90 	bl	80045b8 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8005698:	4805      	ldr	r0, [pc, #20]	; (80056b0 <pcm3060_mute+0xbc>)
 800569a:	f7fe ff77 	bl	800458c <console_str_send>
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	2006f2e8 	.word	0x2006f2e8
 80056ac:	08008704 	.word	0x08008704
 80056b0:	080086e8 	.word	0x080086e8

080056b4 <pcm3060_cmd_mute_enable>:

// 
static void pcm3060_cmd_mute_enable(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
	pcm3060_mute(TRUE);
 80056b8:	2001      	movs	r0, #1
 80056ba:	f7ff ff9b 	bl	80055f4 <pcm3060_mute>
}
 80056be:	bf00      	nop
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <pcm3060_cmd_mute_disable>:

static void pcm3060_cmd_mute_disable(void)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	af00      	add	r7, sp, #0
	pcm3060_mute(FALSE);
 80056c6:	2000      	movs	r0, #0
 80056c8:	f7ff ff94 	bl	80055f4 <pcm3060_mute>
}
 80056cc:	bf00      	nop
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <pcm3060_set_cmd>:

// 
void pcm3060_set_cmd(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "pcm3060 mute enable";
 80056d6:	4b0a      	ldr	r3, [pc, #40]	; (8005700 <pcm3060_set_cmd+0x30>)
 80056d8:	603b      	str	r3, [r7, #0]
	cmd.func = pcm3060_cmd_mute_enable;
 80056da:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <pcm3060_set_cmd+0x34>)
 80056dc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056de:	463b      	mov	r3, r7
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fe ffe1 	bl	80046a8 <console_set_command>
	cmd.input = "pcm3060 mute disable";
 80056e6:	4b08      	ldr	r3, [pc, #32]	; (8005708 <pcm3060_set_cmd+0x38>)
 80056e8:	603b      	str	r3, [r7, #0]
	cmd.func = pcm3060_cmd_mute_disable;
 80056ea:	4b08      	ldr	r3, [pc, #32]	; (800570c <pcm3060_set_cmd+0x3c>)
 80056ec:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80056ee:	463b      	mov	r3, r7
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7fe ffd9 	bl	80046a8 <console_set_command>
}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	0800870c 	.word	0x0800870c
 8005704:	080056b5 	.word	0x080056b5
 8005708:	08008720 	.word	0x08008720
 800570c:	080056c3 	.word	0x080056c3

08005710 <w25q20ew_init>:
	W25Q20EW_CTL *this = (W25Q20EW_CTL*)vp;
}

// 
int32_t w25q20ew_init(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005716:	4b07      	ldr	r3, [pc, #28]	; (8005734 <w25q20ew_init+0x24>)
 8005718:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 800571a:	220c      	movs	r2, #12
 800571c:	2100      	movs	r1, #0
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f002 fdb9 	bl	8008296 <memset>
	
	// 
	this->state = ST_INITIALIZED;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	601a      	str	r2, [r3, #0]
	
	return 0;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	2006f2f8 	.word	0x2006f2f8

08005738 <w25q20ew_open>:

int32_t w25q20ew_open(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 800573e:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <w25q20ew_open+0x30>)
 8005740:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 8005742:	490a      	ldr	r1, [pc, #40]	; (800576c <w25q20ew_open+0x34>)
 8005744:	2000      	movs	r0, #0
 8005746:	f000 fbe9 	bl	8005f1c <octospi_open>
 800574a:	6038      	str	r0, [r7, #0]
	if (ret != 0) {
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <w25q20ew_open+0x20>
		return -1;
 8005752:	f04f 33ff 	mov.w	r3, #4294967295
 8005756:	e003      	b.n	8005760 <w25q20ew_open+0x28>
	}
	
	// 
	this->state = ST_IDLE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2202      	movs	r2, #2
 800575c:	601a      	str	r2, [r3, #0]
	
	return 0;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	2006f2f8 	.word	0x2006f2f8
 800576c:	08008bb8 	.word	0x08008bb8

08005770 <w25q20ew_write_enable>:

// 
int32_t w25q20ew_write_enable(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005776:	4b10      	ldr	r3, [pc, #64]	; (80057b8 <w25q20ew_write_enable+0x48>)
 8005778:	60fb      	str	r3, [r7, #12]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b02      	cmp	r3, #2
 8005780:	d002      	beq.n	8005788 <w25q20ew_write_enable+0x18>
		return -1;
 8005782:	f04f 33ff 	mov.w	r3, #4294967295
 8005786:	e012      	b.n	80057ae <w25q20ew_write_enable+0x3e>
	}
	// 
	this->state = ST_RUNNING;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2203      	movs	r2, #3
 800578c:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 800578e:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <w25q20ew_write_enable+0x4c>)
 8005790:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8005792:	2300      	movs	r3, #0
 8005794:	2200      	movs	r2, #0
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	2000      	movs	r0, #0
 800579a:	f000 fd6f 	bl	800627c <octospi_send>
 800579e:	6078      	str	r0, [r7, #4]
	if (ret != 0) {
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <w25q20ew_write_enable+0x3c>
		return -1;
 80057a6:	f04f 33ff 	mov.w	r3, #4294967295
 80057aa:	e000      	b.n	80057ae <w25q20ew_write_enable+0x3e>
	}
	
	return 0;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	2006f2f8 	.word	0x2006f2f8
 80057bc:	08008870 	.word	0x08008870

080057c0 <w25q20ew_write>:

// 
int32_t w25q20ew_write(uint32_t addr, uint8_t *data, uint8_t size)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	4613      	mov	r3, r2
 80057cc:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80057ce:	4b0e      	ldr	r3, [pc, #56]	; (8005808 <w25q20ew_write+0x48>)
 80057d0:	617b      	str	r3, [r7, #20]
	
	// NULL
	if (data == NULL) {
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d102      	bne.n	80057de <w25q20ew_write+0x1e>
		return -1;
 80057d8:	f04f 33ff 	mov.w	r3, #4294967295
 80057dc:	e00d      	b.n	80057fa <w25q20ew_write+0x3a>
	}
	
	// 
	if (this->state != ST_IDLE) {
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d002      	beq.n	80057ec <w25q20ew_write+0x2c>
		return -1;
 80057e6:	f04f 33ff 	mov.w	r3, #4294967295
 80057ea:	e006      	b.n	80057fa <w25q20ew_write+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2203      	movs	r2, #3
 80057f0:	601a      	str	r2, [r3, #0]
	
	// 
	this->state = ST_IDLE;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2202      	movs	r2, #2
 80057f6:	601a      	str	r2, [r3, #0]
	
	return 0;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	371c      	adds	r7, #28
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	2006f2f8 	.word	0x2006f2f8

0800580c <w25q20ew_erase>:

// 
int32_t w25q20ew_erase(uint32_t addr)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005814:	4b0a      	ldr	r3, [pc, #40]	; (8005840 <w25q20ew_erase+0x34>)
 8005816:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->state != ST_IDLE) {
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b02      	cmp	r3, #2
 800581e:	d002      	beq.n	8005826 <w25q20ew_erase+0x1a>
		return -1;
 8005820:	f04f 33ff 	mov.w	r3, #4294967295
 8005824:	e006      	b.n	8005834 <w25q20ew_erase+0x28>
	}
	// 
	this->state = ST_RUNNING;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2203      	movs	r2, #3
 800582a:	601a      	str	r2, [r3, #0]
	
	// 
	this->state = ST_IDLE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2202      	movs	r2, #2
 8005830:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	2006f2f8 	.word	0x2006f2f8

08005844 <w25q20ew_read>:

// 
int32_t w25q20ew_read(uint32_t addr, uint8_t *data, uint8_t size)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	4613      	mov	r3, r2
 8005850:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005852:	4b0e      	ldr	r3, [pc, #56]	; (800588c <w25q20ew_read+0x48>)
 8005854:	617b      	str	r3, [r7, #20]
	
	// NULL
	if (data == NULL) {
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d102      	bne.n	8005862 <w25q20ew_read+0x1e>
		return -1;
 800585c:	f04f 33ff 	mov.w	r3, #4294967295
 8005860:	e00d      	b.n	800587e <w25q20ew_read+0x3a>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b02      	cmp	r3, #2
 8005868:	d002      	beq.n	8005870 <w25q20ew_read+0x2c>
		return -1;
 800586a:	f04f 33ff 	mov.w	r3, #4294967295
 800586e:	e006      	b.n	800587e <w25q20ew_read+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	2203      	movs	r2, #3
 8005874:	601a      	str	r2, [r3, #0]
	
	// 
	this->state = ST_IDLE;
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2202      	movs	r2, #2
 800587a:	601a      	str	r2, [r3, #0]
	
	return 0;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	371c      	adds	r7, #28
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	2006f2f8 	.word	0x2006f2f8

08005890 <w25q20ew_get_devise_id>:

// ID
int32_t w25q20ew_get_devise_id(void)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005896:	4b11      	ldr	r3, [pc, #68]	; (80058dc <w25q20ew_get_devise_id+0x4c>)
 8005898:	60fb      	str	r3, [r7, #12]
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t id[2];
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d002      	beq.n	80058a8 <w25q20ew_get_devise_id+0x18>
		return -1;
 80058a2:	f04f 33ff 	mov.w	r3, #4294967295
 80058a6:	e015      	b.n	80058d4 <w25q20ew_get_devise_id+0x44>
	}
	// 
	this->state = ST_RUNNING;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2203      	movs	r2, #3
 80058ac:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
 80058ae:	4b0c      	ldr	r3, [pc, #48]	; (80058e0 <w25q20ew_get_devise_id+0x50>)
 80058b0:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, &id, sizeof(id));
 80058b2:	463a      	mov	r2, r7
 80058b4:	2302      	movs	r3, #2
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	2000      	movs	r0, #0
 80058ba:	f000 fd0f 	bl	80062dc <octospi_recv>
 80058be:	6078      	str	r0, [r7, #4]
	if (ret != 0) {
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d002      	beq.n	80058cc <w25q20ew_get_devise_id+0x3c>
		return -1;
 80058c6:	f04f 33ff 	mov.w	r3, #4294967295
 80058ca:	e003      	b.n	80058d4 <w25q20ew_get_devise_id+0x44>
	}
	
	// 
	this->state = ST_IDLE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2202      	movs	r2, #2
 80058d0:	601a      	str	r2, [r3, #0]
	
	return 0;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	2006f2f8 	.word	0x2006f2f8
 80058e0:	08008ad8 	.word	0x08008ad8

080058e4 <w25q20ew_write_disable>:

// 
int32_t w25q20ew_write_disable(void)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80058ea:	4b09      	ldr	r3, [pc, #36]	; (8005910 <w25q20ew_write_disable+0x2c>)
 80058ec:	607b      	str	r3, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d002      	beq.n	80058fc <w25q20ew_write_disable+0x18>
		return -1;
 80058f6:	f04f 33ff 	mov.w	r3, #4294967295
 80058fa:	e003      	b.n	8005904 <w25q20ew_write_disable+0x20>
	}
	// 
	this->state = ST_RUNNING;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2203      	movs	r2, #3
 8005900:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	2006f2f8 	.word	0x2006f2f8

08005914 <w25q20ew_cmd_get_device_id>:

// 
static void w25q20ew_cmd_get_device_id(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
	w25q20ew_get_devise_id();
 8005918:	f7ff ffba 	bl	8005890 <w25q20ew_get_devise_id>
}
 800591c:	bf00      	nop
 800591e:	bd80      	pop	{r7, pc}

08005920 <w25q20ew_set_cmd>:

// 
void w25q20ew_set_cmd(void)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 8005926:	4b06      	ldr	r3, [pc, #24]	; (8005940 <w25q20ew_set_cmd+0x20>)
 8005928:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_get_device_id;
 800592a:	4b06      	ldr	r3, [pc, #24]	; (8005944 <w25q20ew_set_cmd+0x24>)
 800592c:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 800592e:	463b      	mov	r3, r7
 8005930:	4618      	mov	r0, r3
 8005932:	f7fe feb9 	bl	80046a8 <console_set_command>
}
 8005936:	bf00      	nop
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	08008738 	.word	0x08008738
 8005944:	08005915 	.word	0x08005915

08005948 <dma_common_handler>:
	39,		// DMA_RESOURCE_SAI2_B
};

// 
static void dma_common_handler(DMA_CH ch)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	4603      	mov	r3, r0
 8005950:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8005952:	4b25      	ldr	r3, [pc, #148]	; (80059e8 <dma_common_handler+0xa0>)
 8005954:	617b      	str	r3, [r7, #20]
	DMA_CTL *this = get_myself(ch);
 8005956:	79fa      	ldrb	r2, [r7, #7]
 8005958:	4613      	mov	r3, r2
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4a22      	ldr	r2, [pc, #136]	; (80059ec <dma_common_handler+0xa4>)
 8005962:	4413      	add	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
	uint32_t err_bit_pos = ((ch * 4) + 3);
 8005966:	79fb      	ldrb	r3, [r7, #7]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	3303      	adds	r3, #3
 800596c:	60fb      	str	r3, [r7, #12]
	uint32_t comp_bit_pos = ((ch * 4) + 1);
 800596e:	79fb      	ldrb	r3, [r7, #7]
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	3301      	adds	r3, #1
 8005974:	60bb      	str	r3, [r7, #8]
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d011      	beq.n	80059ac <dma_common_handler+0x64>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << ch);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	2101      	movs	r1, #1
 8005990:	fa01 f303 	lsl.w	r3, r1, r3
 8005994:	431a      	orrs	r2, r3
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, -1, this->callback_vp);
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	6892      	ldr	r2, [r2, #8]
 80059a2:	79f8      	ldrb	r0, [r7, #7]
 80059a4:	f04f 31ff 	mov.w	r1, #4294967295
 80059a8:	4798      	blx	r3
		return;
 80059aa:	e01a      	b.n	80059e2 <dma_common_handler+0x9a>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	fa22 f303 	lsr.w	r3, r2, r3
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d010      	beq.n	80059e0 <dma_common_handler+0x98>
		// 
		dma->ifcr |= (1UL << ch);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	79fb      	ldrb	r3, [r7, #7]
 80059c4:	2101      	movs	r1, #1
 80059c6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ca:	431a      	orrs	r2, r3
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, 0, this->callback_vp);
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	6892      	ldr	r2, [r2, #8]
 80059d8:	79f8      	ldrb	r0, [r7, #7]
 80059da:	2100      	movs	r1, #0
 80059dc:	4798      	blx	r3
	}
	
	return;
 80059de:	bf00      	nop
 80059e0:	bf00      	nop
}
 80059e2:	3718      	adds	r7, #24
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	40020000 	.word	0x40020000
 80059ec:	2006f304 	.word	0x2006f304

080059f0 <dma1_handler>:

/*  */
void dma1_handler(void){
 80059f0:	b580      	push	{r7, lr}
 80059f2:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 80059f4:	2000      	movs	r0, #0
 80059f6:	f7ff ffa7 	bl	8005948 <dma_common_handler>
}
 80059fa:	bf00      	nop
 80059fc:	bd80      	pop	{r7, pc}

080059fe <dma2_handler>:

void dma2_handler(void){
 80059fe:	b580      	push	{r7, lr}
 8005a00:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 8005a02:	2001      	movs	r0, #1
 8005a04:	f7ff ffa0 	bl	8005948 <dma_common_handler>
}
 8005a08:	bf00      	nop
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <dma3_handler>:

void dma3_handler(void){
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 8005a10:	2002      	movs	r0, #2
 8005a12:	f7ff ff99 	bl	8005948 <dma_common_handler>
}
 8005a16:	bf00      	nop
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <dma4_handler>:

void dma4_handler(void){
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 8005a1e:	2003      	movs	r0, #3
 8005a20:	f7ff ff92 	bl	8005948 <dma_common_handler>
}
 8005a24:	bf00      	nop
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <dma5_handler>:

void dma5_handler(void){
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 8005a2c:	2004      	movs	r0, #4
 8005a2e:	f7ff ff8b 	bl	8005948 <dma_common_handler>
}
 8005a32:	bf00      	nop
 8005a34:	bd80      	pop	{r7, pc}

08005a36 <dma6_handler>:

void dma6_handler(void){
 8005a36:	b580      	push	{r7, lr}
 8005a38:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 8005a3a:	2005      	movs	r0, #5
 8005a3c:	f7ff ff84 	bl	8005948 <dma_common_handler>
}
 8005a40:	bf00      	nop
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <dma7_handler>:

void dma7_handler(void){
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 8005a48:	2006      	movs	r0, #6
 8005a4a:	f7ff ff7d 	bl	8005948 <dma_common_handler>
}
 8005a4e:	bf00      	nop
 8005a50:	bd80      	pop	{r7, pc}
	...

08005a54 <dma_init>:

// 
// DMA
void dma_init(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	607b      	str	r3, [r7, #4]
 8005a5e:	e028      	b.n	8005ab2 <dma_init+0x5e>
		// 
		this = get_myself(ch);
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	4613      	mov	r3, r2
 8005a64:	005b      	lsls	r3, r3, #1
 8005a66:	4413      	add	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4a15      	ldr	r2, [pc, #84]	; (8005ac0 <dma_init+0x6c>)
 8005a6c:	4413      	add	r3, r2
 8005a6e:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 8005a70:	220c      	movs	r2, #12
 8005a72:	2100      	movs	r1, #0
 8005a74:	6838      	ldr	r0, [r7, #0]
 8005a76:	f002 fc0e 	bl	8008296 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005a7a:	4912      	ldr	r1, [pc, #72]	; (8005ac4 <dma_init+0x70>)
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4413      	add	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	440b      	add	r3, r1
 8005a88:	3308      	adds	r3, #8
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	b218      	sxth	r0, r3
 8005a8e:	490d      	ldr	r1, [pc, #52]	; (8005ac4 <dma_init+0x70>)
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	4613      	mov	r3, r2
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	4413      	add	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	f002 fab4 	bl	800800e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	607b      	str	r3, [r7, #4]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2b06      	cmp	r3, #6
 8005ab6:	d9d3      	bls.n	8005a60 <dma_init+0xc>
	}
	
	return;
 8005ab8:	bf00      	nop
}
 8005aba:	3708      	adds	r7, #8
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	2006f304 	.word	0x2006f304
 8005ac4:	08008bcc 	.word	0x08008bcc

08005ac8 <Error_Handler>:
};

// 
// I2C
static void Error_Handler(void)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
	while(1) {} ;
 8005acc:	e7fe      	b.n	8005acc <Error_Handler+0x4>
	...

08005ad0 <I2C1_EV_IRQHandler>:
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8005ad6:	4b07      	ldr	r3, [pc, #28]	; (8005af4 <I2C1_EV_IRQHandler+0x24>)
 8005ad8:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	3304      	adds	r3, #4
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d004      	beq.n	8005aec <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	3304      	adds	r3, #4
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fa ff8a 	bl	8000a00 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8005aec:	bf00      	nop
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	2006f358 	.word	0x2006f358

08005af8 <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8005afe:	4b07      	ldr	r3, [pc, #28]	; (8005b1c <I2C1_ER_IRQHandler+0x24>)
 8005b00:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	3304      	adds	r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d004      	beq.n	8005b14 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fa ff90 	bl	8000a34 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8005b14:	bf00      	nop
 8005b16:	3708      	adds	r7, #8
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	2006f358 	.word	0x2006f358

08005b20 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8005b26:	4b07      	ldr	r3, [pc, #28]	; (8005b44 <I2C2_EV_IRQHandler+0x24>)
 8005b28:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d004      	beq.n	8005b3c <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	3304      	adds	r3, #4
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7fa ff62 	bl	8000a00 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8005b3c:	bf00      	nop
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	2006f3ec 	.word	0x2006f3ec

08005b48 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8005b4e:	4b07      	ldr	r3, [pc, #28]	; (8005b6c <I2C2_ER_IRQHandler+0x24>)
 8005b50:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3304      	adds	r3, #4
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d004      	beq.n	8005b64 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	3304      	adds	r3, #4
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fa ff68 	bl	8000a34 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8005b64:	bf00      	nop
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	2006f3ec 	.word	0x2006f3ec

08005b70 <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005b76:	2300      	movs	r3, #0
 8005b78:	607b      	str	r3, [r7, #4]
 8005b7a:	e03d      	b.n	8005bf8 <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2294      	movs	r2, #148	; 0x94
 8005b80:	fb02 f303 	mul.w	r3, r2, r3
 8005b84:	4a20      	ldr	r2, [pc, #128]	; (8005c08 <i2c_wrapper_init+0x98>)
 8005b86:	4413      	add	r3, r2
 8005b88:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8005b8a:	2294      	movs	r2, #148	; 0x94
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	6838      	ldr	r0, [r7, #0]
 8005b90:	f002 fb81 	bl	8008296 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005b94:	491d      	ldr	r1, [pc, #116]	; (8005c0c <i2c_wrapper_init+0x9c>)
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	1a9b      	subs	r3, r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	440b      	add	r3, r1
 8005ba2:	330c      	adds	r3, #12
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	b218      	sxth	r0, r3
 8005ba8:	4918      	ldr	r1, [pc, #96]	; (8005c0c <i2c_wrapper_init+0x9c>)
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	4613      	mov	r3, r2
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	1a9b      	subs	r3, r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	440b      	add	r3, r1
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4619      	mov	r1, r3
 8005bbc:	f002 fa27 	bl	800800e <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8005bc0:	4912      	ldr	r1, [pc, #72]	; (8005c0c <i2c_wrapper_init+0x9c>)
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	00db      	lsls	r3, r3, #3
 8005bc8:	1a9b      	subs	r3, r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	440b      	add	r3, r1
 8005bce:	3318      	adds	r3, #24
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	b218      	sxth	r0, r3
 8005bd4:	490d      	ldr	r1, [pc, #52]	; (8005c0c <i2c_wrapper_init+0x9c>)
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	1a9b      	subs	r3, r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	440b      	add	r3, r1
 8005be2:	3314      	adds	r3, #20
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4619      	mov	r1, r3
 8005be8:	f002 fa11 	bl	800800e <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	607b      	str	r3, [r7, #4]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d9be      	bls.n	8005b7c <i2c_wrapper_init+0xc>
	}
}
 8005bfe:	bf00      	nop
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	2006f358 	.word	0x2006f358
 8005c0c:	08008c20 	.word	0x08008c20

08005c10 <i2c_wrapper_send>:
	return 0;
}

// I2C
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60ba      	str	r2, [r7, #8]
 8005c18:	607b      	str	r3, [r7, #4]
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	73fb      	strb	r3, [r7, #15]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d902      	bls.n	8005c2e <i2c_wrapper_send+0x1e>
		return -1;
 8005c28:	f04f 33ff 	mov.w	r3, #4294967295
 8005c2c:	e030      	b.n	8005c90 <i2c_wrapper_send+0x80>
	}
	
	// NULL
	if (data == NULL) {
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d102      	bne.n	8005c3a <i2c_wrapper_send+0x2a>
		return -1;
 8005c34:	f04f 33ff 	mov.w	r3, #4294967295
 8005c38:	e02a      	b.n	8005c90 <i2c_wrapper_send+0x80>
	}
	
	// 
	this = get_myself(ch);
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	2294      	movs	r2, #148	; 0x94
 8005c3e:	fb02 f303 	mul.w	r3, r2, r3
 8005c42:	4a15      	ldr	r2, [pc, #84]	; (8005c98 <i2c_wrapper_send+0x88>)
 8005c44:	4413      	add	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_OPEND) {
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d002      	beq.n	8005c56 <i2c_wrapper_send+0x46>
		return -1;
 8005c50:	f04f 33ff 	mov.w	r3, #4294967295
 8005c54:	e01c      	b.n	8005c90 <i2c_wrapper_send+0x80>
	}
	
	// 
	this->state = ST_SENDING;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	2204      	movs	r2, #4
 8005c5a:	601a      	str	r2, [r3, #0]
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8005c5c:	e009      	b.n	8005c72 <i2c_wrapper_send+0x62>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	3304      	adds	r3, #4
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fa ff41 	bl	8000aea <HAL_I2C_GetError>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b04      	cmp	r3, #4
 8005c6c:	d001      	beq.n	8005c72 <i2c_wrapper_send+0x62>
			Error_Handler();
 8005c6e:	f7ff ff2b 	bl	8005ac8 <Error_Handler>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	1d18      	adds	r0, r3, #4
 8005c76:	7bbb      	ldrb	r3, [r7, #14]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	b299      	uxth	r1, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	f7fa fddc 	bl	8000840 <HAL_I2C_Master_Transmit_IT>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1e7      	bne.n	8005c5e <i2c_wrapper_send+0x4e>
		}
	}
	
	return 0;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3718      	adds	r7, #24
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	2006f358 	.word	0x2006f358

08005c9c <i2c_wrapper_read>:

// I2C
int32_t i2c_wrapper_read(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b086      	sub	sp, #24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60ba      	str	r2, [r7, #8]
 8005ca4:	607b      	str	r3, [r7, #4]
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	73fb      	strb	r3, [r7, #15]
 8005caa:	460b      	mov	r3, r1
 8005cac:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d902      	bls.n	8005cba <i2c_wrapper_read+0x1e>
		return -1;
 8005cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8005cb8:	e030      	b.n	8005d1c <i2c_wrapper_read+0x80>
	}
	
	// NULL
	if (data == NULL) {
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d102      	bne.n	8005cc6 <i2c_wrapper_read+0x2a>
		return -1;
 8005cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc4:	e02a      	b.n	8005d1c <i2c_wrapper_read+0x80>
	}
	
	// 
	this = get_myself(ch);
 8005cc6:	7bfb      	ldrb	r3, [r7, #15]
 8005cc8:	2294      	movs	r2, #148	; 0x94
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	4a15      	ldr	r2, [pc, #84]	; (8005d24 <i2c_wrapper_read+0x88>)
 8005cd0:	4413      	add	r3, r2
 8005cd2:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_OPEND) {
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d002      	beq.n	8005ce2 <i2c_wrapper_read+0x46>
		return -1;
 8005cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce0:	e01c      	b.n	8005d1c <i2c_wrapper_read+0x80>
	}
	
	// 
	this->state = ST_RECEIVING;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	601a      	str	r2, [r3, #0]
	
	// (sample)
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8005ce8:	e009      	b.n	8005cfe <i2c_wrapper_read+0x62>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	3304      	adds	r3, #4
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7fa fefb 	bl	8000aea <HAL_I2C_GetError>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	d001      	beq.n	8005cfe <i2c_wrapper_read+0x62>
			Error_Handler();
 8005cfa:	f7ff fee5 	bl	8005ac8 <Error_Handler>
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	1d18      	adds	r0, r3, #4
 8005d02:	7bbb      	ldrb	r3, [r7, #14]
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	005b      	lsls	r3, r3, #1
 8005d08:	b299      	uxth	r1, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	f7fa fe06 	bl	8000920 <HAL_I2C_Master_Receive_IT>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e7      	bne.n	8005cea <i2c_wrapper_read+0x4e>
		}
	}
	
	return 0;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3718      	adds	r7, #24
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	2006f358 	.word	0x2006f358

08005d28 <opctspi_common_handler>:
} OCTSPI_CTL;
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// 
void opctspi_common_handler(uint32_t ch){
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
	volatile struct stm32l4_octspi *octspi_base_addr;
	octspi_base_addr = get_reg(ch);
 8005d30:	4907      	ldr	r1, [pc, #28]	; (8005d50 <opctspi_common_handler+0x28>)
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	4413      	add	r3, r2
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	440b      	add	r3, r1
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	60fb      	str	r3, [r7, #12]
	// 
}
 8005d42:	bf00      	nop
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	08008c58 	.word	0x08008c58

08005d54 <opctspi1_handler>:

//  CH1
static void opctspi1_handler(void) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 8005d58:	2000      	movs	r0, #0
 8005d5a:	f7ff ffe5 	bl	8005d28 <opctspi_common_handler>
}
 8005d5e:	bf00      	nop
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <opctspi2_handler>:

//  CH2
static void opctspi2_handler(void) {
 8005d62:	b580      	push	{r7, lr}
 8005d64:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 8005d66:	2001      	movs	r0, #1
 8005d68:	f7ff ffde 	bl	8005d28 <opctspi_common_handler>
}
 8005d6c:	bf00      	nop
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <get_expornent>:

// 
static uint8_t get_expornent(uint32_t value)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 2;
 8005d78:	2302      	movs	r3, #2
 8005d7a:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	73fb      	strb	r3, [r7, #15]
	
	/* 256 */
	for (i = 0; i < 256; i++) {
 8005d80:	2300      	movs	r3, #0
 8005d82:	75fb      	strb	r3, [r7, #23]
		base = base << i;
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8c:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d302      	bcc.n	8005d9c <get_expornent+0x2c>
			expornent = i;
 8005d96:	7dfb      	ldrb	r3, [r7, #23]
 8005d98:	73fb      	strb	r3, [r7, #15]
			break;
 8005d9a:	e003      	b.n	8005da4 <get_expornent+0x34>
	for (i = 0; i < 256; i++) {
 8005d9c:	7dfb      	ldrb	r3, [r7, #23]
 8005d9e:	3301      	adds	r3, #1
 8005da0:	75fb      	strb	r3, [r7, #23]
		base = base << i;
 8005da2:	e7ef      	b.n	8005d84 <get_expornent+0x14>
		}
	}
	
	return expornent;
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
	...

08005db4 <set_clk>:

// 
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	6039      	str	r1, [r7, #0]
 8005dbe:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 8005dc0:	79fa      	ldrb	r2, [r7, #7]
 8005dc2:	4913      	ldr	r1, [pc, #76]	; (8005e10 <set_clk+0x5c>)
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	4413      	add	r3, r2
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	440b      	add	r3, r1
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// OCTOSPI
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8005dd2:	79fa      	ldrb	r2, [r7, #7]
 8005dd4:	490e      	ldr	r1, [pc, #56]	; (8005e10 <set_clk+0x5c>)
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	005b      	lsls	r3, r3, #1
 8005dda:	4413      	add	r3, r2
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	440b      	add	r3, r1
 8005de0:	3314      	adds	r3, #20
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7fd f9d5 	bl	8003194 <HAL_RCCEx_GetPeriphCLKFreq>
 8005dea:	60f8      	str	r0, [r7, #12]
	// 
	prescale = octospi_clk/clk;
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df4:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <set_clk+0x4c>
		prescale = 1;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	617b      	str	r3, [r7, #20]
	}
	// 
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	60da      	str	r2, [r3, #12]
}
 8005e08:	bf00      	nop
 8005e0a:	3718      	adds	r7, #24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	08008c58 	.word	0x08008c58

08005e14 <pin_config>:

// 
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	6039      	str	r1, [r7, #0]
 8005e1e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 8005e20:	4b0d      	ldr	r3, [pc, #52]	; (8005e58 <pin_config+0x44>)
 8005e22:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005e28:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005e2e:	60fb      	str	r3, [r7, #12]
	// OCTOSPIM
	// 
	//octspim_base_addr->cr =
	
	// pcr
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8005e30:	79fb      	ldrb	r3, [r7, #7]
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	f107 0218 	add.w	r2, r7, #24
 8005e38:	4413      	add	r3, r2
 8005e3a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8005e3e:	613b      	str	r3, [r7, #16]
	
	// 
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f043 3201 	orr.w	r2, r3, #16843009	; 0x1010101
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	601a      	str	r2, [r3, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	371c      	adds	r7, #28
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	50061c00 	.word	0x50061c00

08005e5c <wait_status>:

// 
static int32_t wait_status(OCTOSPI_CH ch, uint32_t flag, uint32_t timeout)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	4603      	mov	r3, r0
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 8005e6a:	7bfa      	ldrb	r2, [r7, #15]
 8005e6c:	490e      	ldr	r1, [pc, #56]	; (8005ea8 <wait_status+0x4c>)
 8005e6e:	4613      	mov	r3, r2
 8005e70:	005b      	lsls	r3, r3, #1
 8005e72:	4413      	add	r3, r2
 8005e74:	00db      	lsls	r3, r3, #3
 8005e76:	440b      	add	r3, r1
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & flag) == 0) {
 8005e7c:	e007      	b.n	8005e8e <wait_status+0x32>
		// 
		if (timeout-- == 0) {
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	1e5a      	subs	r2, r3, #1
 8005e82:	607a      	str	r2, [r7, #4]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <wait_status+0x32>
			return E_TMOUT;
 8005e88:	f06f 0301 	mvn.w	r3, #1
 8005e8c:	e006      	b.n	8005e9c <wait_status+0x40>
	while((octspi_base_addr->sr & flag) == 0) {
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	6a1a      	ldr	r2, [r3, #32]
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d0f1      	beq.n	8005e7e <wait_status+0x22>
		}
	}
	
	return E_OK;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	371c      	adds	r7, #28
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	08008c58 	.word	0x08008c58

08005eac <octospi_init>:

// 
void octospi_init(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
	OCTSPI_CTL *this;
	uint8_t ch;
	
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	71fb      	strb	r3, [r7, #7]
 8005eb6:	e025      	b.n	8005f04 <octospi_init+0x58>
		// 
		this = get_myself(ch);
 8005eb8:	79fb      	ldrb	r3, [r7, #7]
 8005eba:	011b      	lsls	r3, r3, #4
 8005ebc:	4a15      	ldr	r2, [pc, #84]	; (8005f14 <octospi_init+0x68>)
 8005ebe:	4413      	add	r3, r2
 8005ec0:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(OCTSPI_CTL));
 8005ec2:	2210      	movs	r2, #16
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	6838      	ldr	r0, [r7, #0]
 8005ec8:	f002 f9e5 	bl	8008296 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005ecc:	79fa      	ldrb	r2, [r7, #7]
 8005ece:	4912      	ldr	r1, [pc, #72]	; (8005f18 <octospi_init+0x6c>)
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	005b      	lsls	r3, r3, #1
 8005ed4:	4413      	add	r3, r2
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	440b      	add	r3, r1
 8005eda:	330c      	adds	r3, #12
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	b218      	sxth	r0, r3
 8005ee0:	79fa      	ldrb	r2, [r7, #7]
 8005ee2:	490d      	ldr	r1, [pc, #52]	; (8005f18 <octospi_init+0x6c>)
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	4413      	add	r3, r2
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	440b      	add	r3, r1
 8005eee:	3308      	adds	r3, #8
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	f002 f88b 	bl	800800e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	2201      	movs	r2, #1
 8005efc:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8005efe:	79fb      	ldrb	r3, [r7, #7]
 8005f00:	3301      	adds	r3, #1
 8005f02:	71fb      	strb	r3, [r7, #7]
 8005f04:	79fb      	ldrb	r3, [r7, #7]
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d9d6      	bls.n	8005eb8 <octospi_init+0xc>
	}
}
 8005f0a:	bf00      	nop
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	2006f480 	.word	0x2006f480
 8005f18:	08008c58 	.word	0x08008c58

08005f1c <octospi_open>:

// 
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8005f1c:	b590      	push	{r4, r7, lr}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	6039      	str	r1, [r7, #0]
 8005f26:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8005f28:	79fb      	ldrb	r3, [r7, #7]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d902      	bls.n	8005f34 <octospi_open+0x18>
		return E_PAR;
 8005f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f32:	e096      	b.n	8006062 <octospi_open+0x146>
	}
	
	// 
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	799b      	ldrb	r3, [r3, #6]
 8005f38:	2b05      	cmp	r3, #5
 8005f3a:	d902      	bls.n	8005f42 <octospi_open+0x26>
		return E_PAR;
 8005f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f40:	e08f      	b.n	8006062 <octospi_open+0x146>
	}
	
	//  (*) OCTO
	if (par->interface >= OCTOSPI_IF_OCTO) {
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	795b      	ldrb	r3, [r3, #5]
 8005f46:	2b03      	cmp	r3, #3
 8005f48:	d902      	bls.n	8005f50 <octospi_open+0x34>
		return E_PAR;
 8005f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f4e:	e088      	b.n	8006062 <octospi_open+0x146>
	}
	
	// 
	this = get_myself(ch);
 8005f50:	79fb      	ldrb	r3, [r7, #7]
 8005f52:	011b      	lsls	r3, r3, #4
 8005f54:	4a45      	ldr	r2, [pc, #276]	; (800606c <octospi_open+0x150>)
 8005f56:	4413      	add	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d002      	beq.n	8005f68 <octospi_open+0x4c>
		return E_PAR;
 8005f62:	f04f 33ff 	mov.w	r3, #4294967295
 8005f66:	e07c      	b.n	8006062 <octospi_open+0x146>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 8005f68:	79fa      	ldrb	r2, [r7, #7]
 8005f6a:	4941      	ldr	r1, [pc, #260]	; (8006070 <octospi_open+0x154>)
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	005b      	lsls	r3, r3, #1
 8005f70:	4413      	add	r3, r2
 8005f72:	00db      	lsls	r3, r3, #3
 8005f74:	440b      	add	r3, r1
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	60bb      	str	r3, [r7, #8]
		7. OCTOSPI_WIR
		8. OCTOSPI_WABRalternate
	*/
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	799b      	ldrb	r3, [r3, #6]
 8005f7e:	061b      	lsls	r3, r3, #24
 8005f80:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7ff fef1 	bl	8005d70 <get_expornent>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	3b01      	subs	r3, #1
 8005f92:	041b      	lsls	r3, r3, #16
 8005f94:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8005f98:	4323      	orrs	r3, r4
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	7bdb      	ldrb	r3, [r3, #15]
 8005fa0:	f003 0301 	and.w	r3, r3, #1
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	609a      	str	r2, [r3, #8]
	// CR
	// FTHRESFIFO
	//octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
	// 1FTF
	// 
	if (par->dual_mode != FALSE) {
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	7b1b      	ldrb	r3, [r3, #12]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d005      	beq.n	8005fbe <octospi_open+0xa2>
		octspi_base_addr->cr |= CR_DMM;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	601a      	str	r2, [r3, #0]
	}
	
	// 
	// DCR2
	set_clk(ch, par->clk);
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	4611      	mov	r1, r2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7ff fef4 	bl	8005db4 <set_clk>
	
	// DQSSSIO
	if (par->dqs_used != FALSE) {
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	7b5b      	ldrb	r3, [r3, #13]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d007      	beq.n	8005fe4 <octospi_open+0xc8>
		octspi_base_addr->ccr |= CCR_SIOO;
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005fda:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->ssio_used != FALSE) {
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	7c1b      	ldrb	r3, [r3, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d007      	beq.n	8005ffc <octospi_open+0xe0>
		octspi_base_addr->ccr |= CCR_DQSE;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005ff2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// 
	pin_config(ch, par);
 8005ffc:	79fb      	ldrb	r3, [r7, #7]
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	4618      	mov	r0, r3
 8006002:	f7ff ff07 	bl	8005e14 <pin_config>
	
	// OCTOSPI
	octspi_base_addr->cr |= CR_EN;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f043 0201 	orr.w	r2, r3, #1
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8006012:	79fa      	ldrb	r2, [r7, #7]
 8006014:	4916      	ldr	r1, [pc, #88]	; (8006070 <octospi_open+0x154>)
 8006016:	4613      	mov	r3, r2
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	4413      	add	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	440b      	add	r3, r1
 8006020:	3304      	adds	r3, #4
 8006022:	f993 0000 	ldrsb.w	r0, [r3]
 8006026:	79fa      	ldrb	r2, [r7, #7]
 8006028:	4911      	ldr	r1, [pc, #68]	; (8006070 <octospi_open+0x154>)
 800602a:	4613      	mov	r3, r2
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	4413      	add	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	440b      	add	r3, r1
 8006034:	3310      	adds	r3, #16
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2200      	movs	r2, #0
 800603a:	4619      	mov	r1, r3
 800603c:	f7fa f999 	bl	8000372 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8006040:	79fa      	ldrb	r2, [r7, #7]
 8006042:	490b      	ldr	r1, [pc, #44]	; (8006070 <octospi_open+0x154>)
 8006044:	4613      	mov	r3, r2
 8006046:	005b      	lsls	r3, r3, #1
 8006048:	4413      	add	r3, r2
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	440b      	add	r3, r1
 800604e:	3304      	adds	r3, #4
 8006050:	f993 3000 	ldrsb.w	r3, [r3]
 8006054:	4618      	mov	r0, r3
 8006056:	f7fa f9a8 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2202      	movs	r2, #2
 800605e:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	bd90      	pop	{r4, r7, pc}
 800606a:	bf00      	nop
 800606c:	2006f480 	.word	0x2006f480
 8006070:	08008c58 	.word	0x08008c58

08006074 <octospi_proc>:
	return E_OK;
}

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b088      	sub	sp, #32
 8006078:	af00      	add	r7, sp, #0
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 8006084:	2300      	movs	r3, #0
 8006086:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 8006088:	7bfb      	ldrb	r3, [r7, #15]
 800608a:	011b      	lsls	r3, r3, #4
 800608c:	4a79      	ldr	r2, [pc, #484]	; (8006274 <octospi_proc+0x200>)
 800608e:	4413      	add	r3, r2
 8006090:	61bb      	str	r3, [r7, #24]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 8006092:	7bfa      	ldrb	r2, [r7, #15]
 8006094:	4978      	ldr	r1, [pc, #480]	; (8006278 <octospi_proc+0x204>)
 8006096:	4613      	mov	r3, r2
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	4413      	add	r3, r2
 800609c:	00db      	lsls	r3, r3, #3
 800609e:	440b      	add	r3, r1
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	617b      	str	r3, [r7, #20]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	601a      	str	r2, [r3, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	071b      	lsls	r3, r3, #28
 80060b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80060bc:	431a      	orrs	r2, r3
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	601a      	str	r2, [r3, #0]
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <octospi_proc+0x5c>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	f040 80cc 	bne.w	8006268 <octospi_proc+0x1f4>
		// 
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	431a      	orrs	r2, r3
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		
		// 
		// 
		if (size > 0) {
 80060e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00a      	beq.n	80060fe <octospi_proc+0x8a>
			// 
			octspi_base_addr->dlr = size;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060ec:	641a      	str	r2, [r3, #64]	; 0x40
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	7d1b      	ldrb	r3, [r3, #20]
 80060f2:	061b      	lsls	r3, r3, #24
 80060f4:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80060f8:	69fa      	ldr	r2, [r7, #28]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	61fb      	str	r3, [r7, #28]
		}
		// 
		if (cfg->alternate_all_size > 0) {
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d013      	beq.n	800612e <octospi_proc+0xba>
			octspi_base_addr->abr = cfg->alternate_all_size;
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	699a      	ldr	r2, [r3, #24]
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	7d5b      	ldrb	r3, [r3, #21]
 8006114:	051b      	lsls	r3, r3, #20
 8006116:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	7d9b      	ldrb	r3, [r3, #22]
 800611e:	041b      	lsls	r3, r3, #16
 8006120:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006124:	4313      	orrs	r3, r2
 8006126:	461a      	mov	r2, r3
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	4313      	orrs	r3, r2
 800612c:	61fb      	str	r3, [r7, #28]
		}
		// 
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	7b5b      	ldrb	r3, [r3, #13]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d012      	beq.n	800615c <octospi_proc+0xe8>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	7b5b      	ldrb	r3, [r3, #13]
 800613a:	2b05      	cmp	r3, #5
 800613c:	d00e      	beq.n	800615c <octospi_proc+0xe8>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	7b1b      	ldrb	r3, [r3, #12]
 8006142:	031b      	lsls	r3, r3, #12
 8006144:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	7b5b      	ldrb	r3, [r3, #13]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006152:	4313      	orrs	r3, r2
 8006154:	461a      	mov	r2, r3
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	4313      	orrs	r3, r2
 800615a:	61fb      	str	r3, [r7, #28]
		}
		
		// 
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	791b      	ldrb	r3, [r3, #4]
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	795b      	ldrb	r3, [r3, #5]
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	4313      	orrs	r3, r2
 8006170:	461a      	mov	r2, r3
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	4313      	orrs	r3, r2
 8006176:	61fb      	str	r3, [r7, #28]
		
		// CCR
		octspi_base_addr->ccr = tmp_ccr;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	69fa      	ldr	r2, [r7, #28]
 800617c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->ir = cfg->inst;
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		
		// 
		// (*) 
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	7b5b      	ldrb	r3, [r3, #13]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <octospi_proc+0x126>
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	7b5b      	ldrb	r3, [r3, #13]
 8006196:	2b05      	cmp	r3, #5
 8006198:	d102      	bne.n	80061a0 <octospi_proc+0x12c>
 800619a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619c:	2b00      	cmp	r3, #0
 800619e:	d063      	beq.n	8006268 <octospi_proc+0x1f4>
			;
		// 
		// (*) 
		} else if (((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) && (size == 0)) {
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	7b5b      	ldrb	r3, [r3, #13]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00b      	beq.n	80061c0 <octospi_proc+0x14c>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	7b5b      	ldrb	r3, [r3, #13]
 80061ac:	2b05      	cmp	r3, #5
 80061ae:	d007      	beq.n	80061c0 <octospi_proc+0x14c>
 80061b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d104      	bne.n	80061c0 <octospi_proc+0x14c>
			// 
			octspi_base_addr->ar = cfg->addr;
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	649a      	str	r2, [r3, #72]	; 0x48
 80061be:	e053      	b.n	8006268 <octospi_proc+0x1f4>
			
		// 
		// (*) 
		} else if (((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) && (size > 0)) {
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	7b5b      	ldrb	r3, [r3, #13]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d04f      	beq.n	8006268 <octospi_proc+0x1f4>
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	7b5b      	ldrb	r3, [r3, #13]
 80061cc:	2b05      	cmp	r3, #5
 80061ce:	d04b      	beq.n	8006268 <octospi_proc+0x1f4>
 80061d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d048      	beq.n	8006268 <octospi_proc+0x1f4>
			// 
			octspi_base_addr->ar = cfg->addr;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	689a      	ldr	r2, [r3, #8]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	649a      	str	r2, [r3, #72]	; 0x48
			
			// 
			this->data = data;
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	609a      	str	r2, [r3, #8]
			// 
			this->data_size = size;
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061e8:	60da      	str	r2, [r3, #12]
			
			// 
			while (this->data_size > 0) {
 80061ea:	e026      	b.n	800623a <octospi_proc+0x1c6>
				// FIFO/
				if (wait_status(ch, SR_FTF ,TIMEOUT) != E_OK) {
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80061f2:	2104      	movs	r1, #4
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff fe31 	bl	8005e5c <wait_status>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <octospi_proc+0x192>
					return E_TMOUT;
 8006200:	f06f 0301 	mvn.w	r3, #1
 8006204:	e031      	b.n	800626a <octospi_proc+0x1f6>
				}
				// 
				if (mode == FMODE_INDIRECT_WRITE) {
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d106      	bne.n	800621a <octospi_proc+0x1a6>
					// 
					octspi_base_addr->dr = *(this->data);
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	461a      	mov	r2, r3
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	651a      	str	r2, [r3, #80]	; 0x50
 8006218:	e005      	b.n	8006226 <octospi_proc+0x1b2>
					
				// 
				} else {
					// 
					*(this->data) = octspi_base_addr->dr;
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006222:	b2d2      	uxtb	r2, r2
 8006224:	701a      	strb	r2, [r3, #0]
					
				}
				
				// 
				this->data++;
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	1c5a      	adds	r2, r3, #1
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	609a      	str	r2, [r3, #8]
				this->data_size--;
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	1e5a      	subs	r2, r3, #1
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	60da      	str	r2, [r3, #12]
			while (this->data_size > 0) {
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1d4      	bne.n	80061ec <octospi_proc+0x178>
				
			}
			
			// 
			if (wait_status(ch, SR_TCF, TIMEOUT) != 0) {
 8006242:	7bfb      	ldrb	r3, [r7, #15]
 8006244:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006248:	2102      	movs	r1, #2
 800624a:	4618      	mov	r0, r3
 800624c:	f7ff fe06 	bl	8005e5c <wait_status>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <octospi_proc+0x1e8>
				return E_TMOUT;
 8006256:	f06f 0301 	mvn.w	r3, #1
 800625a:	e006      	b.n	800626a <octospi_proc+0x1f6>
			}
			// 
			octspi_base_addr->fcr |= FCR_CTCF;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006260:	f043 0202 	orr.w	r2, r3, #2
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	625a      	str	r2, [r3, #36]	; 0x24
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3720      	adds	r7, #32
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2006f480 	.word	0x2006f480
 8006278:	08008c58 	.word	0x08008c58

0800627c <octospi_send>:

int32_t octospi_send(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af02      	add	r7, sp, #8
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
 8006286:	603b      	str	r3, [r7, #0]
 8006288:	4603      	mov	r3, r0
 800628a:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 800628c:	7bfb      	ldrb	r3, [r7, #15]
 800628e:	2b01      	cmp	r3, #1
 8006290:	d902      	bls.n	8006298 <octospi_send+0x1c>
		return -1;
 8006292:	f04f 33ff 	mov.w	r3, #4294967295
 8006296:	e01b      	b.n	80062d0 <octospi_send+0x54>
	}
	
	// 
	this = get_myself(ch);
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	4a0e      	ldr	r2, [pc, #56]	; (80062d8 <octospi_send+0x5c>)
 800629e:	4413      	add	r3, r2
 80062a0:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d002      	beq.n	80062b0 <octospi_send+0x34>
		return E_PAR;
 80062aa:	f04f 33ff 	mov.w	r3, #4294967295
 80062ae:	e00f      	b.n	80062d0 <octospi_send+0x54>
	}
	
	// 
	this->status = ST_RUN;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2203      	movs	r2, #3
 80062b4:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 80062b6:	7bf8      	ldrb	r0, [r7, #15]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	f7ff fed7 	bl	8006074 <octospi_proc>
 80062c6:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	2202      	movs	r2, #2
 80062cc:	605a      	str	r2, [r3, #4]
	
	return ret;
 80062ce:	693b      	ldr	r3, [r7, #16]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	2006f480 	.word	0x2006f480

080062dc <octospi_recv>:

int32_t octospi_recv(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	607a      	str	r2, [r7, #4]
 80062e6:	603b      	str	r3, [r7, #0]
 80062e8:	4603      	mov	r3, r0
 80062ea:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d902      	bls.n	80062f8 <octospi_recv+0x1c>
		return -1;
 80062f2:	f04f 33ff 	mov.w	r3, #4294967295
 80062f6:	e015      	b.n	8006324 <octospi_recv+0x48>
	}
	
	// 
	this = get_myself(ch);
 80062f8:	7bfb      	ldrb	r3, [r7, #15]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	4a0b      	ldr	r2, [pc, #44]	; (800632c <octospi_recv+0x50>)
 80062fe:	4413      	add	r3, r2
 8006300:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	2b02      	cmp	r3, #2
 8006308:	d002      	beq.n	8006310 <octospi_recv+0x34>
		return -1;
 800630a:	f04f 33ff 	mov.w	r3, #4294967295
 800630e:	e009      	b.n	8006324 <octospi_recv+0x48>
	}
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 8006310:	7bf8      	ldrb	r0, [r7, #15]
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	68b9      	ldr	r1, [r7, #8]
 800631c:	f7ff feaa 	bl	8006074 <octospi_proc>
 8006320:	6138      	str	r0, [r7, #16]
	
	return ret;
 8006322:	693b      	ldr	r3, [r7, #16]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3718      	adds	r7, #24
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	2006f480 	.word	0x2006f480

08006330 <sai_common_handler>:
	}
}

// 
static void sai_common_handler(SAI_CH ch)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b088      	sub	sp, #32
 8006334:	af00      	add	r7, sp, #0
 8006336:	4603      	mov	r3, r0
 8006338:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 800633a:	79fa      	ldrb	r2, [r7, #7]
 800633c:	493a      	ldr	r1, [pc, #232]	; (8006428 <sai_common_handler+0xf8>)
 800633e:	4613      	mov	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	440b      	add	r3, r1
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	69db      	ldr	r3, [r3, #28]
 8006350:	f043 0201 	orr.w	r2, r3, #1
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	695b      	ldr	r3, [r3, #20]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b00      	cmp	r3, #0
 8006362:	d05d      	beq.n	8006420 <sai_common_handler+0xf0>
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	f003 0308 	and.w	r3, r3, #8
 800636c:	2b00      	cmp	r3, #0
 800636e:	d057      	beq.n	8006420 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 8006370:	79fa      	ldrb	r2, [r7, #7]
 8006372:	4613      	mov	r3, r2
 8006374:	02db      	lsls	r3, r3, #11
 8006376:	4413      	add	r3, r2
 8006378:	015b      	lsls	r3, r3, #5
 800637a:	4a2c      	ldr	r2, [pc, #176]	; (800642c <sai_common_handler+0xfc>)
 800637c:	4413      	add	r3, r2
 800637e:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	3304      	adds	r3, #4
 8006384:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	3304      	adds	r3, #4
 800638a:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 800638c:	2300      	movs	r3, #0
 800638e:	77fb      	strb	r3, [r7, #31]
 8006390:	e041      	b.n	8006416 <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006398:	3304      	adds	r3, #4
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d014      	beq.n	80063d2 <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3301      	adds	r3, #1
 80063c4:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	e01e      	b.n	8006410 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	f023 0208 	bic.w	r2, r3, #8
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80063e4:	3314      	adds	r3, #20
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00c      	beq.n	8006406 <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80063f2:	3314      	adds	r3, #20
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80063fc:	3318      	adds	r3, #24
 80063fe:	6819      	ldr	r1, [r3, #0]
 8006400:	79fb      	ldrb	r3, [r7, #7]
 8006402:	4618      	mov	r0, r3
 8006404:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2202      	movs	r2, #2
 800640a:	705a      	strb	r2, [r3, #1]
				break;
 800640c:	bf00      	nop
			}
		}
	}
}
 800640e:	e007      	b.n	8006420 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8006410:	7ffb      	ldrb	r3, [r7, #31]
 8006412:	3301      	adds	r3, #1
 8006414:	77fb      	strb	r3, [r7, #31]
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	789b      	ldrb	r3, [r3, #2]
 800641a:	7ffa      	ldrb	r2, [r7, #31]
 800641c:	429a      	cmp	r2, r3
 800641e:	d3b8      	bcc.n	8006392 <sai_common_handler+0x62>
}
 8006420:	bf00      	nop
 8006422:	3720      	adds	r7, #32
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	08008c88 	.word	0x08008c88
 800642c:	2006f4a0 	.word	0x2006f4a0

08006430 <sai1_handler>:

// 
void sai1_handler(void){
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8006434:	2000      	movs	r0, #0
 8006436:	f7ff ff7b 	bl	8006330 <sai_common_handler>
}
 800643a:	bf00      	nop
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8006446:	2300      	movs	r3, #0
 8006448:	607b      	str	r3, [r7, #4]
 800644a:	e02c      	b.n	80064a6 <sai_init+0x66>
		// 
		this = get_myself(ch);
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	4613      	mov	r3, r2
 8006450:	02db      	lsls	r3, r3, #11
 8006452:	4413      	add	r3, r2
 8006454:	015b      	lsls	r3, r3, #5
 8006456:	4a17      	ldr	r2, [pc, #92]	; (80064b4 <sai_init+0x74>)
 8006458:	4413      	add	r3, r2
 800645a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 800645c:	4a16      	ldr	r2, [pc, #88]	; (80064b8 <sai_init+0x78>)
 800645e:	2100      	movs	r1, #0
 8006460:	6838      	ldr	r0, [r7, #0]
 8006462:	f001 ff18 	bl	8008296 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006466:	4915      	ldr	r1, [pc, #84]	; (80064bc <sai_init+0x7c>)
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	4613      	mov	r3, r2
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	440b      	add	r3, r1
 8006474:	330c      	adds	r3, #12
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	b218      	sxth	r0, r3
 800647a:	4910      	ldr	r1, [pc, #64]	; (80064bc <sai_init+0x7c>)
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	4613      	mov	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4413      	add	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	440b      	add	r3, r1
 8006488:	3308      	adds	r3, #8
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4619      	mov	r1, r3
 800648e:	f001 fdbe 	bl	800800e <kz_setintr>
		// 
		this->ch = ch;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	b2da      	uxtb	r2, r3
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	2201      	movs	r2, #1
 800649e:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3301      	adds	r3, #1
 80064a4:	607b      	str	r3, [r7, #4]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0cf      	beq.n	800644c <sai_init+0xc>
	}
	
	return;
 80064ac:	bf00      	nop
}
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	2006f4a0 	.word	0x2006f4a0
 80064b8:	00010020 	.word	0x00010020
 80064bc:	08008c88 	.word	0x08008c88

080064c0 <get_fifo_empty_num>:
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	4603      	mov	r3, r0
 80064c8:	460a      	mov	r2, r1
 80064ca:	80fb      	strh	r3, [r7, #6]
 80064cc:	4613      	mov	r3, r2
 80064ce:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 80064d0:	88fa      	ldrh	r2, [r7, #6]
 80064d2:	88bb      	ldrh	r3, [r7, #4]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d904      	bls.n	80064e2 <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 80064d8:	88fa      	ldrh	r2, [r7, #6]
 80064da:	88bb      	ldrh	r3, [r7, #4]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	81fb      	strh	r3, [r7, #14]
 80064e0:	e006      	b.n	80064f0 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80064e2:	88fa      	ldrh	r2, [r7, #6]
 80064e4:	88bb      	ldrh	r3, [r7, #4]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064ee:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 80064f0:	89fb      	ldrh	r3, [r7, #14]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
	...

08006500 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
 8006506:	4603      	mov	r3, r0
 8006508:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 800650a:	79fa      	ldrb	r2, [r7, #7]
 800650c:	4953      	ldr	r1, [pc, #332]	; (800665c <usart_common_handler+0x15c>)
 800650e:	4613      	mov	r3, r2
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	4413      	add	r3, r2
 8006514:	00db      	lsls	r3, r3, #3
 8006516:	440b      	add	r3, r1
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	f640 022c 	movw	r2, #2092	; 0x82c
 8006522:	fb02 f303 	mul.w	r3, r2, r3
 8006526:	4a4e      	ldr	r2, [pc, #312]	; (8006660 <usart_common_handler+0x160>)
 8006528:	4413      	add	r3, r2
 800652a:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	f003 0320 	and.w	r3, r3, #32
 8006538:	2b00      	cmp	r3, #0
 800653a:	d03b      	beq.n	80065b4 <usart_common_handler+0xb4>
		// 
		data = usart_base_addr->rdr;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	3314      	adds	r3, #20
 8006546:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800654e:	3301      	adds	r3, #1
 8006550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 800655a:	4293      	cmp	r3, r2
 800655c:	d02a      	beq.n	80065b4 <usart_common_handler+0xb4>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006564:	4619      	mov	r1, r3
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	7bfa      	ldrb	r2, [r7, #15]
 800656a:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006572:	3301      	adds	r3, #1
 8006574:	b29b      	uxth	r3, r3
 8006576:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800657a:	b29a      	uxth	r2, r3
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d014      	beq.n	80065b4 <usart_common_handler+0xb4>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006590:	461a      	mov	r2, r3
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	461a      	mov	r2, r3
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d307      	bcc.n	80065b4 <usart_common_handler+0xb4>
					// 
					this->read_size = 0;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	2200      	movs	r2, #0
 80065a8:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f001 fd53 	bl	800805a <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d048      	beq.n	8006652 <usart_common_handler+0x152>
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	69db      	ldr	r3, [r3, #28]
 80065c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d042      	beq.n	8006652 <usart_common_handler+0x152>
		// 
		buf_info = &(this->s_buf);
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80065d2:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d030      	beq.n	8006646 <usart_common_handler+0x146>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80065ea:	461a      	mov	r2, r3
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	5c9b      	ldrb	r3, [r3, r2]
 80065f0:	461a      	mov	r2, r3
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80065fc:	3301      	adds	r3, #1
 80065fe:	b29b      	uxth	r3, r3
 8006600:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006604:	b29a      	uxth	r2, r3
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d01e      	beq.n	8006652 <usart_common_handler+0x152>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006620:	4619      	mov	r1, r3
 8006622:	4610      	mov	r0, r2
 8006624:	f7ff ff4c 	bl	80064c0 <get_fifo_empty_num>
 8006628:	4603      	mov	r3, r0
 800662a:	461a      	mov	r2, r3
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	429a      	cmp	r2, r3
 8006632:	d30e      	bcc.n	8006652 <usart_common_handler+0x152>
					// 
					this->send_size = 0;
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	2200      	movs	r2, #0
 8006638:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	4618      	mov	r0, r3
 8006640:	f001 fd0b 	bl	800805a <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8006644:	e005      	b.n	8006652 <usart_common_handler+0x152>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	609a      	str	r2, [r3, #8]
}
 8006652:	bf00      	nop
 8006654:	3718      	adds	r7, #24
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	08008c9c 	.word	0x08008c9c
 8006660:	2007f4c0 	.word	0x2007f4c0

08006664 <usart1_handler>:

/*  */
void usart1_handler(void){
 8006664:	b580      	push	{r7, lr}
 8006666:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8006668:	2000      	movs	r0, #0
 800666a:	f7ff ff49 	bl	8006500 <usart_common_handler>
}
 800666e:	bf00      	nop
 8006670:	bd80      	pop	{r7, pc}

08006672 <usart2_handler>:

void usart2_handler(void){
 8006672:	b580      	push	{r7, lr}
 8006674:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 8006676:	2001      	movs	r0, #1
 8006678:	f7ff ff42 	bl	8006500 <usart_common_handler>
}
 800667c:	bf00      	nop
 800667e:	bd80      	pop	{r7, pc}

08006680 <usart3_handler>:

void usart3_handler(void){
 8006680:	b580      	push	{r7, lr}
 8006682:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH3);
 8006684:	2002      	movs	r0, #2
 8006686:	f7ff ff3b 	bl	8006500 <usart_common_handler>
}
 800668a:	bf00      	nop
 800668c:	bd80      	pop	{r7, pc}
	...

08006690 <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	4603      	mov	r3, r0
 8006698:	6039      	str	r1, [r7, #0]
 800669a:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 800669c:	79fa      	ldrb	r2, [r7, #7]
 800669e:	490a      	ldr	r1, [pc, #40]	; (80066c8 <calc_brr+0x38>)
 80066a0:	4613      	mov	r3, r2
 80066a2:	005b      	lsls	r3, r3, #1
 80066a4:	4413      	add	r3, r2
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	440b      	add	r3, r1
 80066aa:	3314      	adds	r3, #20
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7fc fd70 	bl	8003194 <HAL_RCCEx_GetPeriphCLKFreq>
 80066b4:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	08008c9c 	.word	0x08008c9c

080066cc <usart_init>:

// 
// USART
void usart_init(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 80066d2:	2300      	movs	r3, #0
 80066d4:	607b      	str	r3, [r7, #4]
 80066d6:	e029      	b.n	800672c <usart_init+0x60>
		// 
		this = get_myself(ch);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f640 022c 	movw	r2, #2092	; 0x82c
 80066de:	fb02 f303 	mul.w	r3, r2, r3
 80066e2:	4a16      	ldr	r2, [pc, #88]	; (800673c <usart_init+0x70>)
 80066e4:	4413      	add	r3, r2
 80066e6:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 80066e8:	f640 022c 	movw	r2, #2092	; 0x82c
 80066ec:	2100      	movs	r1, #0
 80066ee:	6838      	ldr	r0, [r7, #0]
 80066f0:	f001 fdd1 	bl	8008296 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80066f4:	4912      	ldr	r1, [pc, #72]	; (8006740 <usart_init+0x74>)
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	4613      	mov	r3, r2
 80066fa:	005b      	lsls	r3, r3, #1
 80066fc:	4413      	add	r3, r2
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	440b      	add	r3, r1
 8006702:	330c      	adds	r3, #12
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	b218      	sxth	r0, r3
 8006708:	490d      	ldr	r1, [pc, #52]	; (8006740 <usart_init+0x74>)
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	4613      	mov	r3, r2
 800670e:	005b      	lsls	r3, r3, #1
 8006710:	4413      	add	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	440b      	add	r3, r1
 8006716:	3308      	adds	r3, #8
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4619      	mov	r1, r3
 800671c:	f001 fc77 	bl	800800e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	2201      	movs	r2, #1
 8006724:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	3301      	adds	r3, #1
 800672a:	607b      	str	r3, [r7, #4]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b02      	cmp	r3, #2
 8006730:	d9d2      	bls.n	80066d8 <usart_init+0xc>
	}
	
	return;
 8006732:	bf00      	nop
}
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	2007f4c0 	.word	0x2007f4c0
 8006740:	08008c9c 	.word	0x08008c9c

08006744 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	6039      	str	r1, [r7, #0]
 800674e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	f640 022c 	movw	r2, #2092	; 0x82c
 8006756:	fb02 f303 	mul.w	r3, r2, r3
 800675a:	4a37      	ldr	r2, [pc, #220]	; (8006838 <usart_open+0xf4>)
 800675c:	4413      	add	r3, r2
 800675e:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	2b02      	cmp	r3, #2
 8006764:	d902      	bls.n	800676c <usart_open+0x28>
		return -1;
 8006766:	f04f 33ff 	mov.w	r3, #4294967295
 800676a:	e061      	b.n	8006830 <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d002      	beq.n	800677a <usart_open+0x36>
		return -1;
 8006774:	f04f 33ff 	mov.w	r3, #4294967295
 8006778:	e05a      	b.n	8006830 <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 800677a:	79fa      	ldrb	r2, [r7, #7]
 800677c:	492f      	ldr	r1, [pc, #188]	; (800683c <usart_open+0xf8>)
 800677e:	4613      	mov	r3, r2
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	4413      	add	r3, r2
 8006784:	00db      	lsls	r3, r3, #3
 8006786:	440b      	add	r3, r1
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 800678c:	79fb      	ldrb	r3, [r7, #7]
 800678e:	6839      	ldr	r1, [r7, #0]
 8006790:	4618      	mov	r0, r3
 8006792:	f7ff ff7d 	bl	8006690 <calc_brr>
 8006796:	4602      	mov	r2, r0
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80067a4:	f043 030c 	orr.w	r3, r3, #12
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f043 0201 	orr.w	r2, r3, #1
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	689a      	ldr	r2, [r3, #8]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 80067e0:	79fa      	ldrb	r2, [r7, #7]
 80067e2:	4916      	ldr	r1, [pc, #88]	; (800683c <usart_open+0xf8>)
 80067e4:	4613      	mov	r3, r2
 80067e6:	005b      	lsls	r3, r3, #1
 80067e8:	4413      	add	r3, r2
 80067ea:	00db      	lsls	r3, r3, #3
 80067ec:	440b      	add	r3, r1
 80067ee:	3304      	adds	r3, #4
 80067f0:	f993 0000 	ldrsb.w	r0, [r3]
 80067f4:	79fa      	ldrb	r2, [r7, #7]
 80067f6:	4911      	ldr	r1, [pc, #68]	; (800683c <usart_open+0xf8>)
 80067f8:	4613      	mov	r3, r2
 80067fa:	005b      	lsls	r3, r3, #1
 80067fc:	4413      	add	r3, r2
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	440b      	add	r3, r1
 8006802:	3310      	adds	r3, #16
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2200      	movs	r2, #0
 8006808:	4619      	mov	r1, r3
 800680a:	f7f9 fdb2 	bl	8000372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800680e:	79fa      	ldrb	r2, [r7, #7]
 8006810:	490a      	ldr	r1, [pc, #40]	; (800683c <usart_open+0xf8>)
 8006812:	4613      	mov	r3, r2
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	4413      	add	r3, r2
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	440b      	add	r3, r1
 800681c:	3304      	adds	r3, #4
 800681e:	f993 3000 	ldrsb.w	r3, [r3]
 8006822:	4618      	mov	r0, r3
 8006824:	f7f9 fdc1 	bl	80003aa <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2202      	movs	r2, #2
 800682c:	701a      	strb	r2, [r3, #0]
	
	return 0;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	2007f4c0 	.word	0x2007f4c0
 800683c:	08008c9c 	.word	0x08008c9c

08006840 <usart_close>:

// USART
int32_t usart_close(USART_CH ch)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	4603      	mov	r3, r0
 8006848:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 800684a:	79fb      	ldrb	r3, [r7, #7]
 800684c:	f640 022c 	movw	r2, #2092	; 0x82c
 8006850:	fb02 f303 	mul.w	r3, r2, r3
 8006854:	4a22      	ldr	r2, [pc, #136]	; (80068e0 <usart_close+0xa0>)
 8006856:	4413      	add	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 800685a:	79fb      	ldrb	r3, [r7, #7]
 800685c:	2b02      	cmp	r3, #2
 800685e:	d902      	bls.n	8006866 <usart_close+0x26>
		return -1;
 8006860:	f04f 33ff 	mov.w	r3, #4294967295
 8006864:	e037      	b.n	80068d6 <usart_close+0x96>
	}
	
	// 
	if (this->status != ST_OPENED) {
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	2b02      	cmp	r3, #2
 800686c:	d002      	beq.n	8006874 <usart_close+0x34>
		return -1;
 800686e:	f04f 33ff 	mov.w	r3, #4294967295
 8006872:	e030      	b.n	80068d6 <usart_close+0x96>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8006874:	79fa      	ldrb	r2, [r7, #7]
 8006876:	491b      	ldr	r1, [pc, #108]	; (80068e4 <usart_close+0xa4>)
 8006878:	4613      	mov	r3, r2
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	4413      	add	r3, r2
 800687e:	00db      	lsls	r3, r3, #3
 8006880:	440b      	add	r3, r1
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	60bb      	str	r3, [r7, #8]
	
	// 
	usart_base_addr->cr3 &= ~CR3_RXFTIE;
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	609a      	str	r2, [r3, #8]
	// 
	usart_base_addr->brr = 0x00000000;
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	2200      	movs	r2, #0
 8006896:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 &= (~(CR1_FIFOEN | CR1_TE | CR1_RE));
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80068a0:	f023 030c 	bic.w	r3, r3, #12
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 &= CR1_UE ;
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0201 	and.w	r2, r3, #1
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	601a      	str	r2, [r3, #0]
	
	/*  */
    HAL_NVIC_DisableIRQ(get_ire_type(ch));
 80068b4:	79fa      	ldrb	r2, [r7, #7]
 80068b6:	490b      	ldr	r1, [pc, #44]	; (80068e4 <usart_close+0xa4>)
 80068b8:	4613      	mov	r3, r2
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	4413      	add	r3, r2
 80068be:	00db      	lsls	r3, r3, #3
 80068c0:	440b      	add	r3, r1
 80068c2:	3304      	adds	r3, #4
 80068c4:	f993 3000 	ldrsb.w	r3, [r3]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7f9 fd7c 	bl	80003c6 <HAL_NVIC_DisableIRQ>
	
	// 
	this->status = ST_INTIALIZED;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2201      	movs	r2, #1
 80068d2:	701a      	strb	r2, [r3, #0]
	
	return 0;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	2007f4c0 	.word	0x2007f4c0
 80068e4:	08008c9c 	.word	0x08008c9c

080068e8 <usart_send>:

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	4603      	mov	r3, r0
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
 80068f4:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80068f6:	7bfb      	ldrb	r3, [r7, #15]
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d902      	bls.n	8006902 <usart_send+0x1a>
		return -1;
 80068fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006900:	e062      	b.n	80069c8 <usart_send+0xe0>
	}
	
	// NULL
	if (data == NULL) {
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d102      	bne.n	800690e <usart_send+0x26>
		return -1;
 8006908:	f04f 33ff 	mov.w	r3, #4294967295
 800690c:	e05c      	b.n	80069c8 <usart_send+0xe0>
	}
	
	// 
	this = get_myself(ch);
 800690e:	7bfb      	ldrb	r3, [r7, #15]
 8006910:	f640 022c 	movw	r2, #2092	; 0x82c
 8006914:	fb02 f303 	mul.w	r3, r2, r3
 8006918:	4a2d      	ldr	r2, [pc, #180]	; (80069d0 <usart_send+0xe8>)
 800691a:	4413      	add	r3, r2
 800691c:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d002      	beq.n	800692c <usart_send+0x44>
		return -1;
 8006926:	f04f 33ff 	mov.w	r3, #4294967295
 800692a:	e04d      	b.n	80069c8 <usart_send+0xe0>
	}
	
	// 
	buf_info = &(this->s_buf);
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006932:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006940:	4619      	mov	r1, r3
 8006942:	4610      	mov	r0, r2
 8006944:	f7ff fdbc 	bl	80064c0 <get_fifo_empty_num>
 8006948:	4603      	mov	r3, r0
 800694a:	461a      	mov	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	429a      	cmp	r2, r3
 8006950:	d209      	bcs.n	8006966 <usart_send+0x7e>
		// 
		this->send_size = size;
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 8006958:	f001 fae3 	bl	8007f22 <kz_getid>
 800695c:	4602      	mov	r2, r0
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 8006962:	f001 fad1 	bl	8007f08 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8006966:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8006968:	2300      	movs	r3, #0
 800696a:	61fb      	str	r3, [r7, #28]
 800696c:	e017      	b.n	800699e <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006974:	4619      	mov	r1, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	60ba      	str	r2, [r7, #8]
 800697c:	781a      	ldrb	r2, [r3, #0]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006988:	3301      	adds	r3, #1
 800698a:	b29b      	uxth	r3, r3
 800698c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006990:	b29a      	uxth	r2, r3
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	3301      	adds	r3, #1
 800699c:	61fb      	str	r3, [r7, #28]
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d3e3      	bcc.n	800696e <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 80069a6:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 80069a8:	7bfa      	ldrb	r2, [r7, #15]
 80069aa:	490a      	ldr	r1, [pc, #40]	; (80069d4 <usart_send+0xec>)
 80069ac:	4613      	mov	r3, r2
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	4413      	add	r3, r2
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	440b      	add	r3, r1
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	609a      	str	r2, [r3, #8]
	
	return 0;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3720      	adds	r7, #32
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	2007f4c0 	.word	0x2007f4c0
 80069d4:	08008c9c 	.word	0x08008c9c

080069d8 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b088      	sub	sp, #32
 80069dc:	af00      	add	r7, sp, #0
 80069de:	4603      	mov	r3, r0
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	607a      	str	r2, [r7, #4]
 80069e4:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d902      	bls.n	80069f2 <usart_recv+0x1a>
		return -1;
 80069ec:	f04f 33ff 	mov.w	r3, #4294967295
 80069f0:	e056      	b.n	8006aa0 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d102      	bne.n	80069fe <usart_recv+0x26>
		return -1;
 80069f8:	f04f 33ff 	mov.w	r3, #4294967295
 80069fc:	e050      	b.n	8006aa0 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	f640 022c 	movw	r2, #2092	; 0x82c
 8006a04:	fb02 f303 	mul.w	r3, r2, r3
 8006a08:	4a27      	ldr	r2, [pc, #156]	; (8006aa8 <usart_recv+0xd0>)
 8006a0a:	4413      	add	r3, r2
 8006a0c:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d002      	beq.n	8006a1c <usart_recv+0x44>
		return -1;
 8006a16:	f04f 33ff 	mov.w	r3, #4294967295
 8006a1a:	e041      	b.n	8006aa0 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	3314      	adds	r3, #20
 8006a20:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8006a28:	461a      	mov	r2, r3
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	2200      	movs	r2, #0
 8006a38:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d20b      	bcs.n	8006a5a <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	1ad2      	subs	r2, r2, r3
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 8006a4c:	f001 fa69 	bl	8007f22 <kz_getid>
 8006a50:	4602      	mov	r2, r0
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 8006a56:	f001 fa57 	bl	8007f08 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8006a5a:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	61fb      	str	r3, [r7, #28]
 8006a60:	e018      	b.n	8006a94 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006a68:	461a      	mov	r2, r3
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	5c9a      	ldrb	r2, [r3, r2]
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8006a78:	3301      	adds	r3, #1
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	3301      	adds	r3, #1
 8006a92:	61fb      	str	r3, [r7, #28]
 8006a94:	69fa      	ldr	r2, [r7, #28]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d3e2      	bcc.n	8006a62 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8006a9c:	b662      	cpsie	i
	
	return cnt;
 8006a9e:	693b      	ldr	r3, [r7, #16]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3720      	adds	r7, #32
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	2007f4c0 	.word	0x2007f4c0

08006aac <start_threads>:
	return 0;
}

/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 8006ab6:	f7ff fe09 	bl	80066cc <usart_init>
	i2c_wrapper_init();
 8006aba:	f7ff f859 	bl	8005b70 <i2c_wrapper_init>
	sai_init();
 8006abe:	f7ff fcbf 	bl	8006440 <sai_init>
//	tim_init();
	dma_init();
 8006ac2:	f7fe ffc7 	bl	8005a54 <dma_init>
	octospi_init();
 8006ac6:	f7ff f9f1 	bl	8005eac <octospi_init>
	
	// foCX
	bt_dev_init();
 8006aca:	f7fe fb6f 	bl	80051ac <bt_dev_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	
	// }l[W
	wav_init();
 8006ace:	f000 fab3 	bl	8007038 <wav_init>
	cyc_init();
 8006ad2:	f000 fa23 	bl	8006f1c <cyc_init>
	flash_mng_init();
 8006ad6:	f000 fa47 	bl	8006f68 <flash_mng_init>
	
	// Av
	console_init();
 8006ada:	f7fd fd2b 	bl	8004534 <console_init>
	//sound_app_init();
	//lcd_apl_init();
	
	// R}h
	bt_dev_set_cmd();
 8006ade:	f7fe fc31 	bl	8005344 <bt_dev_set_cmd>
	sound_app_set_cmd();
 8006ae2:	f7fd fe7b 	bl	80047dc <sound_app_set_cmd>
	pcm3060_set_cmd();
 8006ae6:	f7fe fdf3 	bl	80056d0 <pcm3060_set_cmd>
	w25q20ew_set_cmd();
 8006aea:	f7fe ff19 	bl	8005920 <w25q20ew_set_cmd>
	gysfdmaxb_set_cmd();
 8006aee:	f7fe fcd7 	bl	80054a0 <gysfdmaxb_set_cmd>
	
	// eXg
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 8006af2:	2000      	movs	r0, #0
 8006af4:	f000 fa6c 	bl	8006fd0 <flash_mng_open>
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 8006af8:	200f      	movs	r0, #15
 8006afa:	f001 fa1f 	bl	8007f3c <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 8006afe:	e7fe      	b.n	8006afe <start_threads+0x52>

08006b00 <main>:
	
	return 0;
}

int main(void)
{	
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 8006b06:	f7fd fef7 	bl	80048f8 <periferal_clock_init>
	// st@NV
	pin_function_init();
 8006b0a:	f001 fab7 	bl	800807c <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	2300      	movs	r3, #0
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	4903      	ldr	r1, [pc, #12]	; (8006b2c <main+0x2c>)
 8006b1e:	4804      	ldr	r0, [pc, #16]	; (8006b30 <main+0x30>)
 8006b20:	f000 ffbc 	bl	8007a9c <kz_start>
	
	/*  */
	
	return 0;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	08008750 	.word	0x08008750
 8006b30:	08006aad 	.word	0x08006aad

08006b34 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 8006b3a:	4b0a      	ldr	r3, [pc, #40]	; (8006b64 <dbg_init+0x30>)
 8006b3c:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 8006b3e:	4b0a      	ldr	r3, [pc, #40]	; (8006b68 <dbg_init+0x34>)
 8006b40:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 8006b42:	f44f 724d 	mov.w	r2, #820	; 0x334
 8006b46:	2100      	movs	r1, #0
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f001 fba4 	bl	8008296 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 8006b4e:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8006b52:	2100      	movs	r1, #0
 8006b54:	6838      	ldr	r0, [r7, #0]
 8006b56:	f001 fb9e 	bl	8008296 <memset>
}
 8006b5a:	bf00      	nop
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20080d44 	.word	0x20080d44
 8006b68:	20081078 	.word	0x20081078

08006b6c <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 8006b6c:	b5b0      	push	{r4, r5, r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	4603      	mov	r3, r0
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
 8006b78:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 8006b7a:	4b58      	ldr	r3, [pc, #352]	; (8006cdc <dbg_save_int_info+0x170>)
 8006b7c:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006bae:	89fa      	ldrh	r2, [r7, #14]
 8006bb0:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006bb8:	4618      	mov	r0, r3
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bbe:	6979      	ldr	r1, [r7, #20]
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4403      	add	r3, r0
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	440b      	add	r3, r1
 8006bca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006bce:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bdc:	6979      	ldr	r1, [r7, #20]
 8006bde:	4603      	mov	r3, r0
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4403      	add	r3, r0
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	440b      	add	r3, r1
 8006be8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8006bec:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8006bee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bf2:	2b0b      	cmp	r3, #11
 8006bf4:	d003      	beq.n	8006bfe <dbg_save_int_info+0x92>
 8006bf6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006bfa:	2b0e      	cmp	r3, #14
 8006bfc:	d110      	bne.n	8006c20 <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006c04:	4619      	mov	r1, r3
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	b2d8      	uxtb	r0, r3
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	440b      	add	r3, r1
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4413      	add	r3, r2
 8006c16:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	701a      	strb	r2, [r3, #0]
 8006c1e:	e00d      	b.n	8006c3c <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006c26:	4619      	mov	r1, r3
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	440b      	add	r3, r1
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8006c38:	220d      	movs	r2, #13
 8006c3a:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006c42:	4618      	mov	r0, r3
 8006c44:	4b26      	ldr	r3, [pc, #152]	; (8006ce0 <dbg_save_int_info+0x174>)
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	6979      	ldr	r1, [r7, #20]
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4403      	add	r3, r0
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	440b      	add	r3, r1
 8006c54:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006c58:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006c60:	461d      	mov	r5, r3
 8006c62:	f000 ffc1 	bl	8007be8 <kz_get_time_s>
 8006c66:	4602      	mov	r2, r0
 8006c68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006c6c:	fb03 f402 	mul.w	r4, r3, r2
 8006c70:	f000 ffae 	bl	8007bd0 <kz_get_time_ms>
 8006c74:	4603      	mov	r3, r0
 8006c76:	4423      	add	r3, r4
 8006c78:	4619      	mov	r1, r3
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	462b      	mov	r3, r5
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	442b      	add	r3, r5
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4413      	add	r3, r2
 8006c86:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8006c8a:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 8006c9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006c9e:	697a      	ldr	r2, [r7, #20]
 8006ca0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006ca4:	1c51      	adds	r1, r2, #1
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8006cac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006cb0:	2b0b      	cmp	r3, #11
 8006cb2:	d003      	beq.n	8006cbc <dbg_save_int_info+0x150>
 8006cb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006cb8:	2b0e      	cmp	r3, #14
 8006cba:	d10a      	bne.n	8006cd2 <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	326e      	adds	r2, #110	; 0x6e
 8006cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cc6:	1c59      	adds	r1, r3, #1
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	326e      	adds	r2, #110	; 0x6e
 8006cce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8006cd2:	bf00      	nop
 8006cd4:	3718      	adds	r7, #24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bdb0      	pop	{r4, r5, r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	20080d44 	.word	0x20080d44
 8006ce0:	e000ed00 	.word	0xe000ed00

08006ce4 <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 8006ce4:	b5b0      	push	{r4, r5, r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 8006cec:	4b23      	ldr	r3, [pc, #140]	; (8006d7c <dbg_save_tsk_info+0x98>)
 8006cee:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006d08:	4619      	mov	r1, r3
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	440b      	add	r3, r1
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	3308      	adds	r3, #8
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006d22:	4618      	mov	r0, r3
 8006d24:	4b16      	ldr	r3, [pc, #88]	; (8006d80 <dbg_save_tsk_info+0x9c>)
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	68f9      	ldr	r1, [r7, #12]
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	4403      	add	r3, r0
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	440b      	add	r3, r1
 8006d34:	3314      	adds	r3, #20
 8006d36:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006d3e:	461d      	mov	r5, r3
 8006d40:	f000 ff52 	bl	8007be8 <kz_get_time_s>
 8006d44:	4602      	mov	r2, r0
 8006d46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006d4a:	fb03 f402 	mul.w	r4, r3, r2
 8006d4e:	f000 ff3f 	bl	8007bd0 <kz_get_time_ms>
 8006d52:	4603      	mov	r3, r0
 8006d54:	4423      	add	r3, r4
 8006d56:	4619      	mov	r1, r3
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	462b      	mov	r3, r5
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	442b      	add	r3, r5
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	3304      	adds	r3, #4
 8006d66:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	1c5a      	adds	r2, r3, #1
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	601a      	str	r2, [r3, #0]
}
 8006d72:	bf00      	nop
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bdb0      	pop	{r4, r5, r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	20081078 	.word	0x20081078
 8006d80:	e000ed00 	.word	0xe000ed00

08006d84 <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 8006d84:	b5b0      	push	{r4, r5, r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 8006d8e:	4b32      	ldr	r3, [pc, #200]	; (8006e58 <dbg_save_dispatch_tsk_info+0xd4>)
 8006d90:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	f003 030f 	and.w	r3, r3, #15
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006dae:	4619      	mov	r1, r3
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	460b      	mov	r3, r1
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	440b      	add	r3, r1
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	3308      	adds	r3, #8
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006dc8:	4618      	mov	r0, r3
 8006dca:	4b24      	ldr	r3, [pc, #144]	; (8006e5c <dbg_save_dispatch_tsk_info+0xd8>)
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	68f9      	ldr	r1, [r7, #12]
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4403      	add	r3, r0
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	440b      	add	r3, r1
 8006dda:	3314      	adds	r3, #20
 8006ddc:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006de4:	461d      	mov	r5, r3
 8006de6:	f000 feff 	bl	8007be8 <kz_get_time_s>
 8006dea:	4602      	mov	r2, r0
 8006dec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006df0:	fb03 f402 	mul.w	r4, r3, r2
 8006df4:	f000 feec 	bl	8007bd0 <kz_get_time_ms>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	4423      	add	r3, r4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	462b      	mov	r3, r5
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	442b      	add	r3, r5
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006e14:	4618      	mov	r0, r3
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e1a:	68f9      	ldr	r1, [r7, #12]
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4403      	add	r3, r0
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	440b      	add	r3, r1
 8006e26:	330c      	adds	r3, #12
 8006e28:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006e30:	4618      	mov	r0, r3
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e36:	68f9      	ldr	r1, [r7, #12]
 8006e38:	4603      	mov	r3, r0
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4403      	add	r3, r0
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	440b      	add	r3, r1
 8006e42:	3310      	adds	r3, #16
 8006e44:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	1c5a      	adds	r2, r3, #1
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	601a      	str	r2, [r3, #0]
}
 8006e50:	bf00      	nop
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bdb0      	pop	{r4, r5, r7, pc}
 8006e58:	200811c0 	.word	0x200811c0
 8006e5c:	e000ed00 	.word	0xe000ed00

08006e60 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8006e6a:	2005      	movs	r0, #5
 8006e6c:	f001 f8e4 	bl	8008038 <kz_tsleep>

		node = cycmsg_que[0].head;
 8006e70:	4b10      	ldr	r3, [pc, #64]	; (8006eb4 <cycmsg_main+0x54>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 8006e76:	4b0f      	ldr	r3, [pc, #60]	; (8006eb4 <cycmsg_main+0x54>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8006e7c:	e015      	b.n	8006eaa <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	2b05      	cmp	r3, #5
 8006e84:	d807      	bhi.n	8006e96 <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	689a      	ldr	r2, [r3, #8]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	60da      	str	r2, [r3, #12]
 8006e94:	e004      	b.n	8006ea0 <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	1f5a      	subs	r2, r3, #5
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	60bb      	str	r3, [r7, #8]
			node = node->next;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1e6      	bne.n	8006e7e <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8006eb0:	e7db      	b.n	8006e6a <cycmsg_main+0xa>
 8006eb2:	bf00      	nop
 8006eb4:	20081308 	.word	0x20081308

08006eb8 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d102      	bne.n	8006ece <set_cyclic_message+0x16>
		return -1;
 8006ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ecc:	e01f      	b.n	8006f0e <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8006ece:	2010      	movs	r0, #16
 8006ed0:	f001 f845 	bl	8007f5e <kz_kmalloc>
 8006ed4:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 8006eee:	4b0a      	ldr	r3, [pc, #40]	; (8006f18 <set_cyclic_message+0x60>)
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d004      	beq.n	8006f00 <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 8006ef6:	4b08      	ldr	r3, [pc, #32]	; (8006f18 <set_cyclic_message+0x60>)
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	e002      	b.n	8006f06 <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 8006f00:	4a05      	ldr	r2, [pc, #20]	; (8006f18 <set_cyclic_message+0x60>)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 8006f06:	4a04      	ldr	r2, [pc, #16]	; (8006f18 <set_cyclic_message+0x60>)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6053      	str	r3, [r2, #4]
	
	return 0;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20081308 	.word	0x20081308

08006f1c <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 8006f22:	4b0e      	ldr	r3, [pc, #56]	; (8006f5c <cyc_init+0x40>)
 8006f24:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 8006f26:	2208      	movs	r2, #8
 8006f28:	2100      	movs	r1, #0
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f001 f9b3 	bl	8008296 <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8006f30:	2300      	movs	r3, #0
 8006f32:	9301      	str	r3, [sp, #4]
 8006f34:	2300      	movs	r3, #0
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f3c:	2209      	movs	r2, #9
 8006f3e:	4908      	ldr	r1, [pc, #32]	; (8006f60 <cyc_init+0x44>)
 8006f40:	4808      	ldr	r0, [pc, #32]	; (8006f64 <cyc_init+0x48>)
 8006f42:	f000 ffbb 	bl	8007ebc <kz_run>
 8006f46:	4602      	mov	r2, r0
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	601a      	str	r2, [r3, #0]
}
 8006f52:	bf00      	nop
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20081310 	.word	0x20081310
 8006f60:	08008758 	.word	0x08008758
 8006f64:	08006e61 	.word	0x08006e61

08006f68 <flash_mng_init>:
	// FLASH
};

// 
int32_t flash_mng_init(void)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
	const FLASH_MNG_FUNC *func;
	uint8_t i;
	int32_t ret;
	
	// Flash
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8006f6e:	2300      	movs	r3, #0
 8006f70:	73fb      	strb	r3, [r7, #15]
 8006f72:	e021      	b.n	8006fb8 <flash_mng_init+0x50>
		// this
		this = &(fls_mng_ctl[i]);
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	4a13      	ldr	r2, [pc, #76]	; (8006fc8 <flash_mng_init+0x60>)
 8006f7a:	4413      	add	r3, r2
 8006f7c:	60bb      	str	r3, [r7, #8]
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 8006f7e:	2204      	movs	r2, #4
 8006f80:	2100      	movs	r1, #0
 8006f82:	68b8      	ldr	r0, [r7, #8]
 8006f84:	f001 f987 	bl	8008296 <memset>
		
		// 
		func = &(fls_mng_func_tbl[i]);
 8006f88:	7bfa      	ldrb	r2, [r7, #15]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	00db      	lsls	r3, r3, #3
 8006f8e:	1a9b      	subs	r3, r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4a0e      	ldr	r2, [pc, #56]	; (8006fcc <flash_mng_init+0x64>)
 8006f94:	4413      	add	r3, r2
 8006f96:	607b      	str	r3, [r7, #4]
		
		// 
		ret = func->init();
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4798      	blx	r3
 8006f9e:	6038      	str	r0, [r7, #0]
		if (ret != 0) {
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d002      	beq.n	8006fac <flash_mng_init+0x44>
			return -1;
 8006fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8006faa:	e009      	b.n	8006fc0 <flash_mng_init+0x58>
		}
		
		// 
		this->state = ST_INITIALIZED;
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8006fb2:	7bfb      	ldrb	r3, [r7, #15]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d0da      	beq.n	8006f74 <flash_mng_init+0xc>
	}
	
	return 0;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	20081318 	.word	0x20081318
 8006fcc:	08008ce4 	.word	0x08008ce4

08006fd0 <flash_mng_open>:

// 
int32_t flash_mng_open(uint32_t kind)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d002      	beq.n	8006fe4 <flash_mng_open+0x14>
		return -1;
 8006fde:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe2:	e021      	b.n	8007028 <flash_mng_open+0x58>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	4a11      	ldr	r2, [pc, #68]	; (8007030 <flash_mng_open+0x60>)
 8006fea:	4413      	add	r3, r2
 8006fec:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d002      	beq.n	8006ffc <flash_mng_open+0x2c>
		return -1;
 8006ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8006ffa:	e015      	b.n	8007028 <flash_mng_open+0x58>
	}
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	4613      	mov	r3, r2
 8007000:	00db      	lsls	r3, r3, #3
 8007002:	1a9b      	subs	r3, r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4a0b      	ldr	r2, [pc, #44]	; (8007034 <flash_mng_open+0x64>)
 8007008:	4413      	add	r3, r2
 800700a:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->open();
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	4798      	blx	r3
 8007012:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d002      	beq.n	8007020 <flash_mng_open+0x50>
		return -1;
 800701a:	f04f 33ff 	mov.w	r3, #4294967295
 800701e:	e003      	b.n	8007028 <flash_mng_open+0x58>
	}
	
	// 
	this->state = ST_IDLE;
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2202      	movs	r2, #2
 8007024:	601a      	str	r2, [r3, #0]
	
	return 0;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	20081318 	.word	0x20081318
 8007034:	08008ce4 	.word	0x08008ce4

08007038 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 800703e:	4b07      	ldr	r3, [pc, #28]	; (800705c <wav_init+0x24>)
 8007040:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8007042:	2264      	movs	r2, #100	; 0x64
 8007044:	2100      	movs	r1, #0
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 f925 	bl	8008296 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	701a      	strb	r2, [r3, #0]
	
	return;
 8007052:	bf00      	nop
}
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	2008131c 	.word	0x2008131c

08007060 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8007060:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8007062:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8007064:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8007066:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8007068:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 800706a:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 800706c:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 800706e:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8007070:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8007072:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8007076:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 800707a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 800707e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8007082:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8007086:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8007088:	bd00      	pop	{pc}

0800708a <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 800708a:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 800708c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007090 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8007090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8007094:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8007098:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 800709c:	f000 fcbc 	bl	8007a18 <thread_intr>
  pop  {r4-r11,PC}
 80070a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070a4 <NVIC_SetPriority>:
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	4603      	mov	r3, r0
 80070ac:	6039      	str	r1, [r7, #0]
 80070ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80070b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	da0b      	bge.n	80070d0 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070b8:	490d      	ldr	r1, [pc, #52]	; (80070f0 <NVIC_SetPriority+0x4c>)
 80070ba:	79fb      	ldrb	r3, [r7, #7]
 80070bc:	f003 030f 	and.w	r3, r3, #15
 80070c0:	3b04      	subs	r3, #4
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	b2d2      	uxtb	r2, r2
 80070c6:	0112      	lsls	r2, r2, #4
 80070c8:	b2d2      	uxtb	r2, r2
 80070ca:	440b      	add	r3, r1
 80070cc:	761a      	strb	r2, [r3, #24]
}
 80070ce:	e009      	b.n	80070e4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070d0:	4908      	ldr	r1, [pc, #32]	; (80070f4 <NVIC_SetPriority+0x50>)
 80070d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070d6:	683a      	ldr	r2, [r7, #0]
 80070d8:	b2d2      	uxtb	r2, r2
 80070da:	0112      	lsls	r2, r2, #4
 80070dc:	b2d2      	uxtb	r2, r2
 80070de:	440b      	add	r3, r1
 80070e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	e000ed00 	.word	0xe000ed00
 80070f4:	e000e100 	.word	0xe000e100

080070f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	3b01      	subs	r3, #1
 8007104:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007108:	d301      	bcc.n	800710e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800710a:	2301      	movs	r3, #1
 800710c:	e00f      	b.n	800712e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800710e:	4a0a      	ldr	r2, [pc, #40]	; (8007138 <SysTick_Config+0x40>)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	3b01      	subs	r3, #1
 8007114:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8007116:	2105      	movs	r1, #5
 8007118:	f04f 30ff 	mov.w	r0, #4294967295
 800711c:	f7ff ffc2 	bl	80070a4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007120:	4b05      	ldr	r3, [pc, #20]	; (8007138 <SysTick_Config+0x40>)
 8007122:	2200      	movs	r2, #0
 8007124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007126:	4b04      	ldr	r3, [pc, #16]	; (8007138 <SysTick_Config+0x40>)
 8007128:	2207      	movs	r2, #7
 800712a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	e000e010 	.word	0xe000e010

0800713c <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8007140:	4b1d      	ldr	r3, [pc, #116]	; (80071b8 <getcurrent+0x7c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d102      	bne.n	800714e <getcurrent+0x12>
		return -1;
 8007148:	f04f 33ff 	mov.w	r3, #4294967295
 800714c:	e02e      	b.n	80071ac <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 800714e:	4b1a      	ldr	r3, [pc, #104]	; (80071b8 <getcurrent+0x7c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	2b00      	cmp	r3, #0
 800715a:	d101      	bne.n	8007160 <getcurrent+0x24>
		/*  */
		return 1;
 800715c:	2301      	movs	r3, #1
 800715e:	e025      	b.n	80071ac <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8007160:	4b15      	ldr	r3, [pc, #84]	; (80071b8 <getcurrent+0x7c>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	4a14      	ldr	r2, [pc, #80]	; (80071b8 <getcurrent+0x7c>)
 8007168:	6812      	ldr	r2, [r2, #0]
 800716a:	6812      	ldr	r2, [r2, #0]
 800716c:	4913      	ldr	r1, [pc, #76]	; (80071bc <getcurrent+0x80>)
 800716e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8007172:	4b11      	ldr	r3, [pc, #68]	; (80071b8 <getcurrent+0x7c>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	69db      	ldr	r3, [r3, #28]
 8007178:	4a10      	ldr	r2, [pc, #64]	; (80071bc <getcurrent+0x80>)
 800717a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d107      	bne.n	8007192 <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8007182:	4b0d      	ldr	r3, [pc, #52]	; (80071b8 <getcurrent+0x7c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	69db      	ldr	r3, [r3, #28]
 8007188:	4a0c      	ldr	r2, [pc, #48]	; (80071bc <getcurrent+0x80>)
 800718a:	00db      	lsls	r3, r3, #3
 800718c:	4413      	add	r3, r2
 800718e:	2200      	movs	r2, #0
 8007190:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 8007192:	4b09      	ldr	r3, [pc, #36]	; (80071b8 <getcurrent+0x7c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a08      	ldr	r2, [pc, #32]	; (80071b8 <getcurrent+0x7c>)
 8007198:	6812      	ldr	r2, [r2, #0]
 800719a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800719c:	f022 0201 	bic.w	r2, r2, #1
 80071a0:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 80071a2:	4b05      	ldr	r3, [pc, #20]	; (80071b8 <getcurrent+0x7c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2200      	movs	r2, #0
 80071a8:	601a      	str	r2, [r3, #0]
	
	return 0;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20081380 	.word	0x20081380
 80071bc:	200819c0 	.word	0x200819c0

080071c0 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	af00      	add	r7, sp, #0
	if (current == NULL) {
 80071c4:	4b21      	ldr	r3, [pc, #132]	; (800724c <putcurrent+0x8c>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d102      	bne.n	80071d2 <putcurrent+0x12>
		return -1;
 80071cc:	f04f 33ff 	mov.w	r3, #4294967295
 80071d0:	e036      	b.n	8007240 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 80071d2:	4b1e      	ldr	r3, [pc, #120]	; (800724c <putcurrent+0x8c>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d8:	f003 0301 	and.w	r3, r3, #1
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d001      	beq.n	80071e4 <putcurrent+0x24>
		/* L */
		return 1;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e02d      	b.n	8007240 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 80071e4:	4b19      	ldr	r3, [pc, #100]	; (800724c <putcurrent+0x8c>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	69db      	ldr	r3, [r3, #28]
 80071ea:	4a19      	ldr	r2, [pc, #100]	; (8007250 <putcurrent+0x90>)
 80071ec:	00db      	lsls	r3, r3, #3
 80071ee:	4413      	add	r3, r2
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00a      	beq.n	800720c <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 80071f6:	4b15      	ldr	r3, [pc, #84]	; (800724c <putcurrent+0x8c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	69db      	ldr	r3, [r3, #28]
 80071fc:	4a14      	ldr	r2, [pc, #80]	; (8007250 <putcurrent+0x90>)
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4413      	add	r3, r2
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	4a11      	ldr	r2, [pc, #68]	; (800724c <putcurrent+0x8c>)
 8007206:	6812      	ldr	r2, [r2, #0]
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	e007      	b.n	800721c <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 800720c:	4b0f      	ldr	r3, [pc, #60]	; (800724c <putcurrent+0x8c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	4a0e      	ldr	r2, [pc, #56]	; (800724c <putcurrent+0x8c>)
 8007214:	6812      	ldr	r2, [r2, #0]
 8007216:	490e      	ldr	r1, [pc, #56]	; (8007250 <putcurrent+0x90>)
 8007218:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 800721c:	4b0b      	ldr	r3, [pc, #44]	; (800724c <putcurrent+0x8c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	4a0a      	ldr	r2, [pc, #40]	; (800724c <putcurrent+0x8c>)
 8007224:	6812      	ldr	r2, [r2, #0]
 8007226:	490a      	ldr	r1, [pc, #40]	; (8007250 <putcurrent+0x90>)
 8007228:	00db      	lsls	r3, r3, #3
 800722a:	440b      	add	r3, r1
 800722c:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 800722e:	4b07      	ldr	r3, [pc, #28]	; (800724c <putcurrent+0x8c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a06      	ldr	r2, [pc, #24]	; (800724c <putcurrent+0x8c>)
 8007234:	6812      	ldr	r2, [r2, #0]
 8007236:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007238:	f042 0201 	orr.w	r2, r2, #1
 800723c:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	20081380 	.word	0x20081380
 8007250:	200819c0 	.word	0x200819c0

08007254 <thread_end>:

static void thread_end(void)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
	kz_exit();
 8007258:	f000 fe4e 	bl	8007ef8 <kz_exit>
}
 800725c:	bf00      	nop
 800725e:	bd80      	pop	{r7, pc}

08007260 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007274:	4611      	mov	r1, r2
 8007276:	4798      	blx	r3
	thread_end();
 8007278:	f7ff ffec 	bl	8007254 <thread_end>
}
 800727c:	bf00      	nop
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b088      	sub	sp, #32
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 8007292:	2300      	movs	r3, #0
 8007294:	61fb      	str	r3, [r7, #28]
 8007296:	e00e      	b.n	80072b6 <thread_run+0x32>
		thp = &threads[i];
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	4613      	mov	r3, r2
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4a94      	ldr	r2, [pc, #592]	; (80074f4 <thread_run+0x270>)
 80072a4:	4413      	add	r3, r2
 80072a6:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d006      	beq.n	80072be <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	3301      	adds	r3, #1
 80072b4:	61fb      	str	r3, [r7, #28]
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	2b0e      	cmp	r3, #14
 80072ba:	dded      	ble.n	8007298 <thread_run+0x14>
 80072bc:	e000      	b.n	80072c0 <thread_run+0x3c>
			break;
 80072be:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	2b0f      	cmp	r3, #15
 80072c4:	d102      	bne.n	80072cc <thread_run+0x48>
	return -1;
 80072c6:	f04f 33ff 	mov.w	r3, #4294967295
 80072ca:	e10f      	b.n	80074ec <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 80072cc:	2244      	movs	r2, #68	; 0x44
 80072ce:	2100      	movs	r1, #0
 80072d0:	69b8      	ldr	r0, [r7, #24]
 80072d2:	f000 ffe0 	bl	8008296 <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	330c      	adds	r3, #12
 80072da:	68b9      	ldr	r1, [r7, #8]
 80072dc:	4618      	mov	r0, r3
 80072de:	f000 ffe2 	bl	80082a6 <strcpy>
	thp->next     = NULL;
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	2200      	movs	r2, #0
 80072e6:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	2200      	movs	r2, #0
 80072f2:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072fe:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007304:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8007306:	4b7c      	ldr	r3, [pc, #496]	; (80074f8 <thread_run+0x274>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	2100      	movs	r1, #0
 800730e:	4618      	mov	r0, r3
 8007310:	f000 ffc1 	bl	8008296 <memset>
	thread_stack += stacksize;
 8007314:	4b78      	ldr	r3, [pc, #480]	; (80074f8 <thread_run+0x274>)
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	4413      	add	r3, r2
 800731c:	4a76      	ldr	r2, [pc, #472]	; (80074f8 <thread_run+0x274>)
 800731e:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 8007326:	4b74      	ldr	r3, [pc, #464]	; (80074f8 <thread_run+0x274>)
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8007334:	4b71      	ldr	r3, [pc, #452]	; (80074fc <thread_run+0x278>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d15d      	bne.n	80073f8 <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	3b04      	subs	r3, #4
 8007340:	617b      	str	r3, [r7, #20]
 8007342:	4a6f      	ldr	r2, [pc, #444]	; (8007500 <thread_run+0x27c>)
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	3b04      	subs	r3, #4
 800734c:	617b      	str	r3, [r7, #20]
 800734e:	4a6d      	ldr	r2, [pc, #436]	; (8007504 <thread_run+0x280>)
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	3b04      	subs	r3, #4
 8007358:	617b      	str	r3, [r7, #20]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2200      	movs	r2, #0
 800735e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	3b04      	subs	r3, #4
 8007364:	617b      	str	r3, [r7, #20]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	3b04      	subs	r3, #4
 8007370:	617b      	str	r3, [r7, #20]
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	2200      	movs	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	3b04      	subs	r3, #4
 800737c:	617b      	str	r3, [r7, #20]
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	3b04      	subs	r3, #4
 8007388:	617b      	str	r3, [r7, #20]
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2200      	movs	r2, #0
 800738e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	3b04      	subs	r3, #4
 8007394:	617b      	str	r3, [r7, #20]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	2200      	movs	r2, #0
 800739a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	3b04      	subs	r3, #4
 80073a0:	617b      	str	r3, [r7, #20]
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2200      	movs	r2, #0
 80073a6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	3b04      	subs	r3, #4
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2200      	movs	r2, #0
 80073b2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	3b04      	subs	r3, #4
 80073b8:	617b      	str	r3, [r7, #20]
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2200      	movs	r2, #0
 80073be:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	3b04      	subs	r3, #4
 80073c4:	617b      	str	r3, [r7, #20]
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	2200      	movs	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	3b04      	subs	r3, #4
 80073d0:	617b      	str	r3, [r7, #20]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2200      	movs	r2, #0
 80073d6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	3b04      	subs	r3, #4
 80073dc:	617b      	str	r3, [r7, #20]
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	2200      	movs	r2, #0
 80073e2:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	3b04      	subs	r3, #4
 80073e8:	617b      	str	r3, [r7, #20]
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 80073f0:	4b42      	ldr	r3, [pc, #264]	; (80074fc <thread_run+0x278>)
 80073f2:	2201      	movs	r2, #1
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	e06d      	b.n	80074d4 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	3b04      	subs	r3, #4
 80073fc:	617b      	str	r3, [r7, #20]
 80073fe:	4a40      	ldr	r2, [pc, #256]	; (8007500 <thread_run+0x27c>)
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	3b04      	subs	r3, #4
 8007408:	617b      	str	r3, [r7, #20]
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007410:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	3b04      	subs	r3, #4
 8007416:	617b      	str	r3, [r7, #20]
 8007418:	4a3a      	ldr	r2, [pc, #232]	; (8007504 <thread_run+0x280>)
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	3b04      	subs	r3, #4
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	3b04      	subs	r3, #4
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	3b04      	subs	r3, #4
 800743a:	617b      	str	r3, [r7, #20]
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	2200      	movs	r2, #0
 8007440:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	3b04      	subs	r3, #4
 8007446:	617b      	str	r3, [r7, #20]
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	3b04      	subs	r3, #4
 8007452:	617b      	str	r3, [r7, #20]
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	2200      	movs	r2, #0
 8007458:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	3b04      	subs	r3, #4
 800745e:	617b      	str	r3, [r7, #20]
 8007460:	69ba      	ldr	r2, [r7, #24]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	3b04      	subs	r3, #4
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f06f 0206 	mvn.w	r2, #6
 8007472:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	3b04      	subs	r3, #4
 8007478:	617b      	str	r3, [r7, #20]
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	3b04      	subs	r3, #4
 8007484:	617b      	str	r3, [r7, #20]
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2200      	movs	r2, #0
 800748a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	3b04      	subs	r3, #4
 8007490:	617b      	str	r3, [r7, #20]
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2200      	movs	r2, #0
 8007496:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	3b04      	subs	r3, #4
 800749c:	617b      	str	r3, [r7, #20]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	3b04      	subs	r3, #4
 80074a8:	617b      	str	r3, [r7, #20]
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	2200      	movs	r2, #0
 80074ae:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	3b04      	subs	r3, #4
 80074b4:	617b      	str	r3, [r7, #20]
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	3b04      	subs	r3, #4
 80074c0:	617b      	str	r3, [r7, #20]
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	2200      	movs	r2, #0
 80074c6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	3b04      	subs	r3, #4
 80074cc:	617b      	str	r3, [r7, #20]
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	2200      	movs	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 80074da:	f7ff fe71 	bl	80071c0 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 80074de:	4a0a      	ldr	r2, [pc, #40]	; (8007508 <thread_run+0x284>)
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	6013      	str	r3, [r2, #0]
	putcurrent();
 80074e4:	f7ff fe6c 	bl	80071c0 <putcurrent>
	
	return (kz_thread_id_t)current;
 80074e8:	4b07      	ldr	r3, [pc, #28]	; (8007508 <thread_run+0x284>)
 80074ea:	681b      	ldr	r3, [r3, #0]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3720      	adds	r7, #32
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	20081384 	.word	0x20081384
 80074f8:	20040018 	.word	0x20040018
 80074fc:	20081a48 	.word	0x20081a48
 8007500:	08007255 	.word	0x08007255
 8007504:	08007261 	.word	0x08007261
 8007508:	20081380 	.word	0x20081380

0800750c <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8007510:	4b09      	ldr	r3, [pc, #36]	; (8007538 <thread_exit+0x2c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	330c      	adds	r3, #12
 8007516:	4618      	mov	r0, r3
 8007518:	f000 fe62 	bl	80081e0 <puts>
	puts(" EXIT.\n");
 800751c:	4807      	ldr	r0, [pc, #28]	; (800753c <thread_exit+0x30>)
 800751e:	f000 fe5f 	bl	80081e0 <puts>
	memset(current, 0, sizeof(*current));
 8007522:	4b05      	ldr	r3, [pc, #20]	; (8007538 <thread_exit+0x2c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2244      	movs	r2, #68	; 0x44
 8007528:	2100      	movs	r1, #0
 800752a:	4618      	mov	r0, r3
 800752c:	f000 feb3 	bl	8008296 <memset>
	return 0;
 8007530:	2300      	movs	r3, #0
	}
 8007532:	4618      	mov	r0, r3
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	20081380 	.word	0x20081380
 800753c:	08008764 	.word	0x08008764

08007540 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
	putcurrent();
 8007544:	f7ff fe3c 	bl	80071c0 <putcurrent>
	return 0;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	bd80      	pop	{r7, pc}

0800754e <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 800754e:	b480      	push	{r7}
 8007550:	af00      	add	r7, sp, #0
	return 0;
 8007552:	2300      	movs	r3, #0
}
 8007554:	4618      	mov	r0, r3
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr
	...

08007560 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8007568:	f7ff fe2a 	bl	80071c0 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a04      	ldr	r2, [pc, #16]	; (8007580 <thread_wakeup+0x20>)
 8007570:	6013      	str	r3, [r2, #0]
	putcurrent();
 8007572:	f7ff fe25 	bl	80071c0 <putcurrent>

	return 0;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	20081380 	.word	0x20081380

08007584 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	af00      	add	r7, sp, #0
	putcurrent();
 8007588:	f7ff fe1a 	bl	80071c0 <putcurrent>
	return (kz_thread_id_t)current;
 800758c:	4b01      	ldr	r3, [pc, #4]	; (8007594 <thread_getid+0x10>)
 800758e:	681b      	ldr	r3, [r3, #0]
}
 8007590:	4618      	mov	r0, r3
 8007592:	bd80      	pop	{r7, pc}
 8007594:	20081380 	.word	0x20081380

08007598 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 80075a0:	4b08      	ldr	r3, [pc, #32]	; (80075c4 <thread_chpri+0x2c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	db03      	blt.n	80075b6 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 80075ae:	4b05      	ldr	r3, [pc, #20]	; (80075c4 <thread_chpri+0x2c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 80075b6:	f7ff fe03 	bl	80071c0 <putcurrent>
	return old;
 80075ba:	68fb      	ldr	r3, [r7, #12]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3710      	adds	r7, #16
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	20081380 	.word	0x20081380

080075c8 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
	putcurrent();
 80075d0:	f7ff fdf6 	bl	80071c0 <putcurrent>
	return kzmem_alloc(size);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 fc07 	bl	8007de8 <kzmem_alloc>
 80075da:	4603      	mov	r3, r0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3708      	adds	r7, #8
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fc37 	bl	8007e60 <kzmem_free>
	putcurrent();
 80075f2:	f7ff fde5 	bl	80071c0 <putcurrent>
	return 0;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
 800760c:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 800760e:	2010      	movs	r0, #16
 8007610:	f000 fbea 	bl	8007de8 <kzmem_alloc>
 8007614:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d101      	bne.n	8007620 <sendmsg+0x20>
		kz_sysdown();
 800761c:	f000 faa6 	bl	8007b6c <kz_sysdown>
	
	mp->next       = NULL;
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	683a      	ldr	r2, [r7, #0]
 8007636:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d004      	beq.n	800764a <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	601a      	str	r2, [r3, #0]
 8007648:	e002      	b.n	8007650 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	609a      	str	r2, [r3, #8]
}
 8007656:	bf00      	nop
 8007658:	3718      	adds	r7, #24
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}

0800765e <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 800765e:	b580      	push	{r7, lr}
 8007660:	b084      	sub	sp, #16
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <recvmsg+0x24>
		mboxp->tail = NULL;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768e:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	461a      	mov	r2, r3
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d004      	beq.n	80076ac <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	6892      	ldr	r2, [r2, #8]
 80076aa:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d004      	beq.n	80076be <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	68d2      	ldr	r2, [r2, #12]
 80076bc:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 fbcb 	bl	8007e60 <kzmem_free>
}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
	...

080076d4 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b086      	sub	sp, #24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	4603      	mov	r3, r0
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
 80076e0:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
 80076e4:	011b      	lsls	r3, r3, #4
 80076e6:	4a0f      	ldr	r2, [pc, #60]	; (8007724 <thread_send+0x50>)
 80076e8:	4413      	add	r3, r2
 80076ea:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 80076ec:	f7ff fd68 	bl	80071c0 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 80076f0:	4b0d      	ldr	r3, [pc, #52]	; (8007728 <thread_send+0x54>)
 80076f2:	6819      	ldr	r1, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	6978      	ldr	r0, [r7, #20]
 80076fa:	f7ff ff81 	bl	8007600 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d008      	beq.n	8007718 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a07      	ldr	r2, [pc, #28]	; (8007728 <thread_send+0x54>)
 800770c:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 800770e:	6978      	ldr	r0, [r7, #20]
 8007710:	f7ff ffa5 	bl	800765e <recvmsg>
		putcurrent(); /* M\CubN */
 8007714:	f7ff fd54 	bl	80071c0 <putcurrent>
	}
	
	return size;
 8007718:	68bb      	ldr	r3, [r7, #8]
}
 800771a:	4618      	mov	r0, r3
 800771c:	3718      	adds	r7, #24
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20081938 	.word	0x20081938
 8007728:	20081380 	.word	0x20081380

0800772c <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	4603      	mov	r3, r0
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
 8007738:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800773a:	7bfb      	ldrb	r3, [r7, #15]
 800773c:	011b      	lsls	r3, r3, #4
 800773e:	4a10      	ldr	r2, [pc, #64]	; (8007780 <thread_recv+0x54>)
 8007740:	4413      	add	r3, r2
 8007742:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <thread_recv+0x24>
		kz_sysdown();
 800774c:	f000 fa0e 	bl	8007b6c <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8007750:	4b0c      	ldr	r3, [pc, #48]	; (8007784 <thread_recv+0x58>)
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d102      	bne.n	8007766 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8007760:	f04f 33ff 	mov.w	r3, #4294967295
 8007764:	e008      	b.n	8007778 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 8007766:	6978      	ldr	r0, [r7, #20]
 8007768:	f7ff ff79 	bl	800765e <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 800776c:	f7ff fd28 	bl	80071c0 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8007770:	4b04      	ldr	r3, [pc, #16]	; (8007784 <thread_recv+0x58>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007776:	68db      	ldr	r3, [r3, #12]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	20081938 	.word	0x20081938
 8007784:	20081380 	.word	0x20081380

08007788 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	4603      	mov	r3, r0
 8007790:	6039      	str	r1, [r7, #0]
 8007792:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8007794:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007798:	4905      	ldr	r1, [pc, #20]	; (80077b0 <thread_setintr+0x28>)
 800779a:	683a      	ldr	r2, [r7, #0]
 800779c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 80077a0:	f7ff fd0e 	bl	80071c0 <putcurrent>
	
	return 0;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3708      	adds	r7, #8
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	20081780 	.word	0x20081780

080077b4 <thread_tsleep>:

static int thread_tsleep(int time)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 80077bc:	4b0e      	ldr	r3, [pc, #56]	; (80077f8 <thread_tsleep+0x44>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 80077c4:	4b0d      	ldr	r3, [pc, #52]	; (80077fc <thread_tsleep+0x48>)
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d005      	beq.n	80077d8 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 80077cc:	4b0b      	ldr	r3, [pc, #44]	; (80077fc <thread_tsleep+0x48>)
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	4a09      	ldr	r2, [pc, #36]	; (80077f8 <thread_tsleep+0x44>)
 80077d2:	6812      	ldr	r2, [r2, #0]
 80077d4:	605a      	str	r2, [r3, #4]
 80077d6:	e003      	b.n	80077e0 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 80077d8:	4b07      	ldr	r3, [pc, #28]	; (80077f8 <thread_tsleep+0x44>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a07      	ldr	r2, [pc, #28]	; (80077fc <thread_tsleep+0x48>)
 80077de:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <thread_tsleep+0x44>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a05      	ldr	r2, [pc, #20]	; (80077fc <thread_tsleep+0x48>)
 80077e6:	6053      	str	r3, [r2, #4]
	
	return 0;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	20081380 	.word	0x20081380
 80077fc:	20081a40 	.word	0x20081a40

08007800 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8007800:	b5b0      	push	{r4, r5, r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af02      	add	r7, sp, #8
 8007806:	4603      	mov	r3, r0
 8007808:	6039      	str	r1, [r7, #0]
 800780a:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 800780c:	79fb      	ldrb	r3, [r7, #7]
 800780e:	2b0c      	cmp	r3, #12
 8007810:	f200 809d 	bhi.w	800794e <call_functions+0x14e>
 8007814:	a201      	add	r2, pc, #4	; (adr r2, 800781c <call_functions+0x1c>)
 8007816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781a:	bf00      	nop
 800781c:	08007851 	.word	0x08007851
 8007820:	0800787d 	.word	0x0800787d
 8007824:	08007883 	.word	0x08007883
 8007828:	0800788f 	.word	0x0800788f
 800782c:	0800789b 	.word	0x0800789b
 8007830:	080078ad 	.word	0x080078ad
 8007834:	080078b9 	.word	0x080078b9
 8007838:	080078cb 	.word	0x080078cb
 800783c:	080078dd 	.word	0x080078dd
 8007840:	080078ef 	.word	0x080078ef
 8007844:	08007909 	.word	0x08007909
 8007848:	08007923 	.word	0x08007923
 800784c:	0800793d 	.word	0x0800793d
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	6818      	ldr	r0, [r3, #0]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	6859      	ldr	r1, [r3, #4]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	689c      	ldr	r4, [r3, #8]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	68dd      	ldr	r5, [r3, #12]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	6952      	ldr	r2, [r2, #20]
 8007868:	9201      	str	r2, [sp, #4]
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	462b      	mov	r3, r5
 800786e:	4622      	mov	r2, r4
 8007870:	f7ff fd08 	bl	8007284 <thread_run>
 8007874:	4602      	mov	r2, r0
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 800787a:	e069      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 800787c:	f7ff fe46 	bl	800750c <thread_exit>
			break;
 8007880:	e066      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8007882:	f7ff fe5d 	bl	8007540 <thread_wait>
 8007886:	4602      	mov	r2, r0
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	601a      	str	r2, [r3, #0]
			break;
 800788c:	e060      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 800788e:	f7ff fe5e 	bl	800754e <thread_sleep>
 8007892:	4602      	mov	r2, r0
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	601a      	str	r2, [r3, #0]
			break;
 8007898:	e05a      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff fe5e 	bl	8007560 <thread_wakeup>
 80078a4:	4602      	mov	r2, r0
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	605a      	str	r2, [r3, #4]
			break;
 80078aa:	e051      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 80078ac:	f7ff fe6a 	bl	8007584 <thread_getid>
 80078b0:	4602      	mov	r2, r0
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	601a      	str	r2, [r3, #0]
			break;
 80078b6:	e04b      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4618      	mov	r0, r3
 80078be:	f7ff fe6b 	bl	8007598 <thread_chpri>
 80078c2:	4602      	mov	r2, r0
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	605a      	str	r2, [r3, #4]
			break;
 80078c8:	e042      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f7ff fe7a 	bl	80075c8 <thread_kmalloc>
 80078d4:	4602      	mov	r2, r0
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	605a      	str	r2, [r3, #4]
			break;
 80078da:	e039      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7ff fe7f 	bl	80075e4 <thread_kmfree>
 80078e6:	4602      	mov	r2, r0
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	605a      	str	r2, [r3, #4]
			break;
 80078ec:	e030      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	7818      	ldrb	r0, [r3, #0]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	6859      	ldr	r1, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	461a      	mov	r2, r3
 80078fc:	f7ff feea 	bl	80076d4 <thread_send>
 8007900:	4602      	mov	r2, r0
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8007906:	e023      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	7818      	ldrb	r0, [r3, #0]
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	6859      	ldr	r1, [r3, #4]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	461a      	mov	r2, r3
 8007916:	f7ff ff09 	bl	800772c <thread_recv>
 800791a:	4602      	mov	r2, r0
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8007920:	e016      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	4619      	mov	r1, r3
 800792e:	4610      	mov	r0, r2
 8007930:	f7ff ff2a 	bl	8007788 <thread_setintr>
 8007934:	4602      	mov	r2, r0
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 800793a:	e009      	b.n	8007950 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4618      	mov	r0, r3
 8007942:	f7ff ff37 	bl	80077b4 <thread_tsleep>
 8007946:	4602      	mov	r2, r0
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	605a      	str	r2, [r3, #4]
			break;
 800794c:	e000      	b.n	8007950 <call_functions+0x150>
		default:
			break;
 800794e:	bf00      	nop
	}
}
 8007950:	bf00      	nop
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bdb0      	pop	{r4, r5, r7, pc}

08007958 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af00      	add	r7, sp, #0
 800795e:	4603      	mov	r3, r0
 8007960:	6039      	str	r1, [r7, #0]
 8007962:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8007964:	f7ff fbea 	bl	800713c <getcurrent>
	call_functions(type, p);
 8007968:	79fb      	ldrb	r3, [r7, #7]
 800796a:	6839      	ldr	r1, [r7, #0]
 800796c:	4618      	mov	r0, r3
 800796e:	f7ff ff47 	bl	8007800 <call_functions>
}
 8007972:	bf00      	nop
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
	...

0800797c <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	4603      	mov	r3, r0
 8007984:	6039      	str	r1, [r7, #0]
 8007986:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8007988:	4b05      	ldr	r3, [pc, #20]	; (80079a0 <srvcall_proc+0x24>)
 800798a:	2200      	movs	r2, #0
 800798c:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 800798e:	79fb      	ldrb	r3, [r7, #7]
 8007990:	6839      	ldr	r1, [r7, #0]
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff ff34 	bl	8007800 <call_functions>
}
 8007998:	bf00      	nop
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	20081380 	.word	0x20081380

080079a4 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 80079aa:	2300      	movs	r3, #0
 80079ac:	607b      	str	r3, [r7, #4]
 80079ae:	e008      	b.n	80079c2 <schedule+0x1e>
		if (readyque[i].head) /*  */
 80079b0:	4a0e      	ldr	r2, [pc, #56]	; (80079ec <schedule+0x48>)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d106      	bne.n	80079ca <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	3301      	adds	r3, #1
 80079c0:	607b      	str	r3, [r7, #4]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2b0f      	cmp	r3, #15
 80079c6:	ddf3      	ble.n	80079b0 <schedule+0xc>
 80079c8:	e000      	b.n	80079cc <schedule+0x28>
			break;
 80079ca:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2b10      	cmp	r3, #16
 80079d0:	d101      	bne.n	80079d6 <schedule+0x32>
	kz_sysdown();
 80079d2:	f000 f8cb 	bl	8007b6c <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 80079d6:	4a05      	ldr	r2, [pc, #20]	; (80079ec <schedule+0x48>)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80079de:	4a04      	ldr	r2, [pc, #16]	; (80079f0 <schedule+0x4c>)
 80079e0:	6013      	str	r3, [r2, #0]
}
 80079e2:	bf00      	nop
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	200819c0 	.word	0x200819c0
 80079f0:	20081380 	.word	0x20081380

080079f4 <syscall_intr>:

static void syscall_intr(void)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 80079f8:	4b06      	ldr	r3, [pc, #24]	; (8007a14 <syscall_intr+0x20>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8007a00:	4b04      	ldr	r3, [pc, #16]	; (8007a14 <syscall_intr+0x20>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a06:	4619      	mov	r1, r3
 8007a08:	4610      	mov	r0, r2
 8007a0a:	f7ff ffa5 	bl	8007958 <syscall_proc>
}
 8007a0e:	bf00      	nop
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	20081380 	.word	0x20081380

08007a18 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	4603      	mov	r3, r0
 8007a20:	6039      	str	r1, [r7, #0]
 8007a22:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8007a24:	4b1b      	ldr	r3, [pc, #108]	; (8007a94 <thread_intr+0x7c>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	683a      	ldr	r2, [r7, #0]
 8007a2a:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 8007a2c:	4b19      	ldr	r3, [pc, #100]	; (8007a94 <thread_intr+0x7c>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007a34:	4619      	mov	r1, r3
 8007a36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f7ff f895 	bl	8006b6c <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8007a42:	4b14      	ldr	r3, [pc, #80]	; (8007a94 <thread_intr+0x7c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	330c      	adds	r3, #12
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7ff f94b 	bl	8006ce4 <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 8007a4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a52:	4a11      	ldr	r2, [pc, #68]	; (8007a98 <thread_intr+0x80>)
 8007a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d005      	beq.n	8007a68 <thread_intr+0x50>
		handlers[type]();
 8007a5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007a60:	4a0d      	ldr	r2, [pc, #52]	; (8007a98 <thread_intr+0x80>)
 8007a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a66:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 8007a68:	f7ff ff9c 	bl	80079a4 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8007a6c:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <thread_intr+0x7c>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f103 020c 	add.w	r2, r3, #12
 8007a74:	4b07      	ldr	r3, [pc, #28]	; (8007a94 <thread_intr+0x7c>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f7ff f981 	bl	8006d84 <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8007a82:	4b04      	ldr	r3, [pc, #16]	; (8007a94 <thread_intr+0x7c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007a88:	f7ff faff 	bl	800708a <_dispatch_int>
	/*  */
}
 8007a8c:	bf00      	nop
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	20081380 	.word	0x20081380
 8007a98:	20081780 	.word	0x20081780

08007a9c <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b086      	sub	sp, #24
 8007aa0:	af02      	add	r7, sp, #8
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
 8007aa8:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8007aaa:	f000 f97f 	bl	8007dac <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8007aae:	4b26      	ldr	r3, [pc, #152]	; (8007b48 <kz_start+0xac>)
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 8007ab4:	2280      	movs	r2, #128	; 0x80
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	4824      	ldr	r0, [pc, #144]	; (8007b4c <kz_start+0xb0>)
 8007aba:	f000 fbec 	bl	8008296 <memset>
	memset(threads,  0, sizeof(threads));
 8007abe:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	4822      	ldr	r0, [pc, #136]	; (8007b50 <kz_start+0xb4>)
 8007ac6:	f000 fbe6 	bl	8008296 <memset>
	memset(handlers, 0, sizeof(handlers));
 8007aca:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8007ace:	2100      	movs	r1, #0
 8007ad0:	4820      	ldr	r0, [pc, #128]	; (8007b54 <kz_start+0xb8>)
 8007ad2:	f000 fbe0 	bl	8008296 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8007ad6:	2280      	movs	r2, #128	; 0x80
 8007ad8:	2100      	movs	r1, #0
 8007ada:	481f      	ldr	r0, [pc, #124]	; (8007b58 <kz_start+0xbc>)
 8007adc:	f000 fbdb 	bl	8008296 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8007ae0:	2208      	movs	r2, #8
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	481d      	ldr	r0, [pc, #116]	; (8007b5c <kz_start+0xc0>)
 8007ae6:	f000 fbd6 	bl	8008296 <memset>
	memset(timque, 0, sizeof(timque));
 8007aea:	2208      	movs	r2, #8
 8007aec:	2100      	movs	r1, #0
 8007aee:	481c      	ldr	r0, [pc, #112]	; (8007b60 <kz_start+0xc4>)
 8007af0:	f000 fbd1 	bl	8008296 <memset>
	
	// debug
	dbg_init();
 8007af4:	f7ff f81e 	bl	8006b34 <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8007af8:	491a      	ldr	r1, [pc, #104]	; (8007b64 <kz_start+0xc8>)
 8007afa:	200b      	movs	r0, #11
 8007afc:	f7ff fe44 	bl	8007788 <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8007b00:	4919      	ldr	r1, [pc, #100]	; (8007b68 <kz_start+0xcc>)
 8007b02:	200f      	movs	r0, #15
 8007b04:	f7ff fe40 	bl	8007788 <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 8007b08:	2200      	movs	r2, #0
 8007b0a:	2104      	movs	r1, #4
 8007b0c:	f06f 0004 	mvn.w	r0, #4
 8007b10:	f7f8 fc2f 	bl	8000372 <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	9301      	str	r3, [sp, #4]
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	68b9      	ldr	r1, [r7, #8]
 8007b22:	68f8      	ldr	r0, [r7, #12]
 8007b24:	f7ff fbae 	bl	8007284 <thread_run>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	4b06      	ldr	r3, [pc, #24]	; (8007b48 <kz_start+0xac>)
 8007b2e:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8007b30:	f000 f866 	bl	8007c00 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8007b34:	4b04      	ldr	r3, [pc, #16]	; (8007b48 <kz_start+0xac>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8007b3a:	f7ff fa91 	bl	8007060 <_dispatch>
	
	/*  */
}
 8007b3e:	bf00      	nop
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20081380 	.word	0x20081380
 8007b4c:	200819c0 	.word	0x200819c0
 8007b50:	20081384 	.word	0x20081384
 8007b54:	20081780 	.word	0x20081780
 8007b58:	20081938 	.word	0x20081938
 8007b5c:	200819b8 	.word	0x200819b8
 8007b60:	20081a40 	.word	0x20081a40
 8007b64:	080079f5 	.word	0x080079f5
 8007b68:	08007c25 	.word	0x08007c25

08007b6c <kz_sysdown>:

void kz_sysdown(void)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	af00      	add	r7, sp, #0
	puts("system error!\n");
 8007b70:	4801      	ldr	r0, [pc, #4]	; (8007b78 <kz_sysdown+0xc>)
 8007b72:	f000 fb35 	bl	80081e0 <puts>
	while (1)
 8007b76:	e7fe      	b.n	8007b76 <kz_sysdown+0xa>
 8007b78:	08008774 	.word	0x08008774

08007b7c <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	4603      	mov	r3, r0
 8007b84:	6039      	str	r1, [r7, #0]
 8007b86:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 8007b88:	4b08      	ldr	r3, [pc, #32]	; (8007bac <kz_syscall+0x30>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	79fa      	ldrb	r2, [r7, #7]
 8007b8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 8007b92:	4b06      	ldr	r3, [pc, #24]	; (8007bac <kz_syscall+0x30>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	683a      	ldr	r2, [r7, #0]
 8007b98:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 8007b9a:	df00      	svc	0
	__asm volatile("    NOP \n");
 8007b9c:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 8007b9e:	bf00      	nop
 8007ba0:	370c      	adds	r7, #12
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	20081380 	.word	0x20081380

08007bb0 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	6039      	str	r1, [r7, #0]
 8007bba:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 8007bbc:	79fb      	ldrb	r3, [r7, #7]
 8007bbe:	6839      	ldr	r1, [r7, #0]
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7ff fedb 	bl	800797c <srvcall_proc>
}
 8007bc6:	bf00      	nop
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
	...

08007bd0 <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 8007bd4:	4b03      	ldr	r3, [pc, #12]	; (8007be4 <kz_get_time_ms+0x14>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	200819b8 	.word	0x200819b8

08007be8 <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 8007bec:	4b03      	ldr	r3, [pc, #12]	; (8007bfc <kz_get_time_s+0x14>)
 8007bee:	685b      	ldr	r3, [r3, #4]
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	200819b8 	.word	0x200819b8

08007c00 <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8007c04:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <SysTick_init+0x1c>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a05      	ldr	r2, [pc, #20]	; (8007c20 <SysTick_init+0x20>)
 8007c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c0e:	099b      	lsrs	r3, r3, #6
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7ff fa71 	bl	80070f8 <SysTick_Config>
}
 8007c16:	bf00      	nop
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	2004005c 	.word	0x2004005c
 8007c20:	10624dd3 	.word	0x10624dd3

08007c24 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 8007c28:	4b0a      	ldr	r3, [pc, #40]	; (8007c54 <SysTick_Handler+0x30>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	4a09      	ldr	r2, [pc, #36]	; (8007c54 <SysTick_Handler+0x30>)
 8007c30:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8007c32:	4b08      	ldr	r3, [pc, #32]	; (8007c54 <SysTick_Handler+0x30>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007c3a:	d107      	bne.n	8007c4c <SysTick_Handler+0x28>
		mng_time.time_s++;
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <SysTick_Handler+0x30>)
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	3301      	adds	r3, #1
 8007c42:	4a04      	ldr	r2, [pc, #16]	; (8007c54 <SysTick_Handler+0x30>)
 8007c44:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8007c46:	4b03      	ldr	r3, [pc, #12]	; (8007c54 <SysTick_Handler+0x30>)
 8007c48:	2200      	movs	r2, #0
 8007c4a:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8007c4c:	f000 f804 	bl	8007c58 <mng_tsleep>
}
 8007c50:	bf00      	nop
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	200819b8 	.word	0x200819b8

08007c58 <mng_tsleep>:

static void mng_tsleep(void)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8007c5e:	4b35      	ldr	r3, [pc, #212]	; (8007d34 <mng_tsleep+0xdc>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8007c64:	4b33      	ldr	r3, [pc, #204]	; (8007d34 <mng_tsleep+0xdc>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 8007c6a:	e059      	b.n	8007d20 <mng_tsleep+0xc8>
		if(0 == current_task->time){
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d14b      	bne.n	8007d0c <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	69db      	ldr	r3, [r3, #28]
 8007c78:	4a2f      	ldr	r2, [pc, #188]	; (8007d38 <mng_tsleep+0xe0>)
 8007c7a:	00db      	lsls	r3, r3, #3
 8007c7c:	4413      	add	r3, r2
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d008      	beq.n	8007c96 <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	69db      	ldr	r3, [r3, #28]
 8007c88:	4a2b      	ldr	r2, [pc, #172]	; (8007d38 <mng_tsleep+0xe0>)
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	4413      	add	r3, r2
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	601a      	str	r2, [r3, #0]
 8007c94:	e005      	b.n	8007ca2 <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	69db      	ldr	r3, [r3, #28]
 8007c9a:	4927      	ldr	r1, [pc, #156]	; (8007d38 <mng_tsleep+0xe0>)
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	4a24      	ldr	r2, [pc, #144]	; (8007d38 <mng_tsleep+0xe0>)
 8007ca8:	00db      	lsls	r3, r3, #3
 8007caa:	4413      	add	r3, r2
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb4:	f043 0201 	orr.w	r2, r3, #1
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685a      	ldr	r2, [r3, #4]
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 8007cc4:	4b1b      	ldr	r3, [pc, #108]	; (8007d34 <mng_tsleep+0xdc>)
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d10f      	bne.n	8007cee <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d106      	bne.n	8007ce4 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 8007cd6:	4b17      	ldr	r3, [pc, #92]	; (8007d34 <mng_tsleep+0xdc>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 8007cdc:	4b15      	ldr	r3, [pc, #84]	; (8007d34 <mng_tsleep+0xdc>)
 8007cde:	2200      	movs	r2, #0
 8007ce0:	605a      	str	r2, [r3, #4]
 8007ce2:	e00c      	b.n	8007cfe <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	4a12      	ldr	r2, [pc, #72]	; (8007d34 <mng_tsleep+0xdc>)
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	e007      	b.n	8007cfe <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 8007cee:	4b11      	ldr	r3, [pc, #68]	; (8007d34 <mng_tsleep+0xdc>)
 8007cf0:	685a      	ldr	r2, [r3, #4]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d102      	bne.n	8007cfe <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 8007cf8:	4a0e      	ldr	r2, [pc, #56]	; (8007d34 <mng_tsleep+0xdc>)
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	607b      	str	r3, [r7, #4]
 8007d0a:	e009      	b.n	8007d20 <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	1e5a      	subs	r2, r3, #1
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1a2      	bne.n	8007c6c <mng_tsleep+0x14>
		}
	}
}
 8007d26:	bf00      	nop
 8007d28:	370c      	adds	r7, #12
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	20081a40 	.word	0x20081a40
 8007d38:	200819c0 	.word	0x200819c0

08007d3c <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8007d44:	4b18      	ldr	r3, [pc, #96]	; (8007da8 <kzmem_init_pool+0x6c>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8007d50:	2300      	movs	r3, #0
 8007d52:	617b      	str	r3, [r7, #20]
 8007d54:	e01d      	b.n	8007d92 <kzmem_init_pool+0x56>
    *mpp = mp;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8007d5c:	2208      	movs	r2, #8
 8007d5e:	2100      	movs	r1, #0
 8007d60:	6938      	ldr	r0, [r7, #16]
 8007d62:	f000 fa98 	bl	8008296 <memset>
    mp->size = p->size;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	461a      	mov	r2, r3
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	613b      	str	r3, [r7, #16]
    area += p->size;
 8007d7e:	4b0a      	ldr	r3, [pc, #40]	; (8007da8 <kzmem_init_pool+0x6c>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	6812      	ldr	r2, [r2, #0]
 8007d86:	4413      	add	r3, r2
 8007d88:	4a07      	ldr	r2, [pc, #28]	; (8007da8 <kzmem_init_pool+0x6c>)
 8007d8a:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	617b      	str	r3, [r7, #20]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	685a      	ldr	r2, [r3, #4]
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	dcdc      	bgt.n	8007d56 <kzmem_init_pool+0x1a>
  }

  return 0;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3718      	adds	r7, #24
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}
 8007da6:	bf00      	nop
 8007da8:	20040058 	.word	0x20040058

08007dac <kzmem_init>:

/* I */
int kzmem_init(void)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007db2:	2300      	movs	r3, #0
 8007db4:	607b      	str	r3, [r7, #4]
 8007db6:	e00c      	b.n	8007dd2 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	4613      	mov	r3, r2
 8007dbc:	005b      	lsls	r3, r3, #1
 8007dbe:	4413      	add	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4a08      	ldr	r2, [pc, #32]	; (8007de4 <kzmem_init+0x38>)
 8007dc4:	4413      	add	r3, r2
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7ff ffb8 	bl	8007d3c <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	3301      	adds	r3, #1
 8007dd0:	607b      	str	r3, [r7, #4]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b04      	cmp	r3, #4
 8007dd6:	d9ef      	bls.n	8007db8 <kzmem_init+0xc>
  }
  return 0;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3708      	adds	r7, #8
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	2004001c 	.word	0x2004001c

08007de8 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b086      	sub	sp, #24
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007df0:	2300      	movs	r3, #0
 8007df2:	617b      	str	r3, [r7, #20]
 8007df4:	e027      	b.n	8007e46 <kzmem_alloc+0x5e>
		p = &pool[i];
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	005b      	lsls	r3, r3, #1
 8007dfc:	4413      	add	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4a16      	ldr	r2, [pc, #88]	; (8007e5c <kzmem_alloc+0x74>)
 8007e02:	4413      	add	r3, r2
 8007e04:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f1a3 0208 	sub.w	r2, r3, #8
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d315      	bcc.n	8007e40 <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d103      	bne.n	8007e24 <kzmem_alloc+0x3c>
				kz_sysdown();
 8007e1c:	f7ff fea6 	bl	8007b6c <kz_sysdown>
				return NULL;
 8007e20:	2300      	movs	r3, #0
 8007e22:	e016      	b.n	8007e52 <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	3308      	adds	r3, #8
 8007e3e:	e008      	b.n	8007e52 <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	3301      	adds	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2b04      	cmp	r3, #4
 8007e4a:	d9d4      	bls.n	8007df6 <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 8007e4c:	f7ff fe8e 	bl	8007b6c <kz_sysdown>
	return NULL;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3718      	adds	r7, #24
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	2004001c 	.word	0x2004001c

08007e60 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b086      	sub	sp, #24
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	3b08      	subs	r3, #8
 8007e6c:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007e6e:	2300      	movs	r3, #0
 8007e70:	617b      	str	r3, [r7, #20]
 8007e72:	e018      	b.n	8007ea6 <kzmem_free+0x46>
		p = &pool[i];
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	4613      	mov	r3, r2
 8007e78:	005b      	lsls	r3, r3, #1
 8007e7a:	4413      	add	r3, r2
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	4a0e      	ldr	r2, [pc, #56]	; (8007eb8 <kzmem_free+0x58>)
 8007e80:	4413      	add	r3, r2
 8007e82:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	685a      	ldr	r2, [r3, #4]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d107      	bne.n	8007ea0 <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	601a      	str	r2, [r3, #0]
			p->free = mp;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	609a      	str	r2, [r3, #8]
			
			return;
 8007e9e:	e007      	b.n	8007eb0 <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	617b      	str	r3, [r7, #20]
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b04      	cmp	r3, #4
 8007eaa:	d9e3      	bls.n	8007e74 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 8007eac:	f7ff fe5e 	bl	8007b6c <kz_sysdown>
}
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	2004001c 	.word	0x2004001c

08007ebc <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b08c      	sub	sp, #48	; 0x30
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8007eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007edc:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8007ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8007ee2:	f107 0314 	add.w	r3, r7, #20
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	2000      	movs	r0, #0
 8007eea:	f7ff fe47 	bl	8007b7c <kz_syscall>
  return param.un.run.ret;
 8007eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3730      	adds	r7, #48	; 0x30
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <kz_exit>:

void kz_exit(void)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8007efc:	2100      	movs	r1, #0
 8007efe:	2001      	movs	r0, #1
 8007f00:	f7ff fe3c 	bl	8007b7c <kz_syscall>
}
 8007f04:	bf00      	nop
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b088      	sub	sp, #32
 8007f0c:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8007f0e:	1d3b      	adds	r3, r7, #4
 8007f10:	4619      	mov	r1, r3
 8007f12:	2003      	movs	r0, #3
 8007f14:	f7ff fe32 	bl	8007b7c <kz_syscall>
  return param.un.sleep.ret;
 8007f18:	687b      	ldr	r3, [r7, #4]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3720      	adds	r7, #32
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b088      	sub	sp, #32
 8007f26:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8007f28:	1d3b      	adds	r3, r7, #4
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	2005      	movs	r0, #5
 8007f2e:	f7ff fe25 	bl	8007b7c <kz_syscall>
  return param.un.getid.ret;
 8007f32:	687b      	ldr	r3, [r7, #4]
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3720      	adds	r7, #32
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <kz_chpri>:

int kz_chpri(int priority)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b08a      	sub	sp, #40	; 0x28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8007f48:	f107 030c 	add.w	r3, r7, #12
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	2006      	movs	r0, #6
 8007f50:	f7ff fe14 	bl	8007b7c <kz_syscall>
  return param.un.chpri.ret;
 8007f54:	693b      	ldr	r3, [r7, #16]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3728      	adds	r7, #40	; 0x28
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b08a      	sub	sp, #40	; 0x28
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8007f66:	f3ef 8311 	mrs	r3, BASEPRI
 8007f6a:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8007f70:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 8007f74:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8007f76:	f107 0308 	add.w	r3, r7, #8
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	2007      	movs	r0, #7
 8007f7e:	f7ff fdfd 	bl	8007b7c <kz_syscall>
	return param.un.kmalloc.ret;
 8007f82:	68fb      	ldr	r3, [r7, #12]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3728      	adds	r7, #40	; 0x28
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <kz_kmfree>:

int kz_kmfree(void *p)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b08a      	sub	sp, #40	; 0x28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8007f98:	f107 030c 	add.w	r3, r7, #12
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	2008      	movs	r0, #8
 8007fa0:	f7ff fdec 	bl	8007b7c <kz_syscall>
  return param.un.kmfree.ret;
 8007fa4:	693b      	ldr	r3, [r7, #16]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3728      	adds	r7, #40	; 0x28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b08c      	sub	sp, #48	; 0x30
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	60b9      	str	r1, [r7, #8]
 8007fb8:	607a      	str	r2, [r7, #4]
 8007fba:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8007fbc:	7bfb      	ldrb	r3, [r7, #15]
 8007fbe:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8007fc8:	f107 0314 	add.w	r3, r7, #20
 8007fcc:	4619      	mov	r1, r3
 8007fce:	2009      	movs	r0, #9
 8007fd0:	f7ff fdd4 	bl	8007b7c <kz_syscall>
	return param.un.send.ret;
 8007fd4:	6a3b      	ldr	r3, [r7, #32]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3730      	adds	r7, #48	; 0x30
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b08c      	sub	sp, #48	; 0x30
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	60b9      	str	r1, [r7, #8]
 8007fe8:	607a      	str	r2, [r7, #4]
 8007fea:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8007ff8:	f107 0314 	add.w	r3, r7, #20
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	200a      	movs	r0, #10
 8008000:	f7ff fdbc 	bl	8007b7c <kz_syscall>
  return param.un.recv.ret;
 8008004:	6a3b      	ldr	r3, [r7, #32]
}
 8008006:	4618      	mov	r0, r3
 8008008:	3730      	adds	r7, #48	; 0x30
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b08a      	sub	sp, #40	; 0x28
 8008012:	af00      	add	r7, sp, #0
 8008014:	4603      	mov	r3, r0
 8008016:	6039      	str	r1, [r7, #0]
 8008018:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 800801a:	88fb      	ldrh	r3, [r7, #6]
 800801c:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8008022:	f107 030c 	add.w	r3, r7, #12
 8008026:	4619      	mov	r1, r3
 8008028:	200b      	movs	r0, #11
 800802a:	f7ff fda7 	bl	8007b7c <kz_syscall>
  return param.un.setintr.ret;
 800802e:	697b      	ldr	r3, [r7, #20]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3728      	adds	r7, #40	; 0x28
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <kz_tsleep>:

int kz_tsleep(int time)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b08a      	sub	sp, #40	; 0x28
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8008044:	f107 030c 	add.w	r3, r7, #12
 8008048:	4619      	mov	r1, r3
 800804a:	200c      	movs	r0, #12
 800804c:	f7ff fd96 	bl	8007b7c <kz_syscall>
  return param.un.tsleep.ret;
 8008050:	693b      	ldr	r3, [r7, #16]
}
 8008052:	4618      	mov	r0, r3
 8008054:	3728      	adds	r7, #40	; 0x28
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b08a      	sub	sp, #40	; 0x28
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8008066:	f107 030c 	add.w	r3, r7, #12
 800806a:	4619      	mov	r1, r3
 800806c:	2004      	movs	r0, #4
 800806e:	f7ff fd9f 	bl	8007bb0 <kz_srvcall>
  return param.un.wakeup.ret;
 8008072:	693b      	ldr	r3, [r7, #16]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3728      	adds	r7, #40	; 0x28
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 800807c:	b590      	push	{r4, r7, lr}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 8008082:	2320      	movs	r3, #32
 8008084:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 8008086:	2300      	movs	r3, #0
 8008088:	607b      	str	r3, [r7, #4]
 800808a:	e03e      	b.n	800810a <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 800808c:	4923      	ldr	r1, [pc, #140]	; (800811c <pin_function_init+0xa0>)
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4613      	mov	r3, r2
 8008092:	00db      	lsls	r3, r3, #3
 8008094:	1a9b      	subs	r3, r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	3318      	adds	r3, #24
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d01d      	beq.n	80080de <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 80080a2:	491e      	ldr	r1, [pc, #120]	; (800811c <pin_function_init+0xa0>)
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	4613      	mov	r3, r2
 80080a8:	00db      	lsls	r3, r3, #3
 80080aa:	1a9b      	subs	r3, r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	440b      	add	r3, r1
 80080b0:	6818      	ldr	r0, [r3, #0]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	4613      	mov	r3, r2
 80080b6:	00db      	lsls	r3, r3, #3
 80080b8:	1a9b      	subs	r3, r3, r2
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	4a17      	ldr	r2, [pc, #92]	; (800811c <pin_function_init+0xa0>)
 80080be:	4413      	add	r3, r2
 80080c0:	3304      	adds	r3, #4
 80080c2:	b29c      	uxth	r4, r3
 80080c4:	4915      	ldr	r1, [pc, #84]	; (800811c <pin_function_init+0xa0>)
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	4613      	mov	r3, r2
 80080ca:	00db      	lsls	r3, r3, #3
 80080cc:	1a9b      	subs	r3, r3, r2
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	440b      	add	r3, r1
 80080d2:	3318      	adds	r3, #24
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	4621      	mov	r1, r4
 80080da:	f7f8 fb99 	bl	8000810 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 80080de:	490f      	ldr	r1, [pc, #60]	; (800811c <pin_function_init+0xa0>)
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	4613      	mov	r3, r2
 80080e4:	00db      	lsls	r3, r3, #3
 80080e6:	1a9b      	subs	r3, r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	440b      	add	r3, r1
 80080ec:	6818      	ldr	r0, [r3, #0]
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	4613      	mov	r3, r2
 80080f2:	00db      	lsls	r3, r3, #3
 80080f4:	1a9b      	subs	r3, r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	4a08      	ldr	r2, [pc, #32]	; (800811c <pin_function_init+0xa0>)
 80080fa:	4413      	add	r3, r2
 80080fc:	3304      	adds	r3, #4
 80080fe:	4619      	mov	r1, r3
 8008100:	f7f8 f9dc 	bl	80004bc <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	3301      	adds	r3, #1
 8008108:	607b      	str	r3, [r7, #4]
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	429a      	cmp	r2, r3
 8008110:	d3bc      	bcc.n	800808c <pin_function_init+0x10>
	}
 8008112:	bf00      	nop
 8008114:	370c      	adds	r7, #12
 8008116:	46bd      	mov	sp, r7
 8008118:	bd90      	pop	{r4, r7, pc}
 800811a:	bf00      	nop
 800811c:	08008d00 	.word	0x08008d00

08008120 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008120:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008158 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008124:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008126:	e003      	b.n	8008130 <LoopCopyDataInit>

08008128 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008128:	4b0c      	ldr	r3, [pc, #48]	; (800815c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800812a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800812c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800812e:	3104      	adds	r1, #4

08008130 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008130:	480b      	ldr	r0, [pc, #44]	; (8008160 <LoopForever+0xa>)
	ldr	r3, =_edata
 8008132:	4b0c      	ldr	r3, [pc, #48]	; (8008164 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008134:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008136:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008138:	d3f6      	bcc.n	8008128 <CopyDataInit>
	ldr	r2, =_sbss
 800813a:	4a0b      	ldr	r2, [pc, #44]	; (8008168 <LoopForever+0x12>)
	b	LoopFillZerobss
 800813c:	e002      	b.n	8008144 <LoopFillZerobss>

0800813e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800813e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008140:	f842 3b04 	str.w	r3, [r2], #4

08008144 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008144:	4b09      	ldr	r3, [pc, #36]	; (800816c <LoopForever+0x16>)
	cmp	r2, r3
 8008146:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008148:	d3f9      	bcc.n	800813e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800814a:	f000 f813 	bl	8008174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800814e:	f000 f873 	bl	8008238 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008152:	f7fe fcd5 	bl	8006b00 <main>

08008156 <LoopForever>:

LoopForever:
    b LoopForever
 8008156:	e7fe      	b.n	8008156 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008158:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800815c:	080090d0 	.word	0x080090d0
	ldr	r0, =_sdata
 8008160:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8008164:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 8008168:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 800816c:	20081a54 	.word	0x20081a54

08008170 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008170:	e7fe      	b.n	8008170 <ADC1_IRQHandler>
	...

08008174 <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 8008174:	b480      	push	{r7}
 8008176:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008178:	4a17      	ldr	r2, [pc, #92]	; (80081d8 <SystemInit+0x64>)
 800817a:	4b17      	ldr	r3, [pc, #92]	; (80081d8 <SystemInit+0x64>)
 800817c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 8008188:	4a14      	ldr	r2, [pc, #80]	; (80081dc <SystemInit+0x68>)
 800818a:	4b14      	ldr	r3, [pc, #80]	; (80081dc <SystemInit+0x68>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f043 0301 	orr.w	r3, r3, #1
 8008192:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 8008194:	4b11      	ldr	r3, [pc, #68]	; (80081dc <SystemInit+0x68>)
 8008196:	2200      	movs	r2, #0
 8008198:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 800819a:	4a10      	ldr	r2, [pc, #64]	; (80081dc <SystemInit+0x68>)
 800819c:	4b0f      	ldr	r3, [pc, #60]	; (80081dc <SystemInit+0x68>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80081a4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80081a8:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 80081aa:	4b0c      	ldr	r3, [pc, #48]	; (80081dc <SystemInit+0x68>)
 80081ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80081b0:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 80081b2:	4a0a      	ldr	r2, [pc, #40]	; (80081dc <SystemInit+0x68>)
 80081b4:	4b09      	ldr	r3, [pc, #36]	; (80081dc <SystemInit+0x68>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081bc:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 80081be:	4b07      	ldr	r3, [pc, #28]	; (80081dc <SystemInit+0x68>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80081c4:	4b04      	ldr	r3, [pc, #16]	; (80081d8 <SystemInit+0x64>)
 80081c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80081ca:	609a      	str	r2, [r3, #8]
#endif
}
 80081cc:	bf00      	nop
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	e000ed00 	.word	0xe000ed00
 80081dc:	40021000 	.word	0x40021000

080081e0 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7f8 f811 	bl	8000210 <strlen>
 80081ee:	4603      	mov	r3, r0
 80081f0:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	6879      	ldr	r1, [r7, #4]
 80081fa:	2001      	movs	r0, #1
 80081fc:	f000 f85c 	bl	80082b8 <_write>
 8008200:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8008202:	2201      	movs	r2, #1
 8008204:	490b      	ldr	r1, [pc, #44]	; (8008234 <puts+0x54>)
 8008206:	2001      	movs	r0, #1
 8008208:	f000 f856 	bl	80082b8 <_write>
 800820c:	4602      	mov	r2, r0
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	4413      	add	r3, r2
 8008212:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	1c5a      	adds	r2, r3, #1
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	429a      	cmp	r2, r3
 800821c:	d102      	bne.n	8008224 <puts+0x44>
	{
		res = 0;
 800821e:	2300      	movs	r3, #0
 8008220:	617b      	str	r3, [r7, #20]
 8008222:	e002      	b.n	800822a <puts+0x4a>
	}
	else
	{
		res = EOF;
 8008224:	f04f 33ff 	mov.w	r3, #4294967295
 8008228:	617b      	str	r3, [r7, #20]
	}

	return res;
 800822a:	697b      	ldr	r3, [r7, #20]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	08008784 	.word	0x08008784

08008238 <__libc_init_array>:
 8008238:	b570      	push	{r4, r5, r6, lr}
 800823a:	4e0d      	ldr	r6, [pc, #52]	; (8008270 <__libc_init_array+0x38>)
 800823c:	4c0d      	ldr	r4, [pc, #52]	; (8008274 <__libc_init_array+0x3c>)
 800823e:	1ba4      	subs	r4, r4, r6
 8008240:	10a4      	asrs	r4, r4, #2
 8008242:	2500      	movs	r5, #0
 8008244:	42a5      	cmp	r5, r4
 8008246:	d109      	bne.n	800825c <__libc_init_array+0x24>
 8008248:	4e0b      	ldr	r6, [pc, #44]	; (8008278 <__libc_init_array+0x40>)
 800824a:	4c0c      	ldr	r4, [pc, #48]	; (800827c <__libc_init_array+0x44>)
 800824c:	f000 f83c 	bl	80082c8 <_init>
 8008250:	1ba4      	subs	r4, r4, r6
 8008252:	10a4      	asrs	r4, r4, #2
 8008254:	2500      	movs	r5, #0
 8008256:	42a5      	cmp	r5, r4
 8008258:	d105      	bne.n	8008266 <__libc_init_array+0x2e>
 800825a:	bd70      	pop	{r4, r5, r6, pc}
 800825c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008260:	4798      	blx	r3
 8008262:	3501      	adds	r5, #1
 8008264:	e7ee      	b.n	8008244 <__libc_init_array+0xc>
 8008266:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800826a:	4798      	blx	r3
 800826c:	3501      	adds	r5, #1
 800826e:	e7f2      	b.n	8008256 <__libc_init_array+0x1e>
 8008270:	080090c8 	.word	0x080090c8
 8008274:	080090c8 	.word	0x080090c8
 8008278:	080090c8 	.word	0x080090c8
 800827c:	080090cc 	.word	0x080090cc

08008280 <memcpy>:
 8008280:	b510      	push	{r4, lr}
 8008282:	1e43      	subs	r3, r0, #1
 8008284:	440a      	add	r2, r1
 8008286:	4291      	cmp	r1, r2
 8008288:	d100      	bne.n	800828c <memcpy+0xc>
 800828a:	bd10      	pop	{r4, pc}
 800828c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008290:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008294:	e7f7      	b.n	8008286 <memcpy+0x6>

08008296 <memset>:
 8008296:	4402      	add	r2, r0
 8008298:	4603      	mov	r3, r0
 800829a:	4293      	cmp	r3, r2
 800829c:	d100      	bne.n	80082a0 <memset+0xa>
 800829e:	4770      	bx	lr
 80082a0:	f803 1b01 	strb.w	r1, [r3], #1
 80082a4:	e7f9      	b.n	800829a <memset+0x4>

080082a6 <strcpy>:
 80082a6:	4603      	mov	r3, r0
 80082a8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082ac:	f803 2b01 	strb.w	r2, [r3], #1
 80082b0:	2a00      	cmp	r2, #0
 80082b2:	d1f9      	bne.n	80082a8 <strcpy+0x2>
 80082b4:	4770      	bx	lr
	...

080082b8 <_write>:
 80082b8:	4b02      	ldr	r3, [pc, #8]	; (80082c4 <_write+0xc>)
 80082ba:	2258      	movs	r2, #88	; 0x58
 80082bc:	601a      	str	r2, [r3, #0]
 80082be:	f04f 30ff 	mov.w	r0, #4294967295
 80082c2:	4770      	bx	lr
 80082c4:	20081a50 	.word	0x20081a50

080082c8 <_init>:
 80082c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ca:	bf00      	nop
 80082cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ce:	bc08      	pop	{r3}
 80082d0:	469e      	mov	lr, r3
 80082d2:	4770      	bx	lr

080082d4 <_fini>:
 80082d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d6:	bf00      	nop
 80082d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082da:	bc08      	pop	{r3}
 80082dc:	469e      	mov	lr, r3
 80082de:	4770      	bx	lr
