/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#define A55_SYS_CFG     0x20100000
#define C2CC_BASE       0x20219000
#define CLKPLL_BASE     0x20500000
#define CLK_CTL 0x20100000
#define DDR_ADI_INTERFACE_BASE  0x202B4000
#define DDR_CTL_BASE    0x202B0000
#define DDR_PHY_BASE    0x28000000
#define DEBUG_XBAR_SOURCE_CONTROL_BASE  0x20218000
#define DIG_CORE_BASE   0x18290000
#define EAST_RFPLL_BASE 0x18300000
#define EMAC_1G_BASE    0x20720000
#define EMAC_COMMON_BASE        0x2B300000
#define EMMC_0_BASE     0x20724000
#define EMMC_0_PHY_BASE 0x20724300
#define ETH_PLL_BASE    0x2B3A0000
#define GIC_BASE        0x21000000
#define GPIO_MODE_NONSECURE_BASE        0x2021B800
#define GPIO_MODE_SECURE_BASE   0x2021B000
#define I2C_0_BASE      0x20760000
#define INTERRUPT_TRANSMUTER_BASE       0x20201000
#define L4CTL_CFG0_BASE 0x20030000
#define L4CTL_CFG1_BASE 0x20032000
#define L4CTL_CFG2_BASE 0x20034000
#define L4_MEMORY_BASE  0x38000000
#define OTP_BASE        0x20203000
#define PINCTRL_BASE    0x20218000
#define PINTMUX_BASE    0x20102200
#define PL011_0_BASE    0x20060000
#define PL011_1_BASE    0x20061000
#define PL011_2_BASE    0x20062000
#define PL011_3_BASE    0x20063000
#define QSPI_0_BASE     0x20732000
#define QSPI_0_RX_DDE_BASE      0x20731000
#define QSPI_0_TX_DDE_BASE      0x20730000
#define SD_0_BASE       0x20725000
#define SEC_A55_SYS_CFG 0x24100000
#define SEC_C2CC_BASE   0x24219000
#define SEC_CLKPLL_BASE 0x24500000
#define SEC_CLK_CTL     0x24100000
#define SEC_DDR_ADI_INTERFACE_BASE      0x242B4000
#define SEC_DDR_CTL_BASE        0x242B0000
#define SEC_DDR_PHY_BASE        0x2C000000
#define SEC_DEBUG_XBAR_SOURCE_CONTROL_BASE      0x24218000
#define SEC_DIG_CORE_BASE       0x1C290000
#define SEC_EAST_RFPLL_BASE     0x1C300000
#define SEC_EMAC_COMMON_BASE    0x2F300000
#define SEC_ETH_PLL_BASE        0x2F3A0000
#define SEC_INTERRUPT_TRANSMUTER_BASE   0x24201000
#define SEC_L4CTL_CFG0_BASE     0x24030000
#define SEC_L4CTL_CFG1_BASE     0x24032000
#define SEC_L4CTL_CFG2_BASE     0x24034000
#define SEC_L4_MEMORY_BASE      0x3C000000
#define SEC_OTP_BASE    0x24203000
#define SEC_PINCTRL_BASE        0x24218000
#define SEC_PINTMUX_BASE        0x24102200
#define SEC_SLICE_ORX_ACTRL_WEST_BASE   0x1C76A400
#define SEC_SLICE_ORX_BASE      0x1C750000
#define SEC_SLICE_RX_0_BASE     0x1D040000
#define SEC_SLICE_RX_0_TDR_DIG_MISC_BASE        0x1D0D0000
#define SEC_SLICE_RX_1_BASE     0x1D240000
#define SEC_SLICE_RX_1_TDR_DIG_MISC_BASE        0x1D2D0000
#define SEC_SLICE_RX_2_BASE     0x1D440000
#define SEC_SLICE_RX_2_TDR_DIG_MISC_BASE        0x1D4D0000
#define SEC_SLICE_RX_3_BASE     0x1D640000
#define SEC_SLICE_RX_3_TDR_DIG_MISC_BASE        0x1D6D0000
#define SEC_SLICE_TX0_ANALOG_DAC_BASE   0x1D880000
#define SEC_SLICE_TX1_ANALOG_DAC_BASE   0x1DA80000
#define SEC_SLICE_TX2_ANALOG_DAC_BASE   0x1DC80000
#define SEC_SLICE_TX3_ANALOG_DAC_BASE   0x1DE80000
#define SEC_SLICE_TX_0_ACTRL_WEST_BASE  0x1D896400
#define SEC_SLICE_TX_0_BASE     0x1D830000
#define SEC_SLICE_TX_0_DATAPATH_BASE    0x1D838000
#define SEC_SLICE_TX_1_ACTRL_WEST_BASE  0x1DA96400
#define SEC_SLICE_TX_1_BASE     0x1DA30000
#define SEC_SLICE_TX_1_DATAPATH_BASE    0x1DA38000
#define SEC_SLICE_TX_2_ACTRL_WEST_BASE  0x1DC96400
#define SEC_SLICE_TX_2_BASE     0x1DC30000
#define SEC_SLICE_TX_2_DATAPATH_BASE    0x1DC38000
#define SEC_SLICE_TX_3_ACTRL_WEST_BASE  0x1DE96400
#define SEC_SLICE_TX_3_BASE     0x1DE30000
#define SEC_SLICE_TX_3_DATAPATH_BASE    0x1DE38000
#define SEC_TE_MAILBOX_BASE     0x2472C000
#define SEC_TZC_0_BASE  0x24230000
#define SEC_TZC_1_BASE  0x24231000
#define SEC_TZC_2_BASE  0x24232000
#define SEC_TZC_4_BASE  0x24234000
#define SEC_WEST_RFPLL_BASE     0x1C400000
#define SLICE_ORX_ACTRL_WEST_BASE       0x1876A400
#define SLICE_ORX_BASE  0x18750000
#define SLICE_RX_0_BASE 0x19040000
#define SLICE_RX_0_TDR_DIG_MISC_BASE    0x190D0000
#define SLICE_RX_1_BASE 0x19240000
#define SLICE_RX_1_TDR_DIG_MISC_BASE    0x192D0000
#define SLICE_RX_2_BASE 0x19440000
#define SLICE_RX_2_TDR_DIG_MISC_BASE    0x194D0000
#define SLICE_RX_3_BASE 0x19640000
#define SLICE_RX_3_TDR_DIG_MISC_BASE    0x196D0000
#define SLICE_TX0_ANALOG_DAC_BASE       0x19880000
#define SLICE_TX1_ANALOG_DAC_BASE       0x19A80000
#define SLICE_TX2_ANALOG_DAC_BASE       0x19C80000
#define SLICE_TX3_ANALOG_DAC_BASE       0x19E80000
#define SLICE_TX_0_ACTRL_WEST_BASE      0x19896400
#define SLICE_TX_0_BASE 0x19830000
#define SLICE_TX_0_DATAPATH_BASE        0x19838000
#define SLICE_TX_1_ACTRL_WEST_BASE      0x19A96400
#define SLICE_TX_1_BASE 0x19A30000
#define SLICE_TX_1_DATAPATH_BASE        0x19A38000
#define SLICE_TX_2_ACTRL_WEST_BASE      0x19C96400
#define SLICE_TX_2_BASE 0x19C30000
#define SLICE_TX_2_DATAPATH_BASE        0x19C38000
#define SLICE_TX_3_ACTRL_WEST_BASE      0x19E96400
#define SLICE_TX_3_BASE 0x19E30000
#define SLICE_TX_3_DATAPATH_BASE        0x19E38000
#define SPI_MASTER0_BASE        0x20733000
#define TE_MAILBOX_BASE 0x2072C000
#define TSGEN_BASE      0x20044000
#define TZC_0_BASE      0x20230000
#define TZC_1_BASE      0x20231000
#define TZC_2_BASE      0x20232000
#define TZC_4_BASE      0x20234000
#define VIRTUAL_PL011_0_0_BASE  0x20064000
#define VIRTUAL_PL011_0_1_BASE  0x20065000
#define WDOG_TIMER0_BASE        0x20708000
#define WDOG_TIMER1_BASE        0x20709000
#define WDOG_TIMER2_BASE        0x2070A000
#define WDOG_TIMER3_BASE        0x2070B000
#define WEST_RFPLL_BASE 0x18400000

#define A55_SYS_CFG_UADDR       20100000
#define C2CC_BASE_UADDR 20219000
#define CLKPLL_BASE_UADDR       20500000
#define CLK_CTL_UADDR   20100000
#define DDR_ADI_INTERFACE_BASE_UADDR    202B4000
#define DDR_CTL_BASE_UADDR      202B0000
#define DDR_PHY_BASE_UADDR      28000000
#define DEBUG_XBAR_SOURCE_CONTROL_BASE_UADDR    20218000
#define DIG_CORE_BASE_UADDR     18290000
#define EAST_RFPLL_BASE_UADDR   18300000
#define EMAC_1G_BASE_UADDR      20720000
#define EMAC_COMMON_BASE_UADDR  2B300000
#define EMMC_0_BASE_UADDR       20724000
#define EMMC_0_PHY_BASE_UADDR   20724300
#define ETH_PLL_BASE_UADDR      2B3A0000
#define GIC_BASE_UADDR  21000000
#define GPIO_MODE_NONSECURE_BASE_UADDR  2021B800
#define GPIO_MODE_SECURE_BASE_UADDR     2021B000
#define I2C_0_BASE_UADDR        20760000
#define INTERRUPT_TRANSMUTER_BASE_UADDR 20201000
#define L4CTL_CFG0_BASE_UADDR   20030000
#define L4CTL_CFG1_BASE_UADDR   20032000
#define L4CTL_CFG2_BASE_UADDR   20034000
#define L4_MEMORY_BASE_UADDR    38000000
#define OTP_BASE_UADDR  20203000
#define PINCTRL_BASE_UADDR      20218000
#define PINTMUX_BASE_UADDR      20102200
#define PL011_0_BASE_UADDR      20060000
#define PL011_1_BASE_UADDR      20061000
#define PL011_2_BASE_UADDR      20062000
#define PL011_3_BASE_UADDR      20063000
#define QSPI_0_BASE_UADDR       20732000
#define QSPI_0_RX_DDE_BASE_UADDR        20731000
#define QSPI_0_TX_DDE_BASE_UADDR        20730000
#define SD_0_BASE_UADDR 20725000
#define SEC_A55_SYS_CFG_UADDR   24100000
#define SEC_C2CC_BASE_UADDR     24219000
#define SEC_CLKPLL_BASE_UADDR   24500000
#define SEC_CLK_CTL_UADDR       24100000
#define SEC_DDR_ADI_INTERFACE_BASE_UADDR        242B4000
#define SEC_DDR_CTL_BASE_UADDR  242B0000
#define SEC_DDR_PHY_BASE_UADDR  2C000000
#define SEC_DEBUG_XBAR_SOURCE_CONTROL_BASE_UADDR        24218000
#define SEC_DIG_CORE_BASE_UADDR 1C290000
#define SEC_EAST_RFPLL_BASE_UADDR       1C300000
#define SEC_EMAC_COMMON_BASE_UADDR      2F300000
#define SEC_ETH_PLL_BASE_UADDR  2F3A0000
#define SEC_INTERRUPT_TRANSMUTER_BASE_UADDR     24201000
#define SEC_L4CTL_CFG0_BASE_UADDR       24030000
#define SEC_L4CTL_CFG1_BASE_UADDR       24032000
#define SEC_L4CTL_CFG2_BASE_UADDR       24034000
#define SEC_L4_MEMORY_BASE_UADDR        3C000000
#define SEC_OTP_BASE_UADDR      24203000
#define SEC_PINCTRL_BASE_UADDR  24218000
#define SEC_PINTMUX_BASE_UADDR  24102200
#define SEC_SLICE_ORX_ACTRL_WEST_BASE_UADDR     1C76A400
#define SEC_SLICE_ORX_BASE_UADDR        1C750000
#define SEC_SLICE_RX_0_BASE_UADDR       1D040000
#define SEC_SLICE_RX_0_TDR_DIG_MISC_BASE_UADDR  1D0D0000
#define SEC_SLICE_RX_1_BASE_UADDR       1D240000
#define SEC_SLICE_RX_1_TDR_DIG_MISC_BASE_UADDR  1D2D0000
#define SEC_SLICE_RX_2_BASE_UADDR       1D440000
#define SEC_SLICE_RX_2_TDR_DIG_MISC_BASE_UADDR  1D4D0000
#define SEC_SLICE_RX_3_BASE_UADDR       1D640000
#define SEC_SLICE_RX_3_TDR_DIG_MISC_BASE_UADDR  1D6D0000
#define SEC_SLICE_TX0_ANALOG_DAC_BASE_UADDR     1D880000
#define SEC_SLICE_TX1_ANALOG_DAC_BASE_UADDR     1DA80000
#define SEC_SLICE_TX2_ANALOG_DAC_BASE_UADDR     1DC80000
#define SEC_SLICE_TX3_ANALOG_DAC_BASE_UADDR     1DE80000
#define SEC_SLICE_TX_0_ACTRL_WEST_BASE_UADDR    1D896400
#define SEC_SLICE_TX_0_BASE_UADDR       1D830000
#define SEC_SLICE_TX_0_DATAPATH_BASE_UADDR      1D838000
#define SEC_SLICE_TX_1_ACTRL_WEST_BASE_UADDR    1DA96400
#define SEC_SLICE_TX_1_BASE_UADDR       1DA30000
#define SEC_SLICE_TX_1_DATAPATH_BASE_UADDR      1DA38000
#define SEC_SLICE_TX_2_ACTRL_WEST_BASE_UADDR    1DC96400
#define SEC_SLICE_TX_2_BASE_UADDR       1DC30000
#define SEC_SLICE_TX_2_DATAPATH_BASE_UADDR      1DC38000
#define SEC_SLICE_TX_3_ACTRL_WEST_BASE_UADDR    1DE96400
#define SEC_SLICE_TX_3_BASE_UADDR       1DE30000
#define SEC_SLICE_TX_3_DATAPATH_BASE_UADDR      1DE38000
#define SEC_TE_MAILBOX_BASE_UADDR       2472C000
#define SEC_TZC_0_BASE_UADDR    24230000
#define SEC_TZC_1_BASE_UADDR    24231000
#define SEC_TZC_2_BASE_UADDR    24232000
#define SEC_TZC_4_BASE_UADDR    24234000
#define SEC_WEST_RFPLL_BASE_UADDR       1C400000
#define SLICE_ORX_ACTRL_WEST_BASE_UADDR 1876A400
#define SLICE_ORX_BASE_UADDR    18750000
#define SLICE_RX_0_BASE_UADDR   19040000
#define SLICE_RX_0_TDR_DIG_MISC_BASE_UADDR      190D0000
#define SLICE_RX_1_BASE_UADDR   19240000
#define SLICE_RX_1_TDR_DIG_MISC_BASE_UADDR      192D0000
#define SLICE_RX_2_BASE_UADDR   19440000
#define SLICE_RX_2_TDR_DIG_MISC_BASE_UADDR      194D0000
#define SLICE_RX_3_BASE_UADDR   19640000
#define SLICE_RX_3_TDR_DIG_MISC_BASE_UADDR      196D0000
#define SLICE_TX0_ANALOG_DAC_BASE_UADDR 19880000
#define SLICE_TX1_ANALOG_DAC_BASE_UADDR 19A80000
#define SLICE_TX2_ANALOG_DAC_BASE_UADDR 19C80000
#define SLICE_TX3_ANALOG_DAC_BASE_UADDR 19E80000
#define SLICE_TX_0_ACTRL_WEST_BASE_UADDR        19896400
#define SLICE_TX_0_BASE_UADDR   19830000
#define SLICE_TX_0_DATAPATH_BASE_UADDR  19838000
#define SLICE_TX_1_ACTRL_WEST_BASE_UADDR        19A96400
#define SLICE_TX_1_BASE_UADDR   19A30000
#define SLICE_TX_1_DATAPATH_BASE_UADDR  19A38000
#define SLICE_TX_2_ACTRL_WEST_BASE_UADDR        19C96400
#define SLICE_TX_2_BASE_UADDR   19C30000
#define SLICE_TX_2_DATAPATH_BASE_UADDR  19C38000
#define SLICE_TX_3_ACTRL_WEST_BASE_UADDR        19E96400
#define SLICE_TX_3_BASE_UADDR   19E30000
#define SLICE_TX_3_DATAPATH_BASE_UADDR  19E38000
#define SPI_MASTER0_BASE_UADDR  20733000
#define TE_MAILBOX_BASE_UADDR   2072C000
#define TSGEN_BASE_UADDR        20044000
#define TZC_0_BASE_UADDR        20230000
#define TZC_1_BASE_UADDR        20231000
#define TZC_2_BASE_UADDR        20232000
#define TZC_4_BASE_UADDR        20234000
#define VIRTUAL_PL011_0_0_BASE_UADDR    20064000
#define VIRTUAL_PL011_0_1_BASE_UADDR    20065000
#define WDOG_TIMER0_BASE_UADDR  20708000
#define WDOG_TIMER1_BASE_UADDR  20709000
#define WDOG_TIMER2_BASE_UADDR  2070A000
#define WDOG_TIMER3_BASE_UADDR  2070B000
#define WEST_RFPLL_BASE_UADDR   18400000

#define EMAC_1G_DIV_CTRL    0x201c0050
#define EMAC_1G_CLK_CTRL    0x20190000

#define EMAC_1G_DIV_CTRL_UADDR    201C0050
#define EMAC_1G_CLK_CTRL_UADDR    20190000
