//-------------------------------------------------
//  File created by: Tessent Shell
//          Version: 2024.2
//       Created on: Tue Jan 21 12:42:36 UTC 2025
//-------------------------------------------------


BisrSegmentOrderSpecification {
  PowerDomainGroup(-) {
    OrderedElements {
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
      u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
    }
  }
}
