{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 09:16:45 2012 " "Info: Processing started: Thu Nov 29 09:16:45 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MARC2_DE2 -c CPU_chip " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MARC2_DE2 -c CPU_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info (12022): Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info (12023): Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bit-reg16bit " "Info (12022): Found design unit 1: reg16bit-reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Info (12023): Found entity 1: reg16bit" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file function_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_unit-function_unit " "Info (12022): Found design unit 1: function_unit-function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Info (12023): Found entity 1: function_unit" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_MARC1-dataflow " "Info (12022): Found design unit 1: DP_MARC1-dataflow" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DP_MARC1 " "Info (12023): Found entity 1: DP_MARC1" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MARC1-it " "Info (12022): Found design unit 1: CPU_MARC1-it" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MARC1 " "Info (12023): Found entity 1: CPU_MARC1" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_chip.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cpu_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_chip-Behavioral " "Info (12022): Found design unit 1: CPU_chip-Behavioral" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_chip " "Info (12023): Found entity 1: CPU_chip" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-Control_Unit " "Info (12022): Found design unit 1: Control_Unit-Control_Unit" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info (12023): Found entity 1: Control_Unit" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file refreshcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refreshcounter-SYN " "Info (12022): Found design unit 1: refreshcounter-SYN" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/refreshcounter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Info (12023): Found entity 1: refreshcounter" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/refreshcounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemram-SYN " "Info (12022): Found design unit 1: systemram-SYN" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemram " "Info (12023): Found entity 1: systemram" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file systemrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemrom-SYN " "Info (12022): Found design unit 1: systemrom-SYN" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 systemrom " "Info (12023): Found entity 1: systemrom" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_chip " "Info (12127): Elaborating entity \"CPU_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemram systemram:Ram1 " "Info (12128): Elaborating entity \"systemram\" for hierarchy \"systemram:Ram1\"" {  } { { "CPU_chip.vhd" "Ram1" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemram:Ram1\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"systemram:Ram1\|altsyncram:altsyncram_component\"" {  } { { "systemram.vhd" "altsyncram_component" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemram:Ram1\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"systemram:Ram1\|altsyncram:altsyncram_component\"" {  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemram:Ram1\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"systemram:Ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info (12134): Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "systemram.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sif1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sif1 " "Info (12023): Found entity 1: altsyncram_sif1" {  } { { "db/altsyncram_sif1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_sif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sif1 systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_sif1\" for hierarchy \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemrom systemrom:ProgMem " "Info (12128): Elaborating entity \"systemrom\" for hierarchy \"systemrom:ProgMem\"" {  } { { "CPU_chip.vhd" "ProgMem" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemrom:ProgMem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"systemrom:ProgMem\|altsyncram:altsyncram_component\"" {  } { { "systemrom.vhd" "altsyncram_component" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "systemrom:ProgMem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"systemrom:ProgMem\|altsyncram:altsyncram_component\"" {  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemrom:ProgMem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"systemrom:ProgMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MARC2_DE2_115_test1.mif " "Info (12134): Parameter \"init_file\" = \"MARC2_DE2_115_test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "systemrom.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/systemrom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nba1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nba1 " "Info (12023): Found entity 1: altsyncram_nba1" {  } { { "db/altsyncram_nba1.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_nba1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nba1 systemrom:ProgMem\|altsyncram:altsyncram_component\|altsyncram_nba1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_nba1\" for hierarchy \"systemrom:ProgMem\|altsyncram:altsyncram_component\|altsyncram_nba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MARC1 CPU_MARC1:CPU " "Info (12128): Elaborating entity \"CPU_MARC1\" for hierarchy \"CPU_MARC1:CPU\"" {  } { { "CPU_chip.vhd" "CPU" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU_MARC1:CPU\|Control_Unit:CU " "Info (12128): Elaborating entity \"Control_Unit\" for hierarchy \"CPU_MARC1:CPU\|Control_Unit:CU\"" {  } { { "CPU.vhd" "CU" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_MARC1 CPU_MARC1:CPU\|DP_MARC1:FNU " "Info (12128): Elaborating entity \"DP_MARC1\" for hierarchy \"CPU_MARC1:CPU\|DP_MARC1:FNU\"" {  } { { "CPU.vhd" "FNU" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[0\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[0\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[1\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[1\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[2\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[2\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[3\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[3\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[4\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[4\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[5\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[5\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[6\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[6\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[7\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[7\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[8\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[8\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[9\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[9\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[10\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[10\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[11\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[11\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[12\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[12\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[13\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[13\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[14\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[14\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_data\[15\] datapath.vhd(110) " "Info (10041): Inferred latch for \"func_data\[15\]\" at datapath.vhd(110)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[0\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[0\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[1\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[1\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[2\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[2\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[3\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[3\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[4\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[4\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[5\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[5\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[6\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[6\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[7\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[7\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[8\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[8\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[9\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[9\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[10\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[10\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[11\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[11\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[12\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[12\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[13\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[13\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[14\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[14\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bbus\[15\] datapath.vhd(107) " "Info (10041): Inferred latch for \"Bbus\[15\]\" at datapath.vhd(107)" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bit CPU_MARC1:CPU\|DP_MARC1:FNU\|reg16bit:R1 " "Info (12128): Elaborating entity \"reg16bit\" for hierarchy \"CPU_MARC1:CPU\|DP_MARC1:FNU\|reg16bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16bit.vhd(40) " "Warning (10492): VHDL Process Statement warning at reg16bit.vhd(40): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16bit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/reg16bit.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit " "Info (12128): Elaborating entity \"function_unit\" for hierarchy \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\"" {  } { { "datapath.vhd" "Fnc_unit" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_CLOCK DE2_CLOCK:lcd_out " "Info (12128): Elaborating entity \"DE2_CLOCK\" for hierarchy \"DE2_CLOCK:lcd_out\"" {  } { { "CPU_chip.vhd" "lcd_out" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h424.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h424 " "Info (12023): Found entity 1: altsyncram_h424" {  } { { "db/altsyncram_h424.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/altsyncram_h424.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info (12023): Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qb " "Info (12023): Found entity 1: mux_7qb" {  } { { "db/mux_7qb.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_7qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Info (12023): Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Info (12023): Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_7ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Info (12023): Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Info (12023): Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Info (12023): Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info (12023): Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[0\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[0\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[1\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[1\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[2\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[2\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[3\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[3\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[4\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[4\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[5\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[5\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[6\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[6\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[7\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[7\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[8\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[8\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[9\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[9\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[10\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[10\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[11\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[11\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[12\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[12\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[13\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[13\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[14\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[14\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[15\] " "Warning (13049): Converted tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|function_unit:Fnc_unit\|F_out\[15\]\" feeding internal logic into a wire" {  } { { "function_unit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/function_unit.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning (13044): Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[0\] pre_syn.bp.CPU_address_0_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[0\]\" to the node \"pre_syn.bp.CPU_address_0_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[0\] pre_syn.bp.ProgMem_altsyncram_component_address_a_0_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[0\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_0_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[10\] pre_syn.bp.CPU_address_10_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[10\]\" to the node \"pre_syn.bp.CPU_address_10_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[11\] pre_syn.bp.CPU_address_11_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[11\]\" to the node \"pre_syn.bp.CPU_address_11_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[12\] pre_syn.bp.CPU_address_12_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[12\]\" to the node \"pre_syn.bp.CPU_address_12_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[13\] pre_syn.bp.CPU_address_13_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[13\]\" to the node \"pre_syn.bp.CPU_address_13_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[14\] pre_syn.bp.CPU_address_14_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[14\]\" to the node \"pre_syn.bp.CPU_address_14_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[15\] pre_syn.bp.CPU_address_15_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[15\]\" to the node \"pre_syn.bp.CPU_address_15_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[1\] pre_syn.bp.CPU_address_1_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[1\]\" to the node \"pre_syn.bp.CPU_address_1_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[1\] pre_syn.bp.ProgMem_altsyncram_component_address_a_1_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[1\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_1_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[2\] pre_syn.bp.CPU_address_2_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[2\]\" to the node \"pre_syn.bp.CPU_address_2_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[2\] pre_syn.bp.ProgMem_altsyncram_component_address_a_2_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[2\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_2_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[3\] pre_syn.bp.CPU_address_3_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[3\]\" to the node \"pre_syn.bp.CPU_address_3_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[3\] pre_syn.bp.ProgMem_altsyncram_component_address_a_3_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[3\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_3_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[4\] pre_syn.bp.CPU_address_4_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[4\]\" to the node \"pre_syn.bp.CPU_address_4_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[4\] pre_syn.bp.ProgMem_altsyncram_component_address_a_4_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[4\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_4_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[5\] pre_syn.bp.CPU_address_5_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[5\]\" to the node \"pre_syn.bp.CPU_address_5_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[5\] pre_syn.bp.ProgMem_altsyncram_component_address_a_5_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[5\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_5_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[6\] pre_syn.bp.CPU_address_6_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[6\]\" to the node \"pre_syn.bp.CPU_address_6_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[6\] pre_syn.bp.ProgMem_altsyncram_component_address_a_6_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[6\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_6_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[7\] pre_syn.bp.CPU_address_7_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[7\]\" to the node \"pre_syn.bp.CPU_address_7_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[7\] pre_syn.bp.ProgMem_altsyncram_component_address_a_7_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[7\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_7_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[8\] pre_syn.bp.CPU_address_8_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[8\]\" to the node \"pre_syn.bp.CPU_address_8_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[8\] pre_syn.bp.ProgMem_altsyncram_component_address_a_8_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[8\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_8_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[9\] pre_syn.bp.CPU_address_9_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[9\]\" to the node \"pre_syn.bp.CPU_address_9_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[9\] pre_syn.bp.ProgMem_altsyncram_component_address_a_9_ " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[9\]\" to the node \"pre_syn.bp.ProgMem_altsyncram_component_address_a_9_\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[13\] Equal12 " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[13\]\" to the node \"Equal12\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[14\] Equal12 " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[14\]\" to the node \"Equal12\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU_MARC1:CPU\|address\[15\] Equal12 " "Warning (13045): Converted the fanout from the always-enabled tri-state buffer \"CPU_MARC1:CPU\|address\[15\]\" to the node \"Equal12\" into a wire" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[0\] CPU_MARC1:CPU\|address\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[0\]\" to the node \"CPU_MARC1:CPU\|address\[0\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[0\] CPU_MARC1:CPU\|address\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[0\]\" to the node \"CPU_MARC1:CPU\|address\[0\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[10\] CPU_MARC1:CPU\|address\[10\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[10\]\" to the node \"CPU_MARC1:CPU\|address\[10\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[10\] CPU_MARC1:CPU\|address\[10\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[10\]\" to the node \"CPU_MARC1:CPU\|address\[10\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[11\] CPU_MARC1:CPU\|address\[11\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[11\]\" to the node \"CPU_MARC1:CPU\|address\[11\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[11\] CPU_MARC1:CPU\|address\[11\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[11\]\" to the node \"CPU_MARC1:CPU\|address\[11\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[12\] CPU_MARC1:CPU\|address\[12\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[12\]\" to the node \"CPU_MARC1:CPU\|address\[12\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[12\] CPU_MARC1:CPU\|address\[12\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[12\]\" to the node \"CPU_MARC1:CPU\|address\[12\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[13\] CPU_MARC1:CPU\|address\[13\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[13\]\" to the node \"CPU_MARC1:CPU\|address\[13\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[13\] CPU_MARC1:CPU\|address\[13\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[13\]\" to the node \"CPU_MARC1:CPU\|address\[13\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[14\] CPU_MARC1:CPU\|address\[14\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[14\]\" to the node \"CPU_MARC1:CPU\|address\[14\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[14\] CPU_MARC1:CPU\|address\[14\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[14\]\" to the node \"CPU_MARC1:CPU\|address\[14\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[15\] CPU_MARC1:CPU\|address\[15\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[15\]\" to the node \"CPU_MARC1:CPU\|address\[15\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[15\] CPU_MARC1:CPU\|address\[15\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[15\]\" to the node \"CPU_MARC1:CPU\|address\[15\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[1\] CPU_MARC1:CPU\|address\[1\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[1\]\" to the node \"CPU_MARC1:CPU\|address\[1\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[1\] CPU_MARC1:CPU\|address\[1\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[1\]\" to the node \"CPU_MARC1:CPU\|address\[1\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[2\] CPU_MARC1:CPU\|address\[2\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[2\]\" to the node \"CPU_MARC1:CPU\|address\[2\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[2\] CPU_MARC1:CPU\|address\[2\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[2\]\" to the node \"CPU_MARC1:CPU\|address\[2\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[3\] CPU_MARC1:CPU\|address\[3\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[3\]\" to the node \"CPU_MARC1:CPU\|address\[3\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[3\] CPU_MARC1:CPU\|address\[3\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[3\]\" to the node \"CPU_MARC1:CPU\|address\[3\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[4\] CPU_MARC1:CPU\|address\[4\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[4\]\" to the node \"CPU_MARC1:CPU\|address\[4\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[4\] CPU_MARC1:CPU\|address\[4\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[4\]\" to the node \"CPU_MARC1:CPU\|address\[4\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[5\] CPU_MARC1:CPU\|address\[5\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[5\]\" to the node \"CPU_MARC1:CPU\|address\[5\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[5\] CPU_MARC1:CPU\|address\[5\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[5\]\" to the node \"CPU_MARC1:CPU\|address\[5\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[6\] CPU_MARC1:CPU\|address\[6\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[6\]\" to the node \"CPU_MARC1:CPU\|address\[6\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[6\] CPU_MARC1:CPU\|address\[6\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[6\]\" to the node \"CPU_MARC1:CPU\|address\[6\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[7\] CPU_MARC1:CPU\|address\[7\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[7\]\" to the node \"CPU_MARC1:CPU\|address\[7\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[7\] CPU_MARC1:CPU\|address\[7\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[7\]\" to the node \"CPU_MARC1:CPU\|address\[7\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[8\] CPU_MARC1:CPU\|address\[8\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[8\]\" to the node \"CPU_MARC1:CPU\|address\[8\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[8\] CPU_MARC1:CPU\|address\[8\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[8\]\" to the node \"CPU_MARC1:CPU\|address\[8\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[9\] CPU_MARC1:CPU\|address\[9\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|Control_Unit:CU\|CU_addr_bus\[9\]\" to the node \"CPU_MARC1:CPU\|address\[9\]\" into an OR gate" {  } { { "controlunit.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/controlunit.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[9\] CPU_MARC1:CPU\|address\[9\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|DP_MARC1:FNU\|dp_addr_bus\[9\]\" to the node \"CPU_MARC1:CPU\|address\[9\]\" into an OR gate" {  } { { "datapath.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/datapath.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[0\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[0\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[10\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[10\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[11\] Equal0 " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[11\]\" to the node \"Equal0\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[12\] Equal0 " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[12\]\" to the node \"Equal0\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[1\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[1\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[2\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[2\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[3\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[3\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[4\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[4\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[5\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[5\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[6\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[6\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[7\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[7\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[8\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[8\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_MARC1:CPU\|address\[9\] systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\] " "Warning (13047): Converted the fan-out from the tri-state buffer \"CPU_MARC1:CPU\|address\[9\]\" to the node \"systemram:Ram1\|altsyncram:altsyncram_component\|altsyncram_sif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[0\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector48 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[0\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector48\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[10\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector38 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[10\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector38\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[11\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector37 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[11\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector37\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[12\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector36 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[12\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector36\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[13\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector35 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[13\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector35\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[14\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector34 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[14\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector34\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[15\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector33 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[15\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector33\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[1\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector47 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[1\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector47\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[2\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector46 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[2\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector46\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[3\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector45 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[3\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector45\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[4\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector44 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[4\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector44\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[5\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector43 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[5\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector43\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[6\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector42 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[6\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector42\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[7\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector41 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[7\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector41\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[8\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector40 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[8\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector40\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus_temp\[9\] CPU_MARC1:CPU\|Control_Unit:CU\|Selector39 " "Warning (13047): Converted the fan-out from the tri-state buffer \"data_bus_temp\[9\]\" to the node \"CPU_MARC1:CPU\|Control_Unit:CU\|Selector39\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 9 -1 0 } } { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 95 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[0\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[1\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[2\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[3\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[4\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[5\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[6\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "DE2_CLOCK:lcd_out\|DATA_BUS\[7\]~synth " "Warning (13010): Node \"DE2_CLOCK:lcd_out\|DATA_BUS\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED VCC " "Warning (13410): Pin \"SEC_LED\" is stuck at VCC" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/paul.maxwell/Documents/MARC2_DE2/CPU_chip.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 542 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 542 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5646 " "Info (21057): Implemented 5646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info (21059): Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info (21060): Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5227 " "Info (21061): Implemented 5227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "394 " "Info (21064): Implemented 394 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 09:17:13 2012 " "Info: Processing ended: Thu Nov 29 09:17:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
