apiVersion: backstage.io/v1alpha1
kind: Component
metadata:
  name: hdl-library-util_axis_fifo_asym
  title: UTIL_AXIS_FIFO_ASYM HDL IP core
  description: >
    The Asymmetric AXI Stream FIFO core is a simple FIFO (First Input First Output)
    with AXI streaming interfaces, supporting synchronous and asynchronous operation
    modes with an asymmetric data width on its salve and master interface. It can
    be used to mitigate data width differences or transfer an AXI stream to a different
    clock domain.
  version: main
  classification: software
  license:
  - ADI BSD License
  annotations:
    backstage.io/source-location: url:https://github.com/analogdevicesinc/hdl/tree/main/library/util_axis_fifo_asym
  tags:
  - hdl
  - ip-core
  - library
  links:
  - url: https://analogdevicesinc.github.io/hdl/library/util_axis_fifo_asym/index.html
    title: Documentation
    icon: web
spec:
  owner: group:default/hdl-sw-team
  type: source
  lifecycle: sustain
---
apiVersion: backstage.io/v1alpha1
kind: Component
metadata:
  name: hdl-library-util_axis_fifo_asym-2022_r2_p1
  title: UTIL_AXIS_FIFO_ASYM HDL IP core 2022_r2_p1
  description: UTIL_AXIS_FIFO_ASYM HDL IP core 2022_r2_p1
  version: 2022_r2_p1
  classification: software
  license:
  - ADI BSD License
  annotations:
    backstage.io/source-location: url:https://github.com/analogdevicesinc/hdl/tree/2022_r2_p1/library/util_axis_fifo_asym
  tags:
  - hdl
  - ip-core
  - library
  links: []
spec:
  owner: group:default/hdl-sw-team
  type: source
  lifecycle: sustain
  subcomponentOf: hdl-library-util_axis_fifo_asym
  dependsOn:
  - Component:hdl-library-util_axis_fifo-2022_r2_p1
  - Component:hdl-library-util_cdc-2022_r2_p1
---
apiVersion: backstage.io/v1alpha1
kind: Component
metadata:
  name: hdl-library-util_axis_fifo_asym-2023_R2
  title: UTIL_AXIS_FIFO_ASYM HDL IP core 2023_R2
  description: >
    The Asymmetric AXI Stream FIFO core is a simple FIFO (First Input First Output)
    with AXI streaming interfaces, supporting synchronous and asynchronous operation
    modes with an asymmetric data width on its salve and master interface. It can
    be used to mitigate data width differences or transfer an AXI stream to a different
    clock domain.
  version: 2023_R2
  classification: software
  license:
  - ADI BSD License
  annotations:
    backstage.io/source-location: url:https://github.com/analogdevicesinc/hdl/tree/2023_R2/library/util_axis_fifo_asym
  tags:
  - hdl
  - ip-core
  - library
  links:
  - url: https://analogdevicesinc.github.io/hdl/2023_R2/library/util_axis_fifo_asym/index.html
    title: Documentation
    icon: web
spec:
  owner: group:default/hdl-sw-team
  type: source
  lifecycle: sustain
  subcomponentOf: hdl-library-util_axis_fifo_asym
  dependsOn:
  - Component:hdl-library-util_axis_fifo-2023_R2
  - Component:hdl-library-util_cdc-2023_R2
