#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 26 22:12:58 2022
# Process ID: 7144
# Current directory: C:/DE1/digital-electronics-1/labs/Projekt/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8460 C:\DE1\digital-electronics-1\labs\Projekt\project_3\project_3.xpr
# Log file: C:/DE1/digital-electronics-1/labs/Projekt/project_3/vivado.log
# Journal file: C:/DE1/digital-electronics-1/labs/Projekt/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programy/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/radek/Downloads/tb_f_counter.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/radek/Downloads/tb_f_counter.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/radek/Downloads/tb_f_counter.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/radek/Downloads/frequency_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frequency_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/radek/Downloads/tb_f_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto 73a94e4e6f7940cb84cb22d8fbedb975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clock_behav xil_defaultlib.tb_clock -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Programy/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 73a94e4e6f7940cb84cb22d8fbedb975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clock_behav xil_defaultlib.tb_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/radek/Downloads/frequency_counter.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_clock in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DE1/digital-electronics-1/labs/Projekt/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 22:52:45 2022...
