/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  reg [8:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_17z ? celloutsig_1_13z : celloutsig_1_11z[2];
  assign celloutsig_0_9z = celloutsig_0_7z[0] ? celloutsig_0_0z[7] : in_data[34];
  assign celloutsig_1_4z = ~(in_data[103] | 1'h0);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | celloutsig_0_0z[9]);
  assign celloutsig_0_28z = ~(celloutsig_0_15z[5] | celloutsig_0_7z[3]);
  assign celloutsig_0_26z = { celloutsig_0_7z[6:2], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z } & { celloutsig_0_0z[4:0], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[191:187] / { 1'h1, celloutsig_1_1z[3:0] };
  assign celloutsig_1_9z = { celloutsig_1_8z[4:3], celloutsig_1_3z } / { 1'h1, celloutsig_1_8z[9:8] };
  assign celloutsig_1_11z = { celloutsig_1_5z[3:0], celloutsig_1_3z } / { 1'h1, celloutsig_1_8z[9:6] };
  assign celloutsig_0_7z = { celloutsig_0_6z[6:4], celloutsig_0_3z } / { 1'h1, celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[163:162], celloutsig_1_9z } / { 1'h1, celloutsig_1_8z[10:7] };
  assign celloutsig_0_20z = { celloutsig_0_7z[4:3], celloutsig_0_14z } / { 1'h1, celloutsig_0_14z[3:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_13z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[8], celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:5] >= celloutsig_0_1z[4:1];
  assign celloutsig_1_17z = { celloutsig_1_1z[3:0], celloutsig_1_1z } > { celloutsig_1_5z[4:1], celloutsig_1_10z };
  assign celloutsig_0_16z = celloutsig_0_7z[7:5] > celloutsig_0_8z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_1z[5:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_10z } > { celloutsig_0_14z[1:0], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_8z[9:1] <= { celloutsig_1_6z[4:2], celloutsig_1_6z };
  assign celloutsig_0_18z = { celloutsig_0_15z[5:2], celloutsig_0_15z } <= in_data[41:32];
  assign celloutsig_1_13z = celloutsig_1_8z[11:8] < celloutsig_1_8z[5:2];
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_9z);
  assign celloutsig_0_22z = in_data[27] & ~(celloutsig_0_16z);
  assign celloutsig_0_29z = celloutsig_0_23z[3] & ~(celloutsig_0_3z[7]);
  assign celloutsig_1_1z = in_data[162:158] % { 1'h1, in_data[121:118] };
  assign celloutsig_1_8z = { in_data[165:160], 5'h00, celloutsig_1_3z } % { 1'h1, in_data[123:119], celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[68:63] % { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_4z[10:1];
  assign celloutsig_1_3z = | { celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_12z = ^ { celloutsig_0_1z[5:1], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[125:121], celloutsig_1_4z } >> { 4'h0, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_7z[9:6] >> { celloutsig_0_4z[8:6], celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[94:90], celloutsig_0_12z } >> { celloutsig_0_0z[9], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_21z[7:2], celloutsig_0_20z, celloutsig_0_22z } >> { celloutsig_0_14z[4:2], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:1], celloutsig_0_1z } <<< { celloutsig_0_3z[6], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_20z[6:2], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_22z } ~^ { celloutsig_0_6z[4:0], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_10z = celloutsig_0_4z[7:4] ^ celloutsig_0_0z[3:0];
  assign celloutsig_0_11z = ~((celloutsig_0_7z[10] & in_data[81]) | celloutsig_0_0z[0]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[84:75];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[22:16], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_14z = celloutsig_0_4z[7:3];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[2] & celloutsig_0_1z[0]) | (celloutsig_0_0z[5] & celloutsig_0_4z[1]));
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
