
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sun Oct  8 15:42:41 2023
| Design       : top_dual_ov5640_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3552           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      76           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     264           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 cam_pclk_1                                     20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk_1}                                                 
 cam_pclk_2                                     20.0000      {0.0000 10.0000}    Declared                100           0  {cam_pclk_2}                                                 
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cam_pclk_1                 50.0000 MHz     85.9402 MHz        20.0000        11.6360          8.364
 cam_pclk_2                 50.0000 MHz     98.3284 MHz        20.0000        10.1700          9.830
 ui_clk                    100.0000 MHz    130.5483 MHz        10.0000         7.6600          2.340
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    163.6661 MHz        20.0000         6.1100         13.890
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    493.0966 MHz         2.6660         2.0280          0.638
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz     77.4713 MHz        13.3330        12.9080          0.425
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   8.364       0.000              0            293
 ui_clk                 cam_pclk_1                   4.622       0.000              0             11
 cam_pclk_2             cam_pclk_2                   9.830       0.000              0            293
 ui_clk                 cam_pclk_2                   5.397       0.000              0             11
 ui_clk                 ui_clk                       2.340       0.000              0          12800
 cam_pclk_1             ui_clk                       0.399       0.000              0             13
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.522     -92.663             25             26
 cam_pclk_2             ui_clk                       0.916       0.000              0             13
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    13.890       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.547       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.015       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.638       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.425       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.520     -47.283             22             22
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.336       0.000              0            293
 ui_clk                 cam_pclk_1                   1.822       0.000              0             11
 cam_pclk_2             cam_pclk_2                   0.341       0.000              0            293
 ui_clk                 cam_pclk_2                   1.323       0.000              0             11
 ui_clk                 ui_clk                       0.108       0.000              0          12800
 cam_pclk_1             ui_clk                      -3.687      -3.687              1             13
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.421      -4.421              1             26
 cam_pclk_2             ui_clk                      -3.322      -3.322              1             13
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.275       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.000       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.142       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.340       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.334       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.327       0.000              0             22
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   9.102       0.000              0             49
 ui_clk                 cam_pclk_1                   2.649       0.000              0             33
 cam_pclk_2             cam_pclk_2                  10.881       0.000              0             49
 ui_clk                 cam_pclk_2                   2.979       0.000              0             33
 ui_clk                 ui_clk                       5.350       0.000              0           1827
 cam_pclk_1             ui_clk                       0.270       0.000              0             54
 cam_pclk_2             ui_clk                       1.104       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.463       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     8.831       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -5.054    -532.159            132            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.407       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.796       0.000              0             49
 ui_clk                 cam_pclk_1                   3.299       0.000              0             33
 cam_pclk_2             cam_pclk_2                   0.823       0.000              0             49
 ui_clk                 cam_pclk_2                   2.567       0.000              0             33
 ui_clk                 ui_clk                       0.236       0.000              0           1827
 cam_pclk_1             ui_clk                       0.362       0.000              0             54
 cam_pclk_2             ui_clk                       2.721       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.512      -7.024              2           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.524       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.296       0.000              0            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.553       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1                                          9.102       0.000              0            100
 cam_pclk_2                                          9.102       0.000              0            100
 ui_clk                                              3.100       0.000              0           3552
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             76
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            264
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  12.198       0.000              0            293
 ui_clk                 cam_pclk_1                   6.913       0.000              0             11
 cam_pclk_2             cam_pclk_2                  13.008       0.000              0            293
 ui_clk                 cam_pclk_2                   7.457       0.000              0             11
 ui_clk                 ui_clk                       4.578       0.000              0          12800
 cam_pclk_1             ui_clk                       3.395       0.000              0             13
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.057     -46.980             17             26
 cam_pclk_2             ui_clk                       3.604       0.000              0             13
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.576       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.722       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.905       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.228       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.442       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -0.061      -0.061              1             22
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.268       0.000              0            293
 ui_clk                 cam_pclk_1                   1.179       0.000              0             11
 cam_pclk_2             cam_pclk_2                   0.265       0.000              0            293
 ui_clk                 cam_pclk_2                   0.852       0.000              0             11
 ui_clk                 ui_clk                       0.101       0.000              0          12800
 cam_pclk_1             ui_clk                      -2.017      -2.017              1             13
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.441      -2.441              1             26
 cam_pclk_2             ui_clk                      -1.748      -1.748              1             13
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.234       0.000              0            225
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.474       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.213       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0            994
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.053       0.000              0             22
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                  12.487       0.000              0             49
 ui_clk                 cam_pclk_1                   5.499       0.000              0             33
 cam_pclk_2             cam_pclk_2                  13.732       0.000              0             49
 ui_clk                 cam_pclk_2                   5.703       0.000              0             33
 ui_clk                 ui_clk                       6.673       0.000              0           1827
 cam_pclk_1             ui_clk                       3.003       0.000              0             54
 cam_pclk_2             ui_clk                       3.660       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       3.792       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    12.340       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.881    -156.817            132            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.925       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1             cam_pclk_1                   0.711       0.000              0             49
 ui_clk                 cam_pclk_1                   2.197       0.000              0             33
 cam_pclk_2             cam_pclk_2                   0.649       0.000              0             49
 ui_clk                 cam_pclk_2                   1.726       0.000              0             33
 ui_clk                 ui_clk                       0.141       0.000              0           1827
 cam_pclk_1             ui_clk                       0.652       0.000              0             54
 cam_pclk_2             ui_clk                       2.246       0.000              0             54
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.872      -3.744              2           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.417       0.000              0             62
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.769       0.000              0            132
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.426       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cam_pclk_1                                          9.282       0.000              0            100
 cam_pclk_2                                          9.282       0.000              0            100
 ui_clk                                              3.480       0.000              0           3552
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             76
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            264
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.400
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  0.958

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107       5.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.289       5.751 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.315       7.066         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMA_130_17/Y6CD                  td                    0.149       7.215 r       CLKROUTE_131/Z   
                                   net (fanout=1)        0.558       7.773         ntR1672          
 CLMS_134_17/Y6CD                  td                    0.149       7.922 r       CLKROUTE_130/Z   
                                   net (fanout=1)        1.512       9.434         ntR1671          
 CLMA_194_16/Y6CD                  td                    0.149       9.583 r       CLKROUTE_129/Z   
                                   net (fanout=1)        3.168      12.751         ntR1670          
 CLMA_50_24/Y6CD                   td                    0.149      12.900 r       CLKROUTE_128/Z   
                                   net (fanout=1)        0.858      13.758         ntR1669          
 CLMA_66_16/Y6CD                   td                    0.149      13.907 r       CLKROUTE_127/Z   
                                   net (fanout=1)        2.038      15.945         ntR1668          
 CLMA_130_105/Y0                   td                    0.493      16.438 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.418      16.856         cmos_frame_vsync_1
 CLMA_130_104/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D

 Data arrival time                                                  16.856         Logic Levels: 6  
                                                                                   Logic: 1.527ns(13.402%), Route: 9.867ns(86.598%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776      24.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.958      25.358                          
 clock uncertainty                                      -0.050      25.308                          

 Setup time                                             -0.088      25.220                          

 Data required time                                                 25.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.220                          
 Data arrival time                                                  16.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  1.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107       5.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.289       5.751 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.556       6.307         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       6.781 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.781         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
 CLMS_126_105/COUT                 td                    0.058       6.839 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.839         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
                                   td                    0.058       6.897 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.897         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4842
 CLMS_126_109/COUT                 td                    0.058       6.955 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.955         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4844
                                   td                    0.058       7.013 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.013         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4846
 CLMS_126_113/Y3                   td                    0.501       7.514 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.397       7.911         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_130_112/Y3                   td                    0.210       8.121 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.404       8.525         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474       8.999 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.999         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_126_112/Y2                   td                    0.271       9.270 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.400       9.670         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_126_116/A1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.670         Logic Levels: 5  
                                                                                   Logic: 2.451ns(58.246%), Route: 1.757ns(41.754%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.796      24.420         ntclkbufg_3      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.040      25.460                          
 clock uncertainty                                      -0.050      25.410                          

 Setup time                                             -0.231      25.179                          

 Data required time                                                 25.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.179                          
 Data arrival time                                                   9.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107       5.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.287       5.749 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.104       6.853         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMS_126_53/Y0                    td                    0.196       7.049 f       u_ov5640_dri_1/u_cmos_capture_data/N5[8]/gateop_perm/Z
                                   net (fanout=1)        2.030       9.079         wr_data_1[8]     
 DRM_142_192/DA0[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   9.079         Logic Levels: 1  
                                                                                   Logic: 0.483ns(13.354%), Route: 3.134ns(86.646%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.732      24.356         ntclkbufg_3      
 DRM_142_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.731      25.087                          
 clock uncertainty                                      -0.050      25.037                          

 Setup time                                              0.026      25.063                          

 Data required time                                                 25.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.063                          
 Data arrival time                                                   9.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.495
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.958

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.792       4.416         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK

 CLMA_118_108/Q3                   tco                   0.226       4.642 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.217       4.859         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMA_122_112/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   4.859         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.016%), Route: 0.217ns(48.984%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.140       5.495         ntclkbufg_3      
 CLMA_122_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.958       4.537                          
 clock uncertainty                                       0.000       4.537                          

 Hold time                                              -0.014       4.523                          

 Data required time                                                  4.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.523                          
 Data arrival time                                                   4.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[2]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[3]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.465
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  -0.958

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772       4.396         ntclkbufg_3      
 CLMA_134_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[2]/opit_0/CLK

 CLMA_134_104/Q0                   tco                   0.226       4.622 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[2]/opit_0/Q
                                   net (fanout=1)        0.211       4.833         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d [2]
 CLMA_130_100/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[3]/opit_0/D

 Data arrival time                                                   4.833         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.110       5.465         ntclkbufg_3      
 CLMA_130_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d[3]/opit_0/CLK
 clock pessimism                                        -0.958       4.507                          
 clock uncertainty                                       0.000       4.507                          

 Hold time                                              -0.014       4.493                          

 Data required time                                                  4.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.493                          
 Data arrival time                                                   4.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.459
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  -1.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.765       4.389         ntclkbufg_3      
 CLMA_130_96/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_130_96/Q2                    tco                   0.224       4.613 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.701         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_130_96/A4                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.701         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.104       5.459         ntclkbufg_3      
 CLMA_130_96/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.070       4.389                          
 clock uncertainty                                       0.000       4.389                          

 Hold time                                              -0.035       4.354                          

 Data required time                                                  4.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.354                          
 Data arrival time                                                   4.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.424
  Launch Clock Delay      :  8.612
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.146      18.612         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.290      18.902 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.771      19.673         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_122_112/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  19.673         Logic Levels: 0  
                                                                                   Logic: 0.290ns(27.333%), Route: 0.771ns(72.667%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.800      24.424         ntclkbufg_3      
 CLMA_122_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      24.424                          
 clock uncertainty                                      -0.050      24.374                          

 Setup time                                             -0.079      24.295                          

 Data required time                                                 24.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.295                          
 Data arrival time                                                  19.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.139      18.605         ntclkbufg_0      
 CLMA_114_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_114_116/Q1                   tco                   0.291      18.896 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.604      19.500         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_122_117/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  19.500         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.514%), Route: 0.604ns(67.486%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.806      24.430         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      24.430                          
 clock uncertainty                                      -0.050      24.380                          

 Setup time                                             -0.079      24.301                          

 Data required time                                                 24.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.301                          
 Data arrival time                                                  19.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.139      18.605         ntclkbufg_0      
 CLMA_114_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_114_116/Q3                   tco                   0.286      18.891 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.563      19.454         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_118_108/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.454         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.687%), Route: 0.563ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.792      24.416         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      24.416                          
 clock uncertainty                                      -0.050      24.366                          

 Setup time                                             -0.088      24.278                          

 Data required time                                                 24.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.278                          
 Data arrival time                                                  19.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.501
  Launch Clock Delay      :  7.121
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.806      27.121         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_122_116/Q3                   tco                   0.221      27.342 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.426         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_122_117/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  27.426         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.146      25.501         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      25.501                          
 clock uncertainty                                       0.050      25.551                          

 Hold time                                               0.053      25.604                          

 Data required time                                                 25.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.604                          
 Data arrival time                                                  27.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  7.103
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.788      27.103         ntclkbufg_0      
 CLMA_114_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q2                   tco                   0.224      27.327 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.321      27.648         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_118_108/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.648         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.101%), Route: 0.321ns(58.899%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.131      25.486         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      25.486                          
 clock uncertainty                                       0.050      25.536                          

 Hold time                                               0.053      25.589                          

 Data required time                                                 25.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.589                          
 Data arrival time                                                  27.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.490
  Launch Clock Delay      :  7.103
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.788      27.103         ntclkbufg_0      
 CLMA_114_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q0                   tco                   0.222      27.325 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.346      27.671         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMS_122_109/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  27.671         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.085%), Route: 0.346ns(60.915%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.135      25.490         ntclkbufg_3      
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      25.490                          
 clock uncertainty                                       0.050      25.540                          

 Hold time                                               0.053      25.593                          

 Data required time                                                 25.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.593                          
 Data arrival time                                                  27.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113       6.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.287       6.491 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       3.303       9.794         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_30_28/Y6CD                   td                    0.134       9.928 f       CLKROUTE_135/Z   
                                   net (fanout=1)        0.445      10.373         ntR1676          
 CLMA_30_24/Y6CD                   td                    0.134      10.507 f       CLKROUTE_134/Z   
                                   net (fanout=1)        0.425      10.932         ntR1675          
 CLMA_30_20/Y6CD                   td                    0.134      11.066 f       CLKROUTE_133/Z   
                                   net (fanout=1)        1.243      12.309         ntR1674          
 CLMA_30_40/Y6CD                   td                    0.134      12.443 f       CLKROUTE_132/Z   
                                   net (fanout=1)        2.871      15.314         ntR1673          
 CLMA_110_104/Y0                   td                    0.478      15.792 r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.339      16.131         cmos_frame_vsync_2
 CLMA_102_105/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D

 Data arrival time                                                  16.131         Logic Levels: 5  
                                                                                   Logic: 1.301ns(13.106%), Route: 8.626ns(86.894%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.772      25.034         ntclkbufg_2      
 CLMA_102_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/CLK
 clock pessimism                                         1.056      26.090                          
 clock uncertainty                                      -0.050      26.040                          

 Setup time                                             -0.079      25.961                          

 Data required time                                                 25.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.961                          
 Data arrival time                                                  16.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.028
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113       6.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.289       6.493 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.762       7.255         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.477       7.732 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.732         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
 CLMA_90_93/COUT                   td                    0.058       7.790 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.790         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                   td                    0.058       7.848 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.848         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4896
 CLMA_90_97/COUT                   td                    0.058       7.906 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.906         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4898
                                   td                    0.058       7.964 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.964         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4900
 CLMA_90_101/Y3                    td                    0.501       8.465 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.557       9.022         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_94_108/Y0                    td                    0.210       9.232 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.446       9.678         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.474      10.152 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.152         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_94_100/Y2                    td                    0.271      10.423 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.696      11.119         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_94_104/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.119         Logic Levels: 5  
                                                                                   Logic: 2.454ns(49.929%), Route: 2.461ns(50.071%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.766      25.028         ntclkbufg_2      
 CLMA_94_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.056      26.084                          
 clock uncertainty                                      -0.050      26.034                          

 Setup time                                             -0.123      25.911                          

 Data required time                                                 25.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.911                          
 Data arrival time                                                  11.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.028
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113       6.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.289       6.493 r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.762       7.255         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.477       7.732 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.732         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
 CLMA_90_93/COUT                   td                    0.058       7.790 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.790         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                   td                    0.058       7.848 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.848         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4896
 CLMA_90_97/COUT                   td                    0.058       7.906 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.906         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4898
                                   td                    0.058       7.964 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.964         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4900
 CLMA_90_101/Y2                    td                    0.271       8.235 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.929       9.164         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [10]
 CLMA_94_104/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.164         Logic Levels: 3  
                                                                                   Logic: 1.269ns(42.872%), Route: 1.691ns(57.128%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.766      25.028         ntclkbufg_2      
 CLMA_94_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.056      26.084                          
 clock uncertainty                                      -0.050      26.034                          

 Setup time                                             -0.377      25.657                          

 Data required time                                                 25.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.657                          
 Data arrival time                                                   9.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.197
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  -1.168

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.767       5.029         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_102_101/Q3                   tco                   0.221       5.250 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.336         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [2]
 CLMA_102_101/D4                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.336         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       6.197         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.168       5.029                          
 clock uncertainty                                       0.000       5.029                          

 Hold time                                              -0.034       4.995                          

 Data required time                                                  4.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.995                          
 Data arrival time                                                   5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.197
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  -1.168

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.767       5.029         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_102_101/Q0                   tco                   0.222       5.251 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.339         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_102_101/B4                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.339         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.106       6.197         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.168       5.029                          
 clock uncertainty                                       0.000       5.029                          

 Hold time                                              -0.035       4.994                          

 Data required time                                                  4.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.994                          
 Data arrival time                                                   5.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[4]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[5]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.210
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  -1.168

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[4]/opit_0/CLK

 CLMS_110_105/Q3                   tco                   0.221       5.262 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[4]/opit_0/Q
                                   net (fanout=1)        0.189       5.451         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d [4]
 CLMS_110_105/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[5]/opit_0/D

 Data arrival time                                                   5.451         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.902%), Route: 0.189ns(46.098%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[5]/opit_0/CLK
 clock pessimism                                        -1.168       5.042                          
 clock uncertainty                                       0.000       5.042                          

 Hold time                                               0.053       5.095                          

 Data required time                                                  5.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.095                          
 Data arrival time                                                   5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.031
  Launch Clock Delay      :  8.571
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.105      18.571         ntclkbufg_0      
 CLMS_94_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q0                    tco                   0.289      18.860 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.645      19.505         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_98_104/M3                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  19.505         Logic Levels: 0  
                                                                                   Logic: 0.289ns(30.942%), Route: 0.645ns(69.058%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.769      25.031         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      25.031                          
 clock uncertainty                                      -0.050      24.981                          

 Setup time                                             -0.079      24.902                          

 Data required time                                                 24.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.902                          
 Data arrival time                                                  19.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.532  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.083      18.549         ntclkbufg_0      
 CLMS_82_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_82_97/Q0                     tco                   0.289      18.838 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.634      19.472         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_94_96/M1                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  19.472         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.311%), Route: 0.634ns(68.689%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.755      25.017         ntclkbufg_2      
 CLMA_94_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      25.017                          
 clock uncertainty                                      -0.050      24.967                          

 Setup time                                             -0.079      24.888                          

 Data required time                                                 24.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.888                          
 Data arrival time                                                  19.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.030
  Launch Clock Delay      :  8.561
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.095      18.561         ntclkbufg_0      
 CLMS_82_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_82_105/Q0                    tco                   0.289      18.850 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.596      19.446         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_90_109/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  19.446         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.655%), Route: 0.596ns(67.345%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.768      25.030         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.030                          
 clock uncertainty                                      -0.050      24.980                          

 Setup time                                             -0.079      24.901                          

 Data required time                                                 24.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.901                          
 Data arrival time                                                  19.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.199
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.766      27.081         ntclkbufg_0      
 CLMS_94_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q2                    tco                   0.224      27.305 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.320      27.625         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_98_104/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  27.625         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.176%), Route: 0.320ns(58.824%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.108      26.199         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      26.199                          
 clock uncertainty                                       0.050      26.249                          

 Hold time                                               0.053      26.302                          

 Data required time                                                 26.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.302                          
 Data arrival time                                                  27.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.179
  Launch Clock Delay      :  7.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.758      27.073         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_98_96/Q1                     tco                   0.224      27.297 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.313      27.610         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_94_92/CD                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  27.610         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.088      26.179         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      26.179                          
 clock uncertainty                                       0.050      26.229                          

 Hold time                                               0.053      26.282                          

 Data required time                                                 26.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.282                          
 Data arrival time                                                  27.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.190
  Launch Clock Delay      :  7.073
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.758      27.073         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_98_96/Q2                     tco                   0.228      27.301 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.331      27.632         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_94_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  27.632         Logic Levels: 0  
                                                                                   Logic: 0.228ns(40.787%), Route: 0.331ns(59.213%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.099      26.190         ntclkbufg_2      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      26.190                          
 clock uncertainty                                       0.050      26.240                          

 Hold time                                              -0.014      26.226                          

 Data required time                                                 26.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.226                          
 Data arrival time                                                  27.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.090
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.083       8.549         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.290       8.839 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.577       9.416         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.487       9.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.555      10.458         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      10.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.785         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.501      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.413      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.507      12.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.269      12.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.403      12.878         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.303      13.181 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       1.430      14.611         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_230_96/Y2                    td                    0.487      15.098 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.257      15.355         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15730
 CLMA_230_96/AD                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.355         Logic Levels: 6  
                                                                                   Logic: 3.171ns(46.591%), Route: 3.635ns(53.409%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.775      17.090         ntclkbufg_0      
 CLMA_230_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.241                          
 clock uncertainty                                      -0.350      17.891                          

 Setup time                                             -0.196      17.695                          

 Data required time                                                 17.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.695                          
 Data arrival time                                                  15.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.083       8.549         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.290       8.839 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.577       9.416         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.487       9.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.555      10.458         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      10.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.785         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.501      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.413      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.507      12.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.269      12.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.403      12.878         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.315      13.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       1.113      14.306         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_234_104/Y1                   td                    0.468      14.774 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.406      15.180         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15698
 CLMA_230_105/C1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  15.180         Logic Levels: 6  
                                                                                   Logic: 3.164ns(47.715%), Route: 3.467ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.786      17.101         ntclkbufg_0      
 CLMA_230_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.252                          
 clock uncertainty                                      -0.350      17.902                          

 Setup time                                             -0.234      17.668                          

 Data required time                                                 17.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.668                          
 Data arrival time                                                  15.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.090
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.083       8.549         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.290       8.839 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.577       9.416         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.487       9.903 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.555      10.458         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      10.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.785         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.501      11.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.413      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.507      12.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.269      12.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.403      12.878         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.315      13.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       1.113      14.306         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_234_104/Y1                   td                    0.468      14.774 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.418      15.192         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15698
 CLMA_230_96/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.192         Logic Levels: 6  
                                                                                   Logic: 3.164ns(47.629%), Route: 3.479ns(52.371%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.775      17.090         ntclkbufg_0      
 CLMA_230_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.241                          
 clock uncertainty                                      -0.350      17.891                          

 Setup time                                             -0.194      17.697                          

 Data required time                                                 17.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.697                          
 Data arrival time                                                  15.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[7]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.594
  Launch Clock Delay      :  7.094
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.779       7.094         ntclkbufg_0      
 CLMA_202_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/CLK

 CLMA_202_129/Q0                   tco                   0.222       7.316 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[56]/opit_0_inv/Q
                                   net (fanout=2)        0.342       7.658         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [56]
 CLMS_206_121/C0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.658         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.362%), Route: 0.342ns(60.638%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.128       8.594         ntclkbufg_0      
 CLMS_206_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.443                          
 clock uncertainty                                       0.200       7.643                          

 Hold time                                              -0.093       7.550                          

 Data required time                                                  7.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.550                          
 Data arrival time                                                   7.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[12]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[20]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.559
  Launch Clock Delay      :  7.079
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.764       7.079         ntclkbufg_0      
 CLMA_118_157/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[12]/opit_0_A2Q21/CLK

 CLMA_118_157/Q1                   tco                   0.224       7.303 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[12]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.381       7.684         u_ddr3_ctrl_top/axi_awaddr [12]
 CLMA_130_156/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.684         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.025%), Route: 0.381ns(62.975%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.093       8.559         ntclkbufg_0      
 CLMA_130_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.408                          
 clock uncertainty                                       0.200       7.608                          

 Hold time                                              -0.034       7.574                          

 Data required time                                                  7.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.574                          
 Data arrival time                                                   7.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.579
  Launch Clock Delay      :  7.055
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.740       7.055         ntclkbufg_0      
 CLMA_166_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_144/Q3                   tco                   0.226       7.281 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.364       7.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39]
 CLMA_166_124/B1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   7.645         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.305%), Route: 0.364ns(61.695%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.113       8.579         ntclkbufg_0      
 CLMA_166_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.151       7.428                          
 clock uncertainty                                       0.200       7.628                          

 Hold time                                              -0.102       7.526                          

 Data required time                                                  7.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.526                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.629  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.091
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107       5.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.289       5.751 r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.315       7.066         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMA_130_17/Y6CD                  td                    0.149       7.215 r       CLKROUTE_131/Z   
                                   net (fanout=1)        0.558       7.773         ntR1672          
 CLMS_134_17/Y6CD                  td                    0.149       7.922 r       CLKROUTE_130/Z   
                                   net (fanout=1)        1.512       9.434         ntR1671          
 CLMA_194_16/Y6CD                  td                    0.149       9.583 r       CLKROUTE_129/Z   
                                   net (fanout=1)        3.168      12.751         ntR1670          
 CLMA_50_24/Y6CD                   td                    0.149      12.900 r       CLKROUTE_128/Z   
                                   net (fanout=1)        0.858      13.758         ntR1669          
 CLMA_66_16/Y6CD                   td                    0.149      13.907 r       CLKROUTE_127/Z   
                                   net (fanout=1)        2.038      15.945         ntR1668          
 CLMA_130_105/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  15.945         Logic Levels: 5  
                                                                                   Logic: 1.034ns(9.864%), Route: 9.449ns(90.136%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.776      17.091         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.091                          
 clock uncertainty                                      -0.350      16.741                          

 Setup time                                             -0.397      16.344                          

 Data required time                                                 16.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.344                          
 Data arrival time                                                  15.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.629  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.091
  Launch Clock Delay      :  5.462
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107       5.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_97/Q1                    tco                   0.289       5.751 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        0.514       6.265         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_110_80/Y6AB                  td                    0.132       6.397 f       CLKROUTE_116/Z   
                                   net (fanout=1)        2.359       8.756         ntR1657          
 CLMA_46_24/Y6CD                   td                    0.134       8.890 f       CLKROUTE_115/Z   
                                   net (fanout=1)        0.619       9.509         ntR1656          
 CLMS_50_17/Y6CD                   td                    0.134       9.643 f       CLKROUTE_114/Z   
                                   net (fanout=1)        6.458      16.101         ntR1655          
 CLMA_130_105/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.101         Logic Levels: 3  
                                                                                   Logic: 0.689ns(6.476%), Route: 9.950ns(93.524%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.776      17.091         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.091                          
 clock uncertainty                                      -0.350      16.741                          

 Setup time                                             -0.102      16.639                          

 Data required time                                                 16.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.639                          
 Data arrival time                                                  16.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.117
  Launch Clock Delay      :  5.491
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.136       5.491         ntclkbufg_3      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_126_116/Q2                   tco                   0.289       5.780 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.305       6.085         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_126_132/Y6CD                 td                    0.134       6.219 f       CLKROUTE_52/Z    
                                   net (fanout=1)        2.158       8.377         ntR1593          
 CLMA_50_200/Y6CD                  td                    0.134       8.511 f       CLKROUTE_51/Z    
                                   net (fanout=1)        0.269       8.780         ntR1592          
 CLMA_46_200/Y6CD                  td                    0.134       8.914 f       CLKROUTE_50/Z    
                                   net (fanout=1)        0.445       9.359         ntR1591          
 CLMA_46_196/Y6CD                  td                    0.134       9.493 f       CLKROUTE_49/Z    
                                   net (fanout=1)        2.465      11.958         ntR1590          
 CLMS_46_165/Y6CD                  td                    0.134      12.092 f       CLKROUTE_48/Z    
                                   net (fanout=1)        3.846      15.938         ntR1589          
 CLMA_126_120/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                  15.938         Logic Levels: 5  
                                                                                   Logic: 0.959ns(9.180%), Route: 9.488ns(90.820%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.802      17.117         ntclkbufg_0      
 CLMA_126_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      17.117                          
 clock uncertainty                                      -0.350      16.767                          

 Setup time                                             -0.088      16.679                          

 Data required time                                                 16.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.679                          
 Data arrival time                                                  15.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.595
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       4.403         ntclkbufg_3      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_126_104/Q0                   tco                   0.226       4.629 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.615       5.244         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_122_105/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   5.244         Logic Levels: 0  
                                                                                   Logic: 0.226ns(26.873%), Route: 0.615ns(73.127%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.129       8.595         ntclkbufg_0      
 CLMS_122_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       8.595                          
 clock uncertainty                                       0.350       8.945                          

 Hold time                                              -0.014       8.931                          

 Data required time                                                  8.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.931                          
 Data arrival time                                                   5.244                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.606
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.781       4.405         ntclkbufg_3      
 CLMA_130_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_130_108/Q1                   tco                   0.229       4.634 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.479      12.113         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_122_113/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  12.113         Logic Levels: 0  
                                                                                   Logic: 0.229ns(2.971%), Route: 7.479ns(97.029%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.140       8.606         ntclkbufg_0      
 CLMS_122_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       8.606                          
 clock uncertainty                                       0.350       8.956                          

 Hold time                                              -0.014       8.942                          

 Data required time                                                  8.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.942                          
 Data arrival time                                                  12.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.595
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       4.403         ntclkbufg_3      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_126_104/Q3                   tco                   0.226       4.629 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.885       5.514         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_110_56/Y6AB                  td                    0.115       5.629 r       CLKROUTE_41/Z    
                                   net (fanout=1)        0.435       6.064         ntR1582          
 CLMA_78_56/Y6AB                   td                    0.115       6.179 r       CLKROUTE_40/Z    
                                   net (fanout=1)        0.380       6.559         ntR1581          
 CLMA_62_41/Y6AB                   td                    0.115       6.674 r       CLKROUTE_39/Z    
                                   net (fanout=1)        0.792       7.466         ntR1580          
 CLMA_42_40/Y6CD                   td                    0.116       7.582 r       CLKROUTE_38/Z    
                                   net (fanout=1)        0.244       7.826         ntR1579          
 CLMA_42_24/Y6CD                   td                    0.116       7.942 r       CLKROUTE_37/Z    
                                   net (fanout=1)        0.348       8.290         ntR1578          
 CLMA_42_44/Y6CD                   td                    0.116       8.406 r       CLKROUTE_36/Z    
                                   net (fanout=1)        0.244       8.650         ntR1577          
 CLMA_42_28/Y6CD                   td                    0.116       8.766 r       CLKROUTE_35/Z    
                                   net (fanout=1)        3.626      12.392         ntR1576          
 CLMS_122_105/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  12.392         Logic Levels: 7  
                                                                                   Logic: 1.035ns(12.955%), Route: 6.954ns(87.045%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.129       8.595         ntclkbufg_0      
 CLMS_122_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       8.595                          
 clock uncertainty                                       0.350       8.945                          

 Hold time                                              -0.014       8.931                          

 Data required time                                                  8.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.931                          
 Data arrival time                                                  12.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.057      31.095         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q0                    tco                   0.289      31.384 r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.416      31.800         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_49/Y3                    td                    0.468      32.268 f       u_hdmi_top/u_video_driver/N20_mux9_8/gateop_perm/Z
                                   net (fanout=2)        2.270      34.538         u_hdmi_top/u_video_driver/_N45375
 CLMA_230_128/Y6CD                 td                    0.134      34.672 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.297      34.969         ntR1626          
 CLMA_238_128/Y6CD                 td                    0.134      35.103 f       CLKROUTE_84/Z    
                                   net (fanout=1)        7.268      42.371         ntR1625          
 CLMS_154_49/A1                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/L1

 Data arrival time                                                  42.371         Logic Levels: 3  
                                                                                   Logic: 1.025ns(9.090%), Route: 10.251ns(90.910%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.711      37.026         ntclkbufg_0      
 CLMS_154_49/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.447                          
 clock uncertainty                                      -0.350      37.097                          

 Setup time                                             -0.248      36.849                          

 Data required time                                                 36.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.849                          
 Data arrival time                                                  42.371                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.020
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.046      31.084         ntclkbufg_1      
 CLMA_158_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_158_173/Q2                   tco                   0.289      31.373 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.125      42.498         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_154_176/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  42.498         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.532%), Route: 11.125ns(97.468%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.705      37.020         ntclkbufg_0      
 CLMA_154_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.421      37.441                          
 clock uncertainty                                      -0.350      37.091                          

 Setup time                                             -0.088      37.003                          

 Data required time                                                 37.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.003                          
 Data arrival time                                                  42.498                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.002
  Launch Clock Delay      :  4.414
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.042      31.080         ntclkbufg_1      
 CLMA_162_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_162_196/Q2                   tco                   0.289      31.369 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.174      34.543         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_238_237/Y6AB                 td                    0.132      34.675 f       CLKROUTE_119/Z   
                                   net (fanout=1)        3.504      38.179         ntR1660          
 CLMA_230_237/Y6CD                 td                    0.134      38.313 f       CLKROUTE_118/Z   
                                   net (fanout=1)        4.037      42.350         ntR1659          
 CLMS_162_185/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  42.350         Logic Levels: 2  
                                                                                   Logic: 0.555ns(4.925%), Route: 10.715ns(95.075%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.687      37.002         ntclkbufg_0      
 CLMS_162_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.421      37.423                          
 clock uncertainty                                      -0.350      37.073                          

 Setup time                                             -0.088      36.985                          

 Data required time                                                 36.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.985                          
 Data arrival time                                                  42.350                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.499
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.704       3.551         ntclkbufg_1      
 CLMA_162_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_162_196/Q1                   tco                   0.229       3.780 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       3.993         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_166_192/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   3.993         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.810%), Route: 0.213ns(48.190%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.033       8.499         ntclkbufg_0      
 CLMA_166_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.421       8.078                          
 clock uncertainty                                       0.350       8.428                          

 Hold time                                              -0.014       8.414                          

 Data required time                                                  8.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.414                          
 Data arrival time                                                   3.993                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.481
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.687       3.534         ntclkbufg_1      
 CLMA_162_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_162_184/Q0                   tco                   0.226       3.760 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.568       4.328         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_114_185/Y6AB                 td                    0.115       4.443 r       CLKROUTE_120/Z   
                                   net (fanout=1)        4.071       8.514         ntR1661          
 CLMA_174_185/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   8.514         Logic Levels: 1  
                                                                                   Logic: 0.341ns(6.847%), Route: 4.639ns(93.153%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.015       8.481         ntclkbufg_0      
 CLMA_174_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.421       8.060                          
 clock uncertainty                                       0.350       8.410                          

 Hold time                                              -0.014       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                   8.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.499
  Launch Clock Delay      :  3.551
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.704       3.551         ntclkbufg_1      
 CLMA_162_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_162_196/Q3                   tco                   0.226       3.777 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.000       8.777         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_166_192/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   8.777         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.325%), Route: 5.000ns(95.675%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.033       8.499         ntclkbufg_0      
 CLMA_166_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.421       8.078                          
 clock uncertainty                                       0.350       8.428                          

 Hold time                                              -0.014       8.414                          

 Data required time                                                  8.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.414                          
 Data arrival time                                                   8.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.064
  Launch Clock Delay      :  6.179
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.088       6.179         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_94_92/Q0                     tco                   0.287       6.466 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        9.244      15.710         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_94_93/M0                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  15.710         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.011%), Route: 9.244ns(96.989%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.749      17.064         ntclkbufg_0      
 CLMS_94_93/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      17.064                          
 clock uncertainty                                      -0.350      16.714                          

 Setup time                                             -0.088      16.626                          

 Data required time                                                 16.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.626                          
 Data arrival time                                                  15.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.094
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113       6.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.287       6.491 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       3.303       9.794         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_30_28/Y6CD                   td                    0.134       9.928 f       CLKROUTE_135/Z   
                                   net (fanout=1)        0.445      10.373         ntR1676          
 CLMA_30_24/Y6CD                   td                    0.134      10.507 f       CLKROUTE_134/Z   
                                   net (fanout=1)        0.425      10.932         ntR1675          
 CLMA_30_20/Y6CD                   td                    0.134      11.066 f       CLKROUTE_133/Z   
                                   net (fanout=1)        1.243      12.309         ntR1674          
 CLMA_30_40/Y6CD                   td                    0.134      12.443 f       CLKROUTE_132/Z   
                                   net (fanout=1)        2.871      15.314         ntR1673          
 CLMA_110_104/A2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  15.314         Logic Levels: 4  
                                                                                   Logic: 0.823ns(9.034%), Route: 8.287ns(90.966%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.779      17.094         ntclkbufg_0      
 CLMA_110_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      17.094                          
 clock uncertainty                                      -0.350      16.744                          

 Setup time                                             -0.396      16.348                          

 Data required time                                                 16.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.348                          
 Data arrival time                                                  15.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.064
  Launch Clock Delay      :  6.185
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.094       6.185         ntclkbufg_2      
 CLMS_94_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_94_97/Q0                     tco                   0.287       6.472 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.663       7.135         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_74_116/Y6AB                  td                    0.132       7.267 f       CLKROUTE_62/Z    
                                   net (fanout=1)        0.835       8.102         ntR1603          
 CLMS_46_137/Y6AB                  td                    0.132       8.234 f       CLKROUTE_61/Z    
                                   net (fanout=1)        7.164      15.398         ntR1602          
 CLMS_94_93/M2                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  15.398         Logic Levels: 2  
                                                                                   Logic: 0.551ns(5.981%), Route: 8.662ns(94.019%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.749      17.064         ntclkbufg_0      
 CLMS_94_93/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      17.064                          
 clock uncertainty                                      -0.350      16.714                          

 Setup time                                             -0.088      16.626                          

 Data required time                                                 16.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.626                          
 Data arrival time                                                  15.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.563
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.755       5.017         ntclkbufg_2      
 CLMS_94_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_94_97/Q2                     tco                   0.228       5.245 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.332       5.577         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_98_96/M3                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   5.577         Logic Levels: 0  
                                                                                   Logic: 0.228ns(40.714%), Route: 0.332ns(59.286%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.097       8.563         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       8.563                          
 clock uncertainty                                       0.350       8.913                          

 Hold time                                              -0.014       8.899                          

 Data required time                                                  8.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.899                          
 Data arrival time                                                   5.577                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.569
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.750       5.012         ntclkbufg_2      
 CLMS_82_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_101/Q0                    tco                   0.226       5.238 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.718       8.956         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_98_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   8.956         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.730%), Route: 3.718ns(94.270%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.103       8.569         ntclkbufg_0      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       8.569                          
 clock uncertainty                                       0.350       8.919                          

 Hold time                                              -0.014       8.905                          

 Data required time                                                  8.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.905                          
 Data arrival time                                                   8.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.578
  Launch Clock Delay      :  5.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.768       5.030         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q1                    tco                   0.229       5.259 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.968       9.227         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_102_104/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   9.227         Logic Levels: 0  
                                                                                   Logic: 0.229ns(5.456%), Route: 3.968ns(94.544%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.112       8.578         ntclkbufg_0      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000       8.578                          
 clock uncertainty                                       0.350       8.928                          

 Hold time                                              -0.014       8.914                          

 Data required time                                                  8.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.914                          
 Data arrival time                                                   9.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.860

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.396         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.288       4.684 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.468       5.556 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.602       6.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.304       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.562       7.024         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.290       7.314 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.794       8.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.196       8.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.964       9.268         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.170       9.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.438         ntR725           
 CLMA_182_176/CECO                 td                    0.170       9.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.608         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.608         Logic Levels: 6  
                                                                                   Logic: 1.886ns(36.186%), Route: 3.326ns(63.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.860      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Setup time                                             -0.747      23.498                          

 Data required time                                                 23.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.498                          
 Data arrival time                                                   9.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.860

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.396         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.288       4.684 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.468       5.556 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.602       6.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.304       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.562       7.024         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.290       7.314 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.794       8.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.196       8.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.964       9.268         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.170       9.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.438         ntR725           
 CLMA_182_176/CECO                 td                    0.170       9.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.608         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.608         Logic Levels: 6  
                                                                                   Logic: 1.886ns(36.186%), Route: 3.326ns(63.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.860      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Setup time                                             -0.747      23.498                          

 Data required time                                                 23.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.498                          
 Data arrival time                                                   9.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.860

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.396         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.288       4.684 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.468       5.556 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.602       6.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.304       6.462 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.562       7.024         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.290       7.314 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.794       8.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.196       8.304 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.964       9.268         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.170       9.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.438         ntR725           
 CLMA_182_176/CECO                 td                    0.170       9.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.608         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.608         Logic Levels: 6  
                                                                                   Logic: 1.886ns(36.186%), Route: 3.326ns(63.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.860      24.395                          
 clock uncertainty                                      -0.150      24.245                          

 Setup time                                             -0.747      23.498                          

 Data required time                                                 23.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.498                          
 Data arrival time                                                   9.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.697       3.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_72/Q2                    tco                   0.224       3.766 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.219       3.985         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [8]
 CLMA_182_72/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/D

 Data arrival time                                                   3.985         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.657                          
 clock uncertainty                                       0.000       3.657                          

 Hold time                                               0.053       3.710                          

 Data required time                                                  3.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.710                          
 Data arrival time                                                   3.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.549
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704       3.549         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q2                    tco                   0.224       3.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089       3.862         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1]
 CLMA_186_73/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.862         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.042       4.410         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.579                          
 clock uncertainty                                       0.000       3.579                          

 Hold time                                              -0.035       3.544                          

 Data required time                                                  3.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.544                          
 Data arrival time                                                   3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.221       3.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMA_182_172/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.854         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.546                          
 clock uncertainty                                       0.000       3.546                          

 Hold time                                              -0.034       3.512                          

 Data required time                                                  3.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.512                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.131      18.597         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.289      18.886 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.339      20.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.210      20.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.420      20.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.210      21.065 r       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.549      21.614         _N6745           
                                   td                    0.474      22.088 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
 CLMA_174_73/COUT                  td                    0.058      22.146 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.146         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5076
                                   td                    0.058      22.204 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.204         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5078
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  22.204         Logic Levels: 3  
                                                                                   Logic: 1.299ns(36.013%), Route: 2.308ns(63.987%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.700      23.545         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.068                          
 clock uncertainty                                      -0.150      23.918                          

 Setup time                                             -0.167      23.751                          

 Data required time                                                 23.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.751                          
 Data arrival time                                                  22.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.131      18.597         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.289      18.886 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.339      20.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.210      20.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.420      20.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.210      21.065 r       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.549      21.614         _N6745           
                                   td                    0.474      22.088 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
 CLMA_174_73/COUT                  td                    0.058      22.146 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.146         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5076
 CLMA_174_77/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.146         Logic Levels: 3  
                                                                                   Logic: 1.241ns(34.968%), Route: 2.308ns(65.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.700      23.545         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.068                          
 clock uncertainty                                      -0.150      23.918                          

 Setup time                                             -0.170      23.748                          

 Data required time                                                 23.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.748                          
 Data arrival time                                                  22.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.535  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.131      18.597         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.289      18.886 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.339      20.225         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.210      20.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.420      20.855         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.210      21.065 r       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.549      21.614         _N6745           
                                   td                    0.458      22.072 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.072         Logic Levels: 2  
                                                                                   Logic: 1.167ns(33.583%), Route: 2.308ns(66.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.062                          
 clock uncertainty                                      -0.150      23.912                          

 Setup time                                             -0.167      23.745                          

 Data required time                                                 23.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.745                          
 Data arrival time                                                  22.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  7.058
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.743      27.058         ntclkbufg_0      
 CLMS_226_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_77/Q3                    tco                   0.226      27.284 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.673      27.957         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_76/B0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.957         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.139%), Route: 0.673ns(74.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.045      24.413         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.890                          
 clock uncertainty                                       0.150      24.040                          

 Hold time                                              -0.083      23.957                          

 Data required time                                                 23.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.957                          
 Data arrival time                                                  27.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  7.058
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.743      27.058         ntclkbufg_0      
 CLMS_226_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_77/Q3                    tco                   0.221      27.279 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.736      28.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_72/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.015         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.093%), Route: 0.736ns(76.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036      24.404         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.881                          
 clock uncertainty                                       0.150      24.031                          

 Hold time                                              -0.034      23.997                          

 Data required time                                                 23.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.997                          
 Data arrival time                                                  28.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  7.045
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.730      27.045         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_230_57/Q1                    tco                   0.224      27.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.762      28.031         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_194_72/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.031         Logic Levels: 0  
                                                                                   Logic: 0.224ns(22.718%), Route: 0.762ns(77.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049      24.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.894                          
 clock uncertainty                                       0.150      24.044                          

 Hold time                                              -0.035      24.009                          

 Data required time                                                 24.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.009                          
 Data arrival time                                                  28.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.096      31.134         ntclkbufg_1      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_166_8/Q0                     tco                   0.287      31.421 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.391      32.812         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMS_166_9/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.812         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.104%), Route: 1.391ns(82.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      32.926         ntclkbufg_4      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.347                          
 clock uncertainty                                      -0.150      33.197                          

 Setup time                                             -0.370      32.827                          

 Data required time                                                 32.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.827                          
 Data arrival time                                                  32.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.593
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081      31.119         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.291      31.410 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.828      32.238         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/C3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.238         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.005%), Route: 0.828ns(73.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750      32.919         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.340                          
 clock uncertainty                                      -0.150      33.190                          

 Setup time                                             -0.398      32.792                          

 Data required time                                                 32.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.792                          
 Data arrival time                                                  32.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081      31.119         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.291      31.410 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.843      32.253         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_8/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.253         Logic Levels: 0  
                                                                                   Logic: 0.291ns(25.661%), Route: 0.843ns(74.339%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760      32.929         ntclkbufg_4      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.350                          
 clock uncertainty                                      -0.150      33.200                          

 Setup time                                             -0.376      32.824                          

 Data required time                                                 32.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.824                          
 Data arrival time                                                  32.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.739       3.586         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK

 CLMA_174_17/Q0                    tco                   0.222       3.808 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.443       4.251         u_hdmi_top/u_rgb2dvi_0/blue_10bit [9]
 CLMS_178_9/D0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.251         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.383%), Route: 0.443ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.038                          
 clock uncertainty                                       0.150       4.188                          

 Hold time                                              -0.079       4.109                          

 Data required time                                                  4.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.109                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.499       4.312         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/A4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.312         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.982%), Route: 0.499ns(69.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.041                          
 clock uncertainty                                       0.150       4.191                          

 Hold time                                              -0.035       4.156                          

 Data required time                                                  4.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.156                          
 Data arrival time                                                   4.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.498       4.311         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.311         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.025%), Route: 0.498ns(68.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.034                          
 clock uncertainty                                       0.150       4.184                          

 Hold time                                              -0.035       4.149                          

 Data required time                                                  4.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.149                          
 Data arrival time                                                   4.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_4      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_186_8/Q3                     tco                   0.288       4.753 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.873         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_186_8/Y1                     td                    0.288       5.161 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.912       6.073         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   6.073         Logic Levels: 1  
                                                                                   Logic: 0.576ns(35.821%), Route: 1.032ns(64.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.288         ntclkbufg_4      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.038                          
 clock uncertainty                                      -0.150       6.888                          

 Setup time                                             -0.177       6.711                          

 Data required time                                                  6.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.711                          
 Data arrival time                                                   6.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q3                     tco                   0.288       4.743 r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.986       5.729         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMS_178_9/A3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.729         Logic Levels: 0  
                                                                                   Logic: 0.288ns(22.606%), Route: 0.986ns(77.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       6.262         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.012                          
 clock uncertainty                                      -0.150       6.862                          

 Setup time                                             -0.397       6.465                          

 Data required time                                                  6.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.465                          
 Data arrival time                                                   5.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q3                     tco                   0.288       4.743 r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.849       5.592         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_178_8/D2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.592         Logic Levels: 0  
                                                                                   Logic: 0.288ns(25.330%), Route: 0.849ns(74.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       6.262         ntclkbufg_4      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.012                          
 clock uncertainty                                      -0.150       6.862                          

 Setup time                                             -0.368       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  3.613
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.770       3.613         ntclkbufg_4      
 CLMS_150_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK

 CLMS_150_9/Q0                     tco                   0.222       3.835 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.919         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [1]
 CLMS_150_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.919         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.476         ntclkbufg_4      
 CLMS_150_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Hold time                                              -0.035       3.579                          

 Data required time                                                  3.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.579                          
 Data arrival time                                                   3.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       3.596         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q0                     tco                   0.222       3.818 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.902         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [3]
 CLMS_178_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.902         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.597                          
 clock uncertainty                                       0.000       3.597                          

 Hold time                                              -0.035       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                   3.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.456
  Launch Clock Delay      :  3.594
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.751       3.594         ntclkbufg_4      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMS_166_13/Q0                    tco                   0.222       3.816 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.900         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift [4]
 CLMS_166_13/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.900         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.090       4.456         ntclkbufg_4      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.594                          
 clock uncertainty                                       0.000       3.594                          

 Hold time                                              -0.035       3.559                          

 Data required time                                                  3.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.559                          
 Data arrival time                                                   3.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.057       4.429         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q0                    tco                   0.289       4.718 r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.416       5.134         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_49/Y3                    td                    0.468       5.602 f       u_hdmi_top/u_video_driver/N20_mux9_8/gateop_perm/Z
                                   net (fanout=2)        2.270       7.872         u_hdmi_top/u_video_driver/_N45375
 CLMA_230_128/Y6CD                 td                    0.134       8.006 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.297       8.303         ntR1626          
 CLMA_238_128/Y6CD                 td                    0.134       8.437 f       CLKROUTE_84/Z    
                                   net (fanout=1)        7.268      15.705         ntR1625          
 CLMS_154_49/Y0                    td                    0.341      16.046 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.956      17.002         video_vs         
 CLMA_174_20/M3                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  17.002         Logic Levels: 4  
                                                                                   Logic: 1.366ns(10.865%), Route: 11.207ns(89.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.733      16.913         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      17.665                          
 clock uncertainty                                      -0.150      17.515                          

 Setup time                                             -0.088      17.427                          

 Data required time                                                 17.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.427                          
 Data arrival time                                                  17.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.038       4.410         ntclkbufg_1      
 CLMA_154_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK

 CLMA_154_56/Q1                    tco                   0.291       4.701 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.267       4.968         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt [10]
 CLMS_150_57/Y0                    td                    0.478       5.446 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N27_mux12_4/gateop_perm/Z
                                   net (fanout=3)        0.402       5.848         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/_N45242
 CLMS_150_53/Y0                    td                    0.196       6.044 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N25/gateop_perm/Z
                                   net (fanout=10)       1.917       7.961         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_en_2
                                   td                    0.288       8.249 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.249         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4931
 CLMA_158_181/COUT                 td                    0.058       8.307 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.307         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4933
                                   td                    0.058       8.365 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.365         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4935
 CLMA_158_185/Y3                   td                    0.501       8.866 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.271       9.137         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [7]
 CLMS_162_185/Y0                   td                    0.210       9.347 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[7]/gateop_perm/Z
                                   net (fanout=1)        0.653      10.000         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_166_184/COUT                 td                    0.515      10.515 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.515         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.058      10.573 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.573         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_166_192/Y2                   td                    0.158      10.731 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.751      11.482         _N16             
 CLMS_162_193/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  11.482         Logic Levels: 7  
                                                                                   Logic: 2.811ns(39.748%), Route: 4.261ns(60.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.699      16.879         ntclkbufg_1      
 CLMS_162_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.525      17.404                          
 clock uncertainty                                      -0.150      17.254                          

 Setup time                                             -0.079      17.175                          

 Data required time                                                 17.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.175                          
 Data arrival time                                                  11.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  4.410
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.038       4.410         ntclkbufg_1      
 CLMA_154_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK

 CLMA_154_56/Q1                    tco                   0.291       4.701 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.267       4.968         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt [10]
 CLMS_150_57/Y0                    td                    0.478       5.446 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N27_mux12_4/gateop_perm/Z
                                   net (fanout=3)        0.269       5.715         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/_N45242
 CLMS_150_53/Y2                    td                    0.341       6.056 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N12/gateop_perm/Z
                                   net (fanout=10)       1.454       7.510         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_en_1
                                   td                    0.288       7.798 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.798         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4877
 CLMA_162_168/COUT                 td                    0.058       7.856 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.856         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4879
                                   td                    0.058       7.914 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.914         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4881
 CLMA_162_172/COUT                 td                    0.058       7.972 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.972         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4883
                                   td                    0.058       8.030 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.030         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4885
 CLMA_162_176/Y3                   td                    0.501       8.531 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.480       9.011         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [11]
 CLMA_158_184/Y3                   td                    0.210       9.221 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[11]/gateop_perm/Z
                                   net (fanout=1)        0.544       9.765         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [11]
                                   td                    0.477      10.242 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.242         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_158_176/Y2                   td                    0.158      10.400 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.564      10.964         _N14             
 CLMA_158_176/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  10.964         Logic Levels: 7  
                                                                                   Logic: 2.976ns(45.407%), Route: 3.578ns(54.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.702      16.882         ntclkbufg_1      
 CLMA_158_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.525      17.407                          
 clock uncertainty                                      -0.150      17.257                          

 Setup time                                             -0.079      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                  10.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.708       3.555         ntclkbufg_1      
 CLMA_158_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMA_158_172/Q2                   tco                   0.228       3.783 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.212       3.995         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMS_154_169/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   3.995         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.818%), Route: 0.212ns(48.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.055       4.427         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.752       3.675                          
 clock uncertainty                                       0.000       3.675                          

 Hold time                                              -0.014       3.661                          

 Data required time                                                  3.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.661                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  3.566
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.719       3.566         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q3                    tco                   0.221       3.787 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.092       3.879         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/D4                                                            f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.879         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.057       4.429         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.566                          
 clock uncertainty                                       0.000       3.566                          

 Hold time                                              -0.034       3.532                          

 Data required time                                                  3.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.532                          
 Data arrival time                                                   3.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/video_en/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.453
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.739       3.586         ntclkbufg_1      
 CLMS_154_29/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK

 CLMS_154_29/Q3                    tco                   0.226       3.812 r       u_hdmi_top/u_video_driver/video_en/opit_0/Q
                                   net (fanout=1)        0.229       4.041         u_hdmi_top/video_de
 CLMA_150_28/M1                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/D

 Data arrival time                                                   4.041         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.670%), Route: 0.229ns(50.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMA_150_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/CLK
 clock pessimism                                        -0.752       3.701                          
 clock uncertainty                                       0.000       3.701                          

 Hold time                                              -0.014       3.687                          

 Data required time                                                  3.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.687                          
 Data arrival time                                                   4.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  8.494
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.028      58.494         ntclkbufg_0      
 CLMA_166_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_166_180/Q0                   tco                   0.289      58.783 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.792      59.575         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_166_184/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  59.575         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.735%), Route: 0.792ns(73.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.684      56.863         ntclkbufg_1      
 CLMA_166_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.421      57.284                          
 clock uncertainty                                      -0.150      57.134                          

 Setup time                                             -0.079      57.055                          

 Data required time                                                 57.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.055                          
 Data arrival time                                                  59.575                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  8.510
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.044      58.510         ntclkbufg_0      
 CLMS_154_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_154_177/Q0                   tco                   0.287      58.797 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.571      59.368         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_158_176/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  59.368         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.450%), Route: 0.571ns(66.550%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.702      56.881         ntclkbufg_1      
 CLMA_158_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.421      57.302                          
 clock uncertainty                                      -0.150      57.152                          

 Setup time                                             -0.088      57.064                          

 Data required time                                                 57.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.064                          
 Data arrival time                                                  59.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.505
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.039      58.505         ntclkbufg_0      
 CLMA_166_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_166_196/Q3                   tco                   0.286      58.791 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.573      59.364         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_162_193/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  59.364         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.295%), Route: 0.573ns(66.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.699      56.878         ntclkbufg_1      
 CLMS_162_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.421      57.299                          
 clock uncertainty                                      -0.150      57.149                          

 Setup time                                             -0.088      57.061                          

 Data required time                                                 57.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.061                          
 Data arrival time                                                  59.364                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  7.019
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.704      47.019         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_197/Q0                   tco                   0.226      47.245 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      47.458         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_166_200/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.458         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.045      44.416         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421      43.995                          
 clock uncertainty                                       0.150      44.145                          

 Hold time                                              -0.014      44.131                          

 Data required time                                                 44.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.131                          
 Data arrival time                                                  47.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  7.019
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.704      47.019         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_162_197/Q2                   tco                   0.228      47.247 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      47.458         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_166_200/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  47.458         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.936%), Route: 0.211ns(48.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.045      44.416         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421      43.995                          
 clock uncertainty                                       0.150      44.145                          

 Hold time                                              -0.014      44.131                          

 Data required time                                                 44.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.131                          
 Data arrival time                                                  47.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  7.015
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.700      47.015         ntclkbufg_0      
 CLMS_154_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_154_181/Q2                   tco                   0.228      47.243 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      47.454         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_154_180/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  47.454         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.936%), Route: 0.211ns(48.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.038      44.409         ntclkbufg_1      
 CLMA_154_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421      43.988                          
 clock uncertainty                                       0.150      44.138                          

 Hold time                                              -0.014      44.124                          

 Data required time                                                 44.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.124                          
 Data arrival time                                                  47.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.570      15.568         ntR1677          
 CLMS_122_105/RSCO                 td                    0.147      15.715 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.715         ntR101           
 CLMS_122_109/RSCO                 td                    0.147      15.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.862         ntR100           
 CLMS_122_113/RSCO                 td                    0.147      16.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      16.009         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  16.009         Logic Levels: 6  
                                                                                   Logic: 1.195ns(11.339%), Route: 9.344ns(88.661%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.806      24.430         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.731      25.161                          
 clock uncertainty                                      -0.050      25.111                          

 Recovery time                                           0.000      25.111                          

 Data required time                                                 25.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.111                          
 Data arrival time                                                  16.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.570      15.568         ntR1677          
 CLMS_122_105/RSCO                 td                    0.147      15.715 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.715         ntR101           
 CLMS_122_109/RSCO                 td                    0.147      15.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.862         ntR100           
 CLMS_122_113/RSCO                 td                    0.147      16.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      16.009         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  16.009         Logic Levels: 6  
                                                                                   Logic: 1.195ns(11.339%), Route: 9.344ns(88.661%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.806      24.430         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.731      25.161                          
 clock uncertainty                                      -0.050      25.111                          

 Recovery time                                           0.000      25.111                          

 Data required time                                                 25.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.111                          
 Data arrival time                                                  16.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.570      15.568         ntR1677          
 CLMS_122_105/RSCO                 td                    0.147      15.715 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.715         ntR101           
 CLMS_122_109/RSCO                 td                    0.147      15.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.862         ntR100           
 CLMS_122_113/RSCO                 td                    0.147      16.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      16.009         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                  16.009         Logic Levels: 6  
                                                                                   Logic: 1.195ns(11.339%), Route: 9.344ns(88.661%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.806      24.430         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.731      25.161                          
 clock uncertainty                                      -0.050      25.111                          

 Recovery time                                           0.000      25.111                          

 Data required time                                                 25.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.111                          
 Data arrival time                                                  16.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.156       4.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.469       5.331         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_118_108/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   5.331         Logic Levels: 1  
                                                                                   Logic: 0.378ns(40.602%), Route: 0.553ns(59.398%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.131       5.486         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.731       4.755                          
 clock uncertainty                                       0.000       4.755                          

 Removal time                                           -0.220       4.535                          

 Data required time                                                  4.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.535                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.156       4.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.469       5.331         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_118_108/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.331         Logic Levels: 1  
                                                                                   Logic: 0.378ns(40.602%), Route: 0.553ns(59.398%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.131       5.486         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.731       4.755                          
 clock uncertainty                                       0.000       4.755                          

 Removal time                                           -0.220       4.535                          

 Data required time                                                  4.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.535                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.486
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  -0.731

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.156       4.862 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.469       5.331         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_118_108/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.331         Logic Levels: 1  
                                                                                   Logic: 0.378ns(40.602%), Route: 0.553ns(59.398%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.131       5.486         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.731       4.755                          
 clock uncertainty                                       0.000       4.755                          

 Removal time                                           -0.220       4.535                          

 Data required time                                                  4.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.535                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.355
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.560      21.039         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_130_73/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  21.039         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.837%), Route: 1.964ns(80.163%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.731      24.355         ntclkbufg_3      
 CLMA_130_73/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      24.355                          
 clock uncertainty                                      -0.050      24.305                          

 Recovery time                                          -0.617      23.688                          

 Data required time                                                 23.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.688                          
 Data arrival time                                                  21.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.349
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.432      20.911         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_130_52/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.911         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.930%), Route: 1.836ns(79.070%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.725      24.349         ntclkbufg_3      
 CLMA_130_52/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.349                          
 clock uncertainty                                      -0.050      24.299                          

 Recovery time                                          -0.617      23.682                          

 Data required time                                                 23.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.682                          
 Data arrival time                                                  20.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.349
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.432      20.911         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_130_52/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.911         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.930%), Route: 1.836ns(79.070%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913      20.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082      21.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579      22.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.725      24.349         ntclkbufg_3      
 CLMA_130_52/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.349                          
 clock uncertainty                                      -0.050      24.299                          

 Recovery time                                          -0.617      23.682                          

 Data required time                                                 23.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.682                          
 Data arrival time                                                  20.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.462
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.162      27.805 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.780      28.585         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  28.585         Logic Levels: 1  
                                                                                   Logic: 0.384ns(25.841%), Route: 1.102ns(74.159%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107      25.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      25.462                          
 clock uncertainty                                       0.050      25.512                          

 Removal time                                           -0.226      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                  28.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.462
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.162      27.805 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.780      28.585         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  28.585         Logic Levels: 1  
                                                                                   Logic: 0.384ns(25.841%), Route: 1.102ns(74.159%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107      25.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      25.462                          
 clock uncertainty                                       0.050      25.512                          

 Removal time                                           -0.226      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                  28.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.462
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.162      27.805 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.780      28.585         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.585         Logic Levels: 1  
                                                                                   Logic: 0.384ns(25.841%), Route: 1.102ns(74.159%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254      21.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126      21.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925      23.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      23.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.107      25.462         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      25.462                          
 clock uncertainty                                       0.050      25.512                          

 Removal time                                           -0.226      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                  28.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.031
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.046      14.862         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.147      15.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.009         ntR150           
 CLMA_98_100/RSCO                  td                    0.147      15.156 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.156         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                  15.156         Logic Levels: 3  
                                                                                   Logic: 0.780ns(8.719%), Route: 8.166ns(91.281%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.769      25.031         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         1.056      26.087                          
 clock uncertainty                                      -0.050      26.037                          

 Recovery time                                           0.000      26.037                          

 Data required time                                                 26.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.037                          
 Data arrival time                                                  15.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.031
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.046      14.862         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.147      15.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.009         ntR150           
 CLMA_98_100/RSCO                  td                    0.147      15.156 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.156         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  15.156         Logic Levels: 3  
                                                                                   Logic: 0.780ns(8.719%), Route: 8.166ns(91.281%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.769      25.031         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         1.056      26.087                          
 clock uncertainty                                      -0.050      26.037                          

 Recovery time                                           0.000      26.037                          

 Data required time                                                 26.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.037                          
 Data arrival time                                                  15.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.031
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.046      14.862         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.147      15.009 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.009         ntR150           
 CLMA_98_100/RSCO                  td                    0.147      15.156 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      15.156         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                  15.156         Logic Levels: 3  
                                                                                   Logic: 0.780ns(8.719%), Route: 8.166ns(91.281%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.769      25.031         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         1.056      26.087                          
 clock uncertainty                                      -0.050      26.037                          

 Recovery time                                           0.000      26.037                          

 Data required time                                                 26.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.037                          
 Data arrival time                                                  15.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.229
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.156       5.504 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.446       5.950         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_106_108/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.950         Logic Levels: 1  
                                                                                   Logic: 0.378ns(41.584%), Route: 0.531ns(58.416%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.138       6.229         ntclkbufg_2      
 DRM_106_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.056       5.173                          
 clock uncertainty                                       0.000       5.173                          

 Removal time                                           -0.046       5.127                          

 Data required time                                                  5.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.127                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.156       5.504 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.473       5.977         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_106_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.977         Logic Levels: 1  
                                                                                   Logic: 0.378ns(40.385%), Route: 0.558ns(59.615%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.110       6.201         ntclkbufg_2      
 DRM_106_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.056       5.145                          
 clock uncertainty                                       0.000       5.145                          

 Removal time                                           -0.046       5.099                          

 Data required time                                                  5.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.099                          
 Data arrival time                                                   5.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.185
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.156       5.504 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.638       6.142         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_94_92/RSCO                   td                    0.115       6.257 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.257         ntR141           
 CLMA_94_96/RSCI                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.257         Logic Levels: 2  
                                                                                   Logic: 0.493ns(40.543%), Route: 0.723ns(59.457%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.094       6.185         ntclkbufg_2      
 CLMA_94_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -1.056       5.129                          
 clock uncertainty                                       0.000       5.129                          

 Removal time                                            0.000       5.129                          

 Data required time                                                  5.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.129                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.633  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.831      21.310         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_72/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.310         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.861%), Route: 2.235ns(82.139%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.694      24.956         ntclkbufg_2      
 CLMA_62_72/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.956                          
 clock uncertainty                                      -0.050      24.906                          

 Recovery time                                          -0.617      24.289                          

 Data required time                                                 24.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.289                          
 Data arrival time                                                  21.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.633  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.831      21.310         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_72/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.310         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.861%), Route: 2.235ns(82.139%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.694      24.956         ntclkbufg_2      
 CLMA_62_72/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      24.956                          
 clock uncertainty                                      -0.050      24.906                          

 Recovery time                                          -0.617      24.289                          

 Data required time                                                 24.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.289                          
 Data arrival time                                                  21.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      18.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      18.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      19.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      19.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.679      21.158         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_57/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/RS

 Data arrival time                                                  21.158         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.918%), Route: 2.083ns(81.082%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913      20.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082      21.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234      23.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      23.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.683      24.945         ntclkbufg_2      
 CLMA_62_57/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/CLK
 clock pessimism                                         0.000      24.945                          
 clock uncertainty                                      -0.050      24.895                          

 Recovery time                                          -0.617      24.278                          

 Data required time                                                 24.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.278                          
 Data arrival time                                                  21.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.156      27.799 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.802      28.601         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  28.601         Logic Levels: 1  
                                                                                   Logic: 0.378ns(25.166%), Route: 1.124ns(74.834%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      26.204                          
 clock uncertainty                                       0.050      26.254                          

 Removal time                                           -0.220      26.034                          

 Data required time                                                 26.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.034                          
 Data arrival time                                                  28.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.156      27.799 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.802      28.601         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  28.601         Logic Levels: 1  
                                                                                   Logic: 0.378ns(25.166%), Route: 1.124ns(74.834%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      26.204                          
 clock uncertainty                                       0.050      26.254                          

 Removal time                                           -0.220      26.034                          

 Data required time                                                 26.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.034                          
 Data arrival time                                                  28.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  7.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.784      27.099         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.222      27.321 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322      27.643         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.156      27.799 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.802      28.601         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.601         Logic Levels: 1  
                                                                                   Logic: 0.378ns(25.166%), Route: 1.124ns(74.834%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254      21.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126      21.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678      24.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      24.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.113      26.204         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      26.204                          
 clock uncertainty                                       0.050      26.254                          

 Removal time                                           -0.220      26.034                          

 Data required time                                                 26.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.034                          
 Data arrival time                                                  28.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      1.196       9.989         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.147      10.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.136         ntR435           
 CLMA_214_112/RSCO                 td                    0.147      10.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.283         ntR434           
 CLMA_214_116/RSCO                 td                    0.147      10.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.430         ntR433           
 CLMA_214_120/RSCO                 td                    0.147      10.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.577         ntR432           
 CLMA_214_124/RSCO                 td                    0.147      10.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.724         ntR431           
 CLMA_214_128/RSCO                 td                    0.147      10.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.871         ntR430           
 CLMA_214_132/RSCO                 td                    0.147      11.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.018         ntR429           
 CLMA_214_136/RSCO                 td                    0.147      11.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.165         ntR428           
 CLMA_214_140/RSCO                 td                    0.147      11.312 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.312         ntR427           
 CLMA_214_144/RSCO                 td                    0.147      11.459 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.459         ntR426           
 CLMA_214_148/RSCO                 td                    0.147      11.606 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.606         ntR425           
 CLMA_214_152/RSCO                 td                    0.147      11.753 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.753         ntR424           
 CLMA_214_156/RSCO                 td                    0.147      11.900 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.900         ntR423           
 CLMA_214_160/RSCO                 td                    0.147      12.047 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.047         ntR422           
 CLMA_214_164/RSCO                 td                    0.147      12.194 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.194         ntR421           
 CLMA_214_168/RSCO                 td                    0.147      12.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.341         ntR420           
 CLMA_214_172/RSCO                 td                    0.147      12.488 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.488         ntR419           
 CLMA_214_176/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.488         Logic Levels: 17 
                                                                                   Logic: 2.790ns(69.995%), Route: 1.196ns(30.005%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.722      17.037         ntclkbufg_0      
 CLMA_214_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.188                          
 clock uncertainty                                      -0.350      17.838                          

 Recovery time                                           0.000      17.838                          

 Data required time                                                 17.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.838                          
 Data arrival time                                                  12.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.037
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      1.196       9.989         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.147      10.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.136         ntR435           
 CLMA_214_112/RSCO                 td                    0.147      10.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.283         ntR434           
 CLMA_214_116/RSCO                 td                    0.147      10.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.430         ntR433           
 CLMA_214_120/RSCO                 td                    0.147      10.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.577         ntR432           
 CLMA_214_124/RSCO                 td                    0.147      10.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.724         ntR431           
 CLMA_214_128/RSCO                 td                    0.147      10.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.871         ntR430           
 CLMA_214_132/RSCO                 td                    0.147      11.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.018         ntR429           
 CLMA_214_136/RSCO                 td                    0.147      11.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.165         ntR428           
 CLMA_214_140/RSCO                 td                    0.147      11.312 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.312         ntR427           
 CLMA_214_144/RSCO                 td                    0.147      11.459 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.459         ntR426           
 CLMA_214_148/RSCO                 td                    0.147      11.606 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.606         ntR425           
 CLMA_214_152/RSCO                 td                    0.147      11.753 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.753         ntR424           
 CLMA_214_156/RSCO                 td                    0.147      11.900 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.900         ntR423           
 CLMA_214_160/RSCO                 td                    0.147      12.047 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.047         ntR422           
 CLMA_214_164/RSCO                 td                    0.147      12.194 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.194         ntR421           
 CLMA_214_168/RSCO                 td                    0.147      12.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.341         ntR420           
 CLMA_214_172/RSCO                 td                    0.147      12.488 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.488         ntR419           
 CLMA_214_176/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.488         Logic Levels: 17 
                                                                                   Logic: 2.790ns(69.995%), Route: 1.196ns(30.005%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.722      17.037         ntclkbufg_0      
 CLMA_214_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.188                          
 clock uncertainty                                      -0.350      17.838                          

 Recovery time                                           0.000      17.838                          

 Data required time                                                 17.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.838                          
 Data arrival time                                                  12.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.043
  Launch Clock Delay      :  8.502
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.036       8.502         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.291       8.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      1.196       9.989         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.147      10.136 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.136         ntR435           
 CLMA_214_112/RSCO                 td                    0.147      10.283 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.283         ntR434           
 CLMA_214_116/RSCO                 td                    0.147      10.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.430         ntR433           
 CLMA_214_120/RSCO                 td                    0.147      10.577 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.577         ntR432           
 CLMA_214_124/RSCO                 td                    0.147      10.724 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.724         ntR431           
 CLMA_214_128/RSCO                 td                    0.147      10.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.871         ntR430           
 CLMA_214_132/RSCO                 td                    0.147      11.018 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.018         ntR429           
 CLMA_214_136/RSCO                 td                    0.147      11.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.165         ntR428           
 CLMA_214_140/RSCO                 td                    0.147      11.312 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.312         ntR427           
 CLMA_214_144/RSCO                 td                    0.147      11.459 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.459         ntR426           
 CLMA_214_148/RSCO                 td                    0.147      11.606 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.606         ntR425           
 CLMA_214_152/RSCO                 td                    0.147      11.753 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.753         ntR424           
 CLMA_214_156/RSCO                 td                    0.147      11.900 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.900         ntR423           
 CLMA_214_160/RSCO                 td                    0.147      12.047 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.047         ntR422           
 CLMA_214_164/RSCO                 td                    0.147      12.194 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.194         ntR421           
 CLMA_214_168/RSCO                 td                    0.147      12.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.341         ntR420           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.341         Logic Levels: 16 
                                                                                   Logic: 2.643ns(68.846%), Route: 1.196ns(31.154%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.728      17.043         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.194                          
 clock uncertainty                                      -0.350      17.844                          

 Recovery time                                           0.000      17.844                          

 Data required time                                                 17.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.844                          
 Data arrival time                                                  12.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  7.108
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.793       7.108         ntclkbufg_0      
 CLMA_238_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_238_104/Q1                   tco                   0.224       7.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.313       7.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.645         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.130       8.596         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.378       7.218                          
 clock uncertainty                                       0.200       7.418                          

 Removal time                                           -0.009       7.409                          

 Data required time                                                  7.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.409                          
 Data arrival time                                                   7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.108
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.793       7.108         ntclkbufg_0      
 CLMA_238_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_238_104/Q1                   tco                   0.229       7.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.630       7.967         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.967         Logic Levels: 0  
                                                                                   Logic: 0.229ns(26.659%), Route: 0.630ns(73.341%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.119       8.585         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.151       7.434                          
 clock uncertainty                                       0.200       7.634                          

 Removal time                                           -0.009       7.625                          

 Data required time                                                  7.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.625                          
 Data arrival time                                                   7.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.530
  Launch Clock Delay      :  7.012
  Clock Pessimism Removal :  -1.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.697       7.012         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       7.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.375       7.611         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_88/RSCO                  td                    0.105       7.716 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[14]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.716         ntR579           
 CLMA_178_92/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.716         Logic Levels: 1  
                                                                                   Logic: 0.329ns(46.733%), Route: 0.375ns(53.267%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.064       8.530         ntclkbufg_0      
 CLMA_178_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.459       7.071                          
 clock uncertainty                                       0.200       7.271                          

 Removal time                                            0.000       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   7.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.030
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       3.328      16.326         ntR1677          
 DRM_142_192/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  16.326         Logic Levels: 3  
                                                                                   Logic: 0.754ns(6.945%), Route: 10.102ns(93.055%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.715      17.030         ntclkbufg_0      
 DRM_142_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      17.030                          
 clock uncertainty                                      -0.350      16.680                          

 Recovery time                                          -0.084      16.596                          

 Data required time                                                 16.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.596                          
 Data arrival time                                                  16.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.572  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.042
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       3.264      16.262         ntR1677          
 DRM_142_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  16.262         Logic Levels: 3  
                                                                                   Logic: 0.754ns(6.987%), Route: 10.038ns(93.013%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.727      17.042         ntclkbufg_0      
 DRM_142_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      17.042                          
 clock uncertainty                                      -0.350      16.692                          

 Recovery time                                          -0.084      16.608                          

 Data required time                                                 16.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.608                          
 Data arrival time                                                  16.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.110
  Launch Clock Delay      :  5.470
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    1.254       1.304 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.304         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.126       1.430 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.925       3.355         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       3.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.115       5.470         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.289       5.759 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.121       5.880         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.197       6.077 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      12.459         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      12.593 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.864         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.998 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.715      15.713         ntR1677          
 CLMA_122_108/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                  15.713         Logic Levels: 3  
                                                                                   Logic: 0.754ns(7.361%), Route: 9.489ns(92.639%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.795      17.110         ntclkbufg_0      
 CLMA_122_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      17.110                          
 clock uncertainty                                      -0.350      16.760                          

 Recovery time                                          -0.617      16.143                          

 Data required time                                                 16.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.143                          
 Data arrival time                                                  15.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.598
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.163       4.869 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.364       9.233         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_4/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.233         Logic Levels: 1  
                                                                                   Logic: 0.385ns(7.966%), Route: 4.448ns(92.034%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.132       8.598         ntclkbufg_0      
 DRM_106_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.598                          
 clock uncertainty                                       0.350       8.948                          

 Removal time                                           -0.077       8.871                          

 Data required time                                                  8.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.871                          
 Data arrival time                                                   9.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.560
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.163       4.869 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       5.110       9.979         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.116      10.095 r       CLKROUTE_137/Z   
                                   net (fanout=1)        0.211      10.306         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.116      10.422 r       CLKROUTE_136/Z   
                                   net (fanout=29)       1.585      12.007         ntR1677          
 DRM_142_24/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  12.007         Logic Levels: 3  
                                                                                   Logic: 0.617ns(8.111%), Route: 6.990ns(91.889%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.094       8.560         ntclkbufg_0      
 DRM_142_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.560                          
 clock uncertainty                                       0.350       8.910                          

 Removal time                                           -0.077       8.833                          

 Data required time                                                  8.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.833                          
 Data arrival time                                                  12.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.570
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.913       0.963 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.082       1.045 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.579       2.624         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.624 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.776       4.400         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.222       4.622 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.163       4.869 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       5.110       9.979         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.116      10.095 r       CLKROUTE_137/Z   
                                   net (fanout=1)        0.211      10.306         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.116      10.422 r       CLKROUTE_136/Z   
                                   net (fanout=29)       1.672      12.094         ntR1677          
 DRM_106_24/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  12.094         Logic Levels: 3  
                                                                                   Logic: 0.617ns(8.019%), Route: 7.077ns(91.981%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.104       8.570         ntclkbufg_0      
 DRM_106_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.570                          
 clock uncertainty                                       0.350       8.920                          

 Removal time                                           -0.077       8.843                          

 Data required time                                                  8.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.843                          
 Data arrival time                                                  12.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.076
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.189      15.005         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_96/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                  15.005         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.526%), Route: 8.309ns(94.474%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.761      17.076         ntclkbufg_0      
 CLMA_102_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.076                          
 clock uncertainty                                      -0.350      16.726                          

 Recovery time                                          -0.617      16.109                          

 Data required time                                                 16.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.109                          
 Data arrival time                                                  15.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.076
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.189      15.005         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_96/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                  15.005         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.526%), Route: 8.309ns(94.474%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.761      17.076         ntclkbufg_0      
 CLMA_102_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      17.076                          
 clock uncertainty                                      -0.350      16.726                          

 Recovery time                                          -0.617      16.109                          

 Data required time                                                 16.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.109                          
 Data arrival time                                                  15.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  6.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    1.254       1.287 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.287         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.126       1.413 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.678       4.091         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       4.091 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.119       6.210         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.289       6.499 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.619         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.197       6.816 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       8.147      14.963         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_96/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  14.963         Logic Levels: 1  
                                                                                   Logic: 0.486ns(5.552%), Route: 8.267ns(94.448%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.751      17.066         ntclkbufg_0      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      17.066                          
 clock uncertainty                                      -0.350      16.716                          

 Recovery time                                          -0.617      16.099                          

 Data required time                                                 16.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.099                          
 Data arrival time                                                  14.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.511
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.163       5.511 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.994      11.505         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_44/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.505         Logic Levels: 1  
                                                                                   Logic: 0.385ns(5.956%), Route: 6.079ns(94.044%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.045       8.511         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.511                          
 clock uncertainty                                       0.350       8.861                          

 Removal time                                           -0.077       8.784                          

 Data required time                                                  8.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.784                          
 Data arrival time                                                  11.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.499
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.163       5.511 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.997      11.508         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_68/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.508         Logic Levels: 1  
                                                                                   Logic: 0.385ns(5.953%), Route: 6.082ns(94.047%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.033       8.499         ntclkbufg_0      
 DRM_54_68/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.499                          
 clock uncertainty                                       0.350       8.849                          

 Removal time                                           -0.077       8.772                          

 Data required time                                                  8.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.772                          
 Data arrival time                                                  11.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.528
  Launch Clock Delay      :  5.041
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.913       0.946 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.946         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.082       1.028 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        2.234       3.262         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       3.262 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.779       5.041         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.222       5.263 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.348         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.163       5.511 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       6.226      11.737         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_88/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.737         Logic Levels: 1  
                                                                                   Logic: 0.385ns(5.750%), Route: 6.311ns(94.250%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.062       8.528         ntclkbufg_0      
 DRM_54_88/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       8.528                          
 clock uncertainty                                       0.350       8.878                          

 Removal time                                           -0.077       8.801                          

 Data required time                                                  8.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.801                          
 Data arrival time                                                  11.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.016
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q0                    tco                   0.287       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.346       7.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMA_102_153/Y6CD                 td                    0.134       7.174 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.067       8.241         ntR1544          
 CLMA_102_149/Y6CD                 td                    0.134       8.375 f       CLKROUTE_2/Z     
                                   net (fanout=1)        1.502       9.877         ntR1543          
 CLMA_102_140/Y6CD                 td                    0.134      10.011 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.271      10.282         ntR1542          
 CLMA_102_144/Y6CD                 td                    0.134      10.416 f       CLKROUTE_0/Z     
                                   net (fanout=2)        4.693      15.109         ntR1541          
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                  15.109         Logic Levels: 4  
                                                                                   Logic: 0.823ns(7.690%), Route: 9.879ns(92.310%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.701      17.016         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                         0.523      17.539                          
 clock uncertainty                                      -0.350      17.189                          

 Recovery time                                          -0.617      16.572                          

 Data required time                                                 16.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.572                          
 Data arrival time                                                  15.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.016
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q0                    tco                   0.287       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.346       7.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMA_102_153/Y6CD                 td                    0.134       7.174 f       CLKROUTE_3/Z     
                                   net (fanout=1)        1.067       8.241         ntR1544          
 CLMA_102_149/Y6CD                 td                    0.134       8.375 f       CLKROUTE_2/Z     
                                   net (fanout=1)        1.502       9.877         ntR1543          
 CLMA_102_140/Y6CD                 td                    0.134      10.011 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.271      10.282         ntR1542          
 CLMA_102_144/Y6CD                 td                    0.134      10.416 f       CLKROUTE_0/Z     
                                   net (fanout=2)        4.693      15.109         ntR1541          
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                  15.109         Logic Levels: 4  
                                                                                   Logic: 0.823ns(7.690%), Route: 9.879ns(92.310%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.701      17.016         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                         0.523      17.539                          
 clock uncertainty                                      -0.350      17.189                          

 Recovery time                                          -0.617      16.572                          

 Data required time                                                 16.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.572                          
 Data arrival time                                                  15.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.061
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.050       4.418         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.287       4.705 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)      10.781      15.486         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_54/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET

 Data arrival time                                                  15.486         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.593%), Route: 10.781ns(97.407%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.746      17.061         ntclkbufg_0      
 IOL_243_54/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/SYSCLK
 clock pessimism                                         0.523      17.584                          
 clock uncertainty                                      -0.350      17.234                          

 Recovery time                                          -0.250      16.984                          

 Data required time                                                 16.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.984                          
 Data arrival time                                                  15.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712       3.557         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.226       3.783 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.966       4.749         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_94/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.749         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.960%), Route: 0.966ns(81.040%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.119       8.585         ntclkbufg_0      
 IOL_243_94/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.523       8.062                          
 clock uncertainty                                       0.350       8.412                          

 Removal time                                           -0.151       8.261                          

 Data required time                                                  8.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.261                          
 Data arrival time                                                   4.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.712       3.557         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.226       3.783 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.966       4.749         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_93/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.749         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.960%), Route: 0.966ns(81.040%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.119       8.585         ntclkbufg_0      
 IOL_243_93/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.523       8.062                          
 clock uncertainty                                       0.350       8.412                          

 Removal time                                           -0.151       8.261                          

 Data required time                                                  8.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.261                          
 Data arrival time                                                   4.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.562
  Launch Clock Delay      :  3.611
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.766       3.611         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.229       3.840 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      6.091       9.931         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_146_140/RSCO                 td                    0.115      10.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[45]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.046         ntR249           
 CLMA_146_144/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.046         Logic Levels: 1  
                                                                                   Logic: 0.344ns(5.346%), Route: 6.091ns(94.654%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.096       8.562         ntclkbufg_0      
 CLMA_146_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.039                          
 clock uncertainty                                       0.350       8.389                          

 Removal time                                            0.000       8.389                          

 Data required time                                                  8.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.389                          
 Data arrival time                                                  10.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.473
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.105       4.473         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.291       4.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      8.549      13.313         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.147      13.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.460         ntR171           
 CLMA_182_136/RSCO                 td                    0.147      13.607 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.607         ntR170           
 CLMA_182_140/RSCO                 td                    0.147      13.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      13.754         ntR169           
 CLMA_182_144/RSCO                 td                    0.147      13.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR168           
 CLMA_182_148/RSCO                 td                    0.147      14.048 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR167           
 CLMA_182_152/RSCO                 td                    0.147      14.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.195         ntR166           
 CLMA_182_156/RSCO                 td                    0.147      14.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.342         ntR165           
 CLMA_182_160/RSCO                 td                    0.147      14.489 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      14.489         ntR164           
 CLMA_182_164/RSCO                 td                    0.147      14.636 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.636         ntR163           
 CLMA_182_168/RSCO                 td                    0.147      14.783 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.783         ntR162           
 CLMA_182_172/RSCO                 td                    0.147      14.930 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.930         ntR161           
 CLMA_182_176/RSCO                 td                    0.147      15.077 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR160           
 CLMA_182_180/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.077         Logic Levels: 12 
                                                                                   Logic: 2.055ns(19.379%), Route: 8.549ns(80.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.058                          
 clock uncertainty                                      -0.150      23.908                          

 Recovery time                                           0.000      23.908                          

 Data required time                                                 23.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.908                          
 Data arrival time                                                  15.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.473
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.105       4.473         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.291       4.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      8.549      13.313         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.147      13.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.460         ntR171           
 CLMA_182_136/RSCO                 td                    0.147      13.607 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.607         ntR170           
 CLMA_182_140/RSCO                 td                    0.147      13.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      13.754         ntR169           
 CLMA_182_144/RSCO                 td                    0.147      13.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR168           
 CLMA_182_148/RSCO                 td                    0.147      14.048 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR167           
 CLMA_182_152/RSCO                 td                    0.147      14.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.195         ntR166           
 CLMA_182_156/RSCO                 td                    0.147      14.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.342         ntR165           
 CLMA_182_160/RSCO                 td                    0.147      14.489 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      14.489         ntR164           
 CLMA_182_164/RSCO                 td                    0.147      14.636 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.636         ntR163           
 CLMA_182_168/RSCO                 td                    0.147      14.783 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.783         ntR162           
 CLMA_182_172/RSCO                 td                    0.147      14.930 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.930         ntR161           
 CLMA_182_176/RSCO                 td                    0.147      15.077 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR160           
 CLMA_182_180/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.077         Logic Levels: 12 
                                                                                   Logic: 2.055ns(19.379%), Route: 8.549ns(80.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.058                          
 clock uncertainty                                      -0.150      23.908                          

 Recovery time                                           0.000      23.908                          

 Data required time                                                 23.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.908                          
 Data arrival time                                                  15.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  4.473
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.105       4.473         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.291       4.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      8.549      13.313         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.147      13.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.460         ntR171           
 CLMA_182_136/RSCO                 td                    0.147      13.607 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.607         ntR170           
 CLMA_182_140/RSCO                 td                    0.147      13.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      13.754         ntR169           
 CLMA_182_144/RSCO                 td                    0.147      13.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR168           
 CLMA_182_148/RSCO                 td                    0.147      14.048 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR167           
 CLMA_182_152/RSCO                 td                    0.147      14.195 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.195         ntR166           
 CLMA_182_156/RSCO                 td                    0.147      14.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.342         ntR165           
 CLMA_182_160/RSCO                 td                    0.147      14.489 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000      14.489         ntR164           
 CLMA_182_164/RSCO                 td                    0.147      14.636 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.636         ntR163           
 CLMA_182_168/RSCO                 td                    0.147      14.783 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.783         ntR162           
 CLMA_182_172/RSCO                 td                    0.147      14.930 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.930         ntR161           
 CLMA_182_176/RSCO                 td                    0.147      15.077 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR160           
 CLMA_182_180/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.077         Logic Levels: 12 
                                                                                   Logic: 2.055ns(19.379%), Route: 8.549ns(80.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.690      23.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.058                          
 clock uncertainty                                      -0.150      23.908                          

 Recovery time                                           0.000      23.908                          

 Data required time                                                 23.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.908                          
 Data arrival time                                                  15.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.105       4.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.190         ntR595           
 CLMA_186_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.190         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.105       4.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.190         ntR595           
 CLMA_186_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   4.190         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.085         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.105       4.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.190         ntR595           
 CLMA_186_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.190         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.048       4.416         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.666                          
 clock uncertainty                                       0.000       3.666                          

 Removal time                                            0.000       3.666                          

 Data required time                                                  3.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.666                          
 Data arrival time                                                   4.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      58.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      58.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      59.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      59.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      2.150      61.629         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  61.629         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.987%), Route: 2.554ns(84.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742      56.921         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.579  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      58.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      58.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      59.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      59.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      2.150      61.629         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.629         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.987%), Route: 2.554ns(84.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742      56.921         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.606  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.562
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     2.123      58.589         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.289      58.878 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.404      59.282         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.197      59.479 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.862      61.341         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_162_40/RS                                                            f       u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/RS

 Data arrival time                                                  61.341         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.660%), Route: 2.266ns(82.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.715      56.894         ntclkbufg_1      
 CLMA_162_40/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.421      57.315                          
 clock uncertainty                                      -0.150      57.165                          

 Recovery time                                          -0.617      56.548                          

 Data required time                                                 56.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.548                          
 Data arrival time                                                  61.341                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  7.065
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.750      47.065         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.287 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      47.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.337      47.709 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.516      48.225         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_154_169/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                  48.225         Logic Levels: 1  
                                                                                   Logic: 0.559ns(48.190%), Route: 0.601ns(51.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.055      44.426         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.421      44.005                          
 clock uncertainty                                       0.150      44.155                          

 Removal time                                           -0.226      43.929                          

 Data required time                                                 43.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.929                          
 Data arrival time                                                  48.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  7.065
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.750      47.065         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.287 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      47.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.337      47.709 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.516      48.225         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_154_169/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                  48.225         Logic Levels: 1  
                                                                                   Logic: 0.559ns(48.190%), Route: 0.601ns(51.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.055      44.426         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421      44.005                          
 clock uncertainty                                       0.150      44.155                          

 Removal time                                           -0.226      43.929                          

 Data required time                                                 43.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.929                          
 Data arrival time                                                  48.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  7.065
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.750      47.065         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.287 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      47.372         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.337      47.709 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.516      48.225         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_154_169/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                  48.225         Logic Levels: 1  
                                                                                   Logic: 0.559ns(48.190%), Route: 0.601ns(51.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.055      44.426         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.421      44.005                          
 clock uncertainty                                       0.150      44.155                          

 Removal time                                           -0.226      43.929                          

 Data required time                                                 43.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.929                          
 Data arrival time                                                  48.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.790       5.532         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.532         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.784%), Route: 0.790ns(73.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.774      16.954         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.706                          
 clock uncertainty                                      -0.150      17.556                          

 Recovery time                                          -0.617      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                   5.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.790       5.532         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.532         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.784%), Route: 0.790ns(73.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.774      16.954         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.706                          
 clock uncertainty                                      -0.150      17.556                          

 Recovery time                                          -0.617      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                   5.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.081       4.453         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.749       5.491         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.491         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.842%), Route: 0.749ns(72.158%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.751      16.931         ntclkbufg_1      
 CLMA_202_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.683                          
 clock uncertainty                                      -0.150      17.533                          

 Recovery time                                          -0.617      16.916                          

 Data required time                                                 16.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.916                          
 Data arrival time                                                   5.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.323       4.136         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RSCO                  td                    0.115       4.251 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.251         ntR672           
 CLMA_174_17/RSCI                                                          f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.251         Logic Levels: 1  
                                                                                   Logic: 0.339ns(51.208%), Route: 0.323ns(48.792%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.078       4.450         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.698                          
 clock uncertainty                                       0.000       3.698                          

 Removal time                                            0.000       3.698                          

 Data required time                                                  3.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.698                          
 Data arrival time                                                   4.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.323       4.136         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.951%), Route: 0.323ns(59.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.083       4.455         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.703                          
 clock uncertainty                                       0.000       3.703                          

 Removal time                                           -0.220       3.483                          

 Data required time                                                  3.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.483                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.742       3.589         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.323       4.136         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.951%), Route: 0.323ns(59.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      2.083       4.455         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.703                          
 clock uncertainty                                       0.000       3.703                          

 Removal time                                           -0.220       3.483                          

 Data required time                                                  3.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.483                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.427       4.119         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.210       4.329 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.665       4.994         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.290       5.284 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      11.666         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      11.800 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.071         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.205 f       CLKROUTE_136/Z   
                                   net (fanout=29)       3.328      15.533         ntR1677          
 DRM_142_192/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  15.533         Logic Levels: 6  
                                                                                   Logic: 2.408ns(15.502%), Route: 13.125ns(84.498%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.427       4.119         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.210       4.329 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.665       4.994         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.290       5.284 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      11.666         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      11.800 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.071         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.205 f       CLKROUTE_136/Z   
                                   net (fanout=29)       3.264      15.469         ntR1677          
 DRM_142_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  15.469         Logic Levels: 6  
                                                                                   Logic: 2.408ns(15.567%), Route: 13.061ns(84.433%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.513       1.565 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.565         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.127       1.692 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        2.427       4.119         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.210       4.329 r       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.665       4.994         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.290       5.284 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       6.382      11.666         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.134      11.800 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.271      12.071         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.134      12.205 f       CLKROUTE_136/Z   
                                   net (fanout=29)       3.054      15.259         ntR1677          
 DRM_142_148/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  15.259         Logic Levels: 6  
                                                                                   Logic: 2.408ns(15.781%), Route: 12.851ns(84.219%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[6] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V8                                                      0.000       0.000 r       cam_data_1[6] (port)
                                   net (fanout=1)        0.042       0.042         cam_data_1[6]    
 IOBR_120_0/DIN                    td                    0.913       0.955 r       cam_data_1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.955         cam_data_1_ibuf[6]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.082       1.037 r       cam_data_1_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.408       1.445         nt_cam_data_1[6] 
 CLMA_122_20/A4                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.445         Logic Levels: 2  
                                                                                   Logic: 0.995ns(68.858%), Route: 0.450ns(31.142%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.461       0.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.461       0.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_238_49/Y3                    td                    0.156       1.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.187       1.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N50931
 CLMS_238_49/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.617         Logic Levels: 3  
                                                                                   Logic: 1.078ns(66.667%), Route: 0.539ns(33.333%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[7] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U7                                                      0.000       0.000 r       cam_data_1[7] (port)
                                   net (fanout=1)        0.047       0.047         cam_data_1[7]    
 IOBD_109_0/DIN                    td                    0.913       0.960 r       cam_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.960         cam_data_1_ibuf[7]/ntD
 IOL_111_6/RX_DATA_DD              td                    0.082       1.042 r       cam_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.575       1.617         nt_cam_data_1[7] 
 CLMA_122_20/B1                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.617         Logic Levels: 2  
                                                                                   Logic: 0.995ns(61.534%), Route: 0.622ns(38.466%)
====================================================================================================

{cam_pclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_106_68/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_68/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk_2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_106_88/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_106_88/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_54_88/CLKA[0]       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_166_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_166_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_166_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_178_181/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_210_24/CLKB[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_128/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.312
  Clock Pessimism Removal :  0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_97/Q1                    tco                   0.223       3.535 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        0.366       3.901         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_110_80/Y6AB                  td                    0.101       4.002 f       CLKROUTE_116/Z   
                                   net (fanout=1)        1.578       5.580         ntR1657          
 CLMA_46_24/Y6CD                   td                    0.103       5.683 f       CLKROUTE_115/Z   
                                   net (fanout=1)        0.394       6.077         ntR1656          
 CLMS_50_17/Y6CD                   td                    0.103       6.180 f       CLKROUTE_114/Z   
                                   net (fanout=1)        4.347      10.527         ntR1655          
 CLMA_130_105/Y0                   td                    0.150      10.677 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.269      10.946         cmos_frame_vsync_1
 CLMA_130_104/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/D

 Data arrival time                                                  10.946         Logic Levels: 4  
                                                                                   Logic: 0.680ns(8.908%), Route: 6.954ns(91.092%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016      22.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.470      23.262                          
 clock uncertainty                                      -0.050      23.212                          

 Setup time                                             -0.068      23.144                          

 Data required time                                                 23.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.144                          
 Data arrival time                                                  10.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.312
  Clock Pessimism Removal :  0.511

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.221       3.533 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.364       3.897         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       4.262 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.262         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4838
 CLMS_126_105/COUT                 td                    0.044       4.306 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.306         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4840
                                   td                    0.044       4.350 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.350         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4842
 CLMS_126_109/COUT                 td                    0.044       4.394 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.394         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4844
                                   td                    0.044       4.438 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.438         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4846
 CLMS_126_113/Y3                   td                    0.387       4.825 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.235       5.060         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_130_112/Y3                   td                    0.151       5.211 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.256       5.467         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.365       5.832 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.832         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_126_112/Y2                   td                    0.202       6.034 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.254       6.288         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_126_116/A1                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.288         Logic Levels: 5  
                                                                                   Logic: 1.867ns(62.735%), Route: 1.109ns(37.265%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.032      22.808         ntclkbufg_3      
 CLMA_126_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.511      23.319                          
 clock uncertainty                                      -0.050      23.269                          

 Setup time                                             -0.191      23.078                          

 Data required time                                                 23.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.078                          
 Data arrival time                                                   6.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.756
  Launch Clock Delay      :  3.312
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.221       3.533 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.763       4.296         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMS_126_53/Y0                    td                    0.150       4.446 f       u_ov5640_dri_1/u_cmos_capture_data/N5[8]/gateop_perm/Z
                                   net (fanout=1)        1.428       5.874         wr_data_1[8]     
 DRM_142_192/DA0[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   5.874         Logic Levels: 1  
                                                                                   Logic: 0.371ns(14.481%), Route: 2.191ns(85.519%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.980      22.756         ntclkbufg_3      
 DRM_142_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.406      23.162                          
 clock uncertainty                                      -0.050      23.112                          

 Setup time                                              0.021      23.133                          

 Data required time                                                 23.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.133                          
 Data arrival time                                                   5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.030       2.806         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK

 CLMA_118_108/Q3                   tco                   0.182       2.988 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.139       3.127         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMA_122_112/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.158       3.340         ntclkbufg_3      
 CLMA_122_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.470       2.870                          
 clock uncertainty                                       0.000       2.870                          

 Hold time                                              -0.011       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.309
  Launch Clock Delay      :  2.783
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.007       2.783         ntclkbufg_3      
 CLMA_130_96/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_130_96/Q2                    tco                   0.180       2.963 f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.025         u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_130_96/A4                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.025         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.127       3.309         ntclkbufg_3      
 CLMA_130_96/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.525       2.784                          
 clock uncertainty                                       0.000       2.784                          

 Hold time                                              -0.029       2.755                          

 Data required time                                                  2.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.755                          
 Data arrival time                                                   3.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.283
  Launch Clock Delay      :  2.754
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.978       2.754         ntclkbufg_3      
 CLMA_134_72/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK

 CLMA_134_72/Q0                    tco                   0.182       2.936 r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.074         u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0 [4]
 CLMA_130_73/M0                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/D

 Data arrival time                                                   3.074         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.101       3.283         ntclkbufg_3      
 CLMA_130_73/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                        -0.470       2.813                          
 clock uncertainty                                       0.000       2.813                          

 Hold time                                              -0.011       2.802                          

 Data required time                                                  2.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.802                          
 Data arrival time                                                   3.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.813
  Launch Clock Delay      :  5.052
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.162      15.052         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_122_116/Q2                   tco                   0.223      15.275 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.507      15.782         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_122_112/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  15.782         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.548%), Route: 0.507ns(69.452%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.037      22.813         ntclkbufg_3      
 CLMA_122_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      22.813                          
 clock uncertainty                                      -0.050      22.763                          

 Setup time                                             -0.068      22.695                          

 Data required time                                                 22.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.695                          
 Data arrival time                                                  15.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  5.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.156      15.046         ntclkbufg_0      
 CLMA_114_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_114_116/Q1                   tco                   0.223      15.269 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.392      15.661         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_122_117/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  15.661         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.260%), Route: 0.392ns(63.740%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.042      22.818         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      22.818                          
 clock uncertainty                                      -0.050      22.768                          

 Setup time                                             -0.068      22.700                          

 Data required time                                                 22.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.700                          
 Data arrival time                                                  15.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.806
  Launch Clock Delay      :  5.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.156      15.046         ntclkbufg_0      
 CLMA_114_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_114_116/Q3                   tco                   0.220      15.266 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.375      15.641         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_118_108/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  15.641         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.975%), Route: 0.375ns(63.025%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.030      22.806         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      22.806                          
 clock uncertainty                                      -0.050      22.756                          

 Setup time                                             -0.068      22.688                          

 Data required time                                                 22.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.688                          
 Data arrival time                                                  15.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  4.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.042      24.377         ntclkbufg_0      
 CLMA_122_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_122_116/Q3                   tco                   0.178      24.555 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.613         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_122_117/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  24.613         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.162      23.344         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.344                          
 clock uncertainty                                       0.050      23.394                          

 Hold time                                               0.040      23.434                          

 Data required time                                                 23.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.434                          
 Data arrival time                                                  24.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.027      24.362         ntclkbufg_0      
 CLMA_114_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q2                   tco                   0.183      24.545 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.204      24.749         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_118_108/AD                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.749         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.287%), Route: 0.204ns(52.713%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.150      23.332         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.332                          
 clock uncertainty                                       0.050      23.382                          

 Hold time                                               0.034      23.416                          

 Data required time                                                 23.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.416                          
 Data arrival time                                                  24.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.335
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.027      24.362         ntclkbufg_0      
 CLMA_114_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q0                   tco                   0.179      24.541 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.237      24.778         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMS_122_109/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  24.778         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.029%), Route: 0.237ns(56.971%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.153      23.335         ntclkbufg_3      
 CLMS_122_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      23.335                          
 clock uncertainty                                       0.050      23.385                          

 Hold time                                               0.040      23.425                          

 Data required time                                                 23.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.425                          
 Data arrival time                                                  24.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135       3.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.221       4.016 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       2.264       6.280         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_30_28/Y6CD                   td                    0.103       6.383 f       CLKROUTE_135/Z   
                                   net (fanout=1)        0.283       6.666         ntR1676          
 CLMA_30_24/Y6CD                   td                    0.103       6.769 f       CLKROUTE_134/Z   
                                   net (fanout=1)        0.276       7.045         ntR1675          
 CLMA_30_20/Y6CD                   td                    0.103       7.148 f       CLKROUTE_133/Z   
                                   net (fanout=1)        0.811       7.959         ntR1674          
 CLMA_30_40/Y6CD                   td                    0.103       8.062 f       CLKROUTE_132/Z   
                                   net (fanout=1)        1.969      10.031         ntR1673          
 CLMA_110_104/Y0                   td                    0.378      10.409 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.202      10.611         cmos_frame_vsync_2
 CLMA_102_105/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/D

 Data arrival time                                                  10.611         Logic Levels: 5  
                                                                                   Logic: 1.011ns(14.833%), Route: 5.805ns(85.167%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.013      23.223         ntclkbufg_2      
 CLMA_102_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d0/opit_0/CLK
 clock pessimism                                         0.514      23.737                          
 clock uncertainty                                      -0.050      23.687                          

 Setup time                                             -0.068      23.619                          

 Data required time                                                 23.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.619                          
 Data arrival time                                                  10.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.008                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.216
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135       3.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.221       4.016 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.508       4.524         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.368       4.892 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.892         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
 CLMA_90_93/COUT                   td                    0.044       4.936 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.936         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                   td                    0.044       4.980 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.980         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4896
 CLMA_90_97/COUT                   td                    0.044       5.024 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.024         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4898
                                   td                    0.044       5.068 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.068         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4900
 CLMA_90_101/Y3                    td                    0.365       5.433 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.360       5.793         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_94_108/Y0                    td                    0.162       5.955 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[11]/gateop_perm/Z
                                   net (fanout=1)        0.268       6.223         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11]
                                   td                    0.365       6.588 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.588         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_94_100/Y2                    td                    0.209       6.797 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.427       7.224         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_94_104/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.224         Logic Levels: 5  
                                                                                   Logic: 1.866ns(54.418%), Route: 1.563ns(45.582%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.006      23.216         ntclkbufg_2      
 CLMA_94_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.514      23.730                          
 clock uncertainty                                      -0.050      23.680                          

 Setup time                                             -0.094      23.586                          

 Data required time                                                 23.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.586                          
 Data arrival time                                                   7.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.216
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135       3.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.221       4.016 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.508       4.524         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
                                   td                    0.368       4.892 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.892         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4892
 CLMA_90_93/COUT                   td                    0.044       4.936 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.936         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4894
                                   td                    0.044       4.980 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.980         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4896
 CLMA_90_97/COUT                   td                    0.044       5.024 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.024         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4898
                                   td                    0.044       5.068 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.068         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4900
 CLMA_90_101/Y2                    td                    0.202       5.270 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.605       5.875         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [10]
 CLMA_94_104/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.875         Logic Levels: 3  
                                                                                   Logic: 0.967ns(46.490%), Route: 1.113ns(53.510%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.006      23.216         ntclkbufg_2      
 CLMA_94_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.514      23.730                          
 clock uncertainty                                      -0.050      23.680                          

 Setup time                                             -0.287      23.393                          

 Data required time                                                 23.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.393                          
 Data arrival time                                                   5.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.008       3.218         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_102_101/Q3                   tco                   0.178       3.396 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.455         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [2]
 CLMA_102_101/D4                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.455         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.128       3.788         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.570       3.218                          
 clock uncertainty                                       0.000       3.218                          

 Hold time                                              -0.028       3.190                          

 Data required time                                                  3.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.190                          
 Data arrival time                                                   3.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.788
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.008       3.218         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_102_101/Q0                   tco                   0.179       3.397 f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.459         u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_102_101/B4                                                           f       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.459         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.128       3.788         ntclkbufg_2      
 CLMA_102_101/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.569       3.219                          
 clock uncertainty                                       0.000       3.219                          

 Hold time                                              -0.029       3.190                          

 Data required time                                                  3.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.190                          
 Data arrival time                                                   3.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[8]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.232
  Clock Pessimism Removal :  -0.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.022       3.232         ntclkbufg_2      
 CLMA_114_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[7]/opit_0/CLK

 CLMA_114_104/Q1                   tco                   0.180       3.412 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[7]/opit_0/Q
                                   net (fanout=1)        0.130       3.542         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d [7]
 CLMA_114_104/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[8]/opit_0/D

 Data arrival time                                                   3.542         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.142       3.802         ntclkbufg_2      
 CLMA_114_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wr_load_d[8]/opit_0/CLK
 clock pessimism                                        -0.570       3.232                          
 clock uncertainty                                       0.000       3.232                          

 Hold time                                               0.040       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.126      15.016         ntclkbufg_0      
 CLMS_94_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q0                    tco                   0.221      15.237 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.407      15.644         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_98_104/M3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  15.644         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.191%), Route: 0.407ns(64.809%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.009      23.219         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.219                          
 clock uncertainty                                      -0.050      23.169                          

 Setup time                                             -0.068      23.101                          

 Data required time                                                 23.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.101                          
 Data arrival time                                                  15.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.790  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.107      14.997         ntclkbufg_0      
 CLMS_82_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_82_97/Q0                     tco                   0.221      15.218 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.392      15.610         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_94_96/M1                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  15.610         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.052%), Route: 0.392ns(63.948%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.997      23.207         ntclkbufg_2      
 CLMA_94_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.207                          
 clock uncertainty                                      -0.050      23.157                          

 Setup time                                             -0.068      23.089                          

 Data required time                                                 23.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.089                          
 Data arrival time                                                  15.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.126      15.016         ntclkbufg_0      
 CLMS_94_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q1                    tco                   0.223      15.239 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.369      15.608         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_90_109/M3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  15.608         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.669%), Route: 0.369ns(62.331%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.007      23.217         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.217                          
 clock uncertainty                                      -0.050      23.167                          

 Setup time                                             -0.068      23.099                          

 Data required time                                                 23.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.099                          
 Data arrival time                                                  15.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  4.341
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.006      24.341         ntclkbufg_0      
 CLMS_94_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_94_105/Q2                    tco                   0.183      24.524 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.201      24.725         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_98_104/AD                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  24.725         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.656%), Route: 0.201ns(52.344%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.129      23.789         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      23.789                          
 clock uncertainty                                       0.050      23.839                          

 Hold time                                               0.034      23.873                          

 Data required time                                                 23.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.873                          
 Data arrival time                                                  24.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.001      24.336         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_98_96/Q1                     tco                   0.184      24.520 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.200      24.720         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_94_92/CD                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  24.720         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.917%), Route: 0.200ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113      23.773         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      23.773                          
 clock uncertainty                                       0.050      23.823                          

 Hold time                                               0.034      23.857                          

 Data required time                                                 23.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.857                          
 Data arrival time                                                  24.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  4.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.001      24.336         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_98_96/Q2                     tco                   0.183      24.519 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      24.730         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_94_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  24.730         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.447%), Route: 0.211ns(53.553%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.122      23.782         ntclkbufg_2      
 CLMS_94_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      23.782                          
 clock uncertainty                                       0.050      23.832                          

 Hold time                                              -0.011      23.821                          

 Data required time                                                 23.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.821                          
 Data arrival time                                                  24.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.352
  Launch Clock Delay      :  5.001
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.111       5.001         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.223       5.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.389       5.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.381       5.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.358       6.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.251       6.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.387       6.990 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.244       7.234         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.391       7.625 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.625         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.206       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.258       8.089         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.243       8.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.960       9.292         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_230_96/Y2                    td                    0.381       9.673 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.155       9.828         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15730
 CLMA_230_96/AD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.828         Logic Levels: 6  
                                                                                   Logic: 2.463ns(51.025%), Route: 2.364ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.017      14.352         ntclkbufg_0      
 CLMA_230_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.907                          
 clock uncertainty                                      -0.350      14.557                          

 Setup time                                             -0.151      14.406                          

 Data required time                                                 14.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.406                          
 Data arrival time                                                   9.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.361
  Launch Clock Delay      :  5.001
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.111       5.001         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.223       5.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.389       5.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.381       5.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.358       6.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.251       6.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.387       6.990 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.244       7.234         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.391       7.625 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.625         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.206       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.258       8.089         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.243       8.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.772       9.104         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_234_104/Y1                   td                    0.360       9.464 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.258       9.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15698
 CLMA_230_105/C1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   9.722         Logic Levels: 6  
                                                                                   Logic: 2.442ns(51.726%), Route: 2.279ns(48.274%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.026      14.361         ntclkbufg_0      
 CLMA_230_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.916                          
 clock uncertainty                                      -0.350      14.566                          

 Setup time                                             -0.190      14.376                          

 Data required time                                                 14.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.376                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.352
  Launch Clock Delay      :  5.001
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.111       5.001         ntclkbufg_0      
 CLMA_214_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q2                   tco                   0.223       5.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.389       5.613         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [2]
 CLMA_218_140/Y2                   td                    0.381       5.994 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.358       6.352         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.251       6.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_133/Y3                   td                    0.387       6.990 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.244       7.234         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_218_136/COUT                 td                    0.391       7.625 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.625         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N5084
 CLMA_218_140/Y0                   td                    0.206       7.831 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.258       8.089         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_218_144/Y3                   td                    0.243       8.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=20)       0.772       9.104         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15668
 CLMA_234_104/Y1                   td                    0.360       9.464 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[5]/gateop/F
                                   net (fanout=2)        0.270       9.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N15698
 CLMA_230_96/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.734         Logic Levels: 6  
                                                                                   Logic: 2.442ns(51.595%), Route: 2.291ns(48.405%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.017      14.352         ntclkbufg_0      
 CLMA_230_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.907                          
 clock uncertainty                                      -0.350      14.557                          

 Setup time                                             -0.154      14.403                          

 Data required time                                                 14.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.403                          
 Data arrival time                                                   9.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[99]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  4.341
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.006       4.341         ntclkbufg_0      
 CLMA_206_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/CLK

 CLMA_206_104/Q0                   tco                   0.179       4.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/Q
                                   net (fanout=2)        0.059       4.579         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [30]
 CLMS_206_105/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[99]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.579         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.126       5.016         ntclkbufg_0      
 CLMS_206_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[99]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.356                          
 clock uncertainty                                       0.200       4.556                          

 Hold time                                              -0.078       4.478                          

 Data required time                                                  4.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.478                          
 Data arrival time                                                   4.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[105]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  4.312
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.977       4.312         ntclkbufg_0      
 CLMA_202_80/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/CLK

 CLMA_202_80/Q0                    tco                   0.179       4.491 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/Q
                                   net (fanout=2)        0.059       4.550         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r [78]
 CLMA_202_81/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[105]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.550         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.096       4.986         ntclkbufg_0      
 CLMA_202_81/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[105]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.659       4.327                          
 clock uncertainty                                       0.200       4.527                          

 Hold time                                              -0.078       4.449                          

 Data required time                                                  4.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.449                          
 Data arrival time                                                   4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[22]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[22]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  -0.674

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.009       4.344         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[22]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_194_128/Q3                   tco                   0.178       4.522 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[22]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       4.580         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [22]
 CLMA_194_128/B0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[22]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.580         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.129       5.019         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.674       4.345                          
 clock uncertainty                                       0.200       4.545                          

 Hold time                                              -0.066       4.479                          

 Data required time                                                  4.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.479                          
 Data arrival time                                                   4.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.351
  Launch Clock Delay      :  3.312
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK

 CLMS_126_97/Q1                    tco                   0.223       3.535 f       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/Q
                                   net (fanout=3)        0.366       3.901         u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1
 CLMA_110_80/Y6AB                  td                    0.101       4.002 f       CLKROUTE_116/Z   
                                   net (fanout=1)        1.578       5.580         ntR1657          
 CLMA_46_24/Y6CD                   td                    0.103       5.683 f       CLKROUTE_115/Z   
                                   net (fanout=1)        0.394       6.077         ntR1656          
 CLMS_50_17/Y6CD                   td                    0.103       6.180 f       CLKROUTE_114/Z   
                                   net (fanout=1)        4.347      10.527         ntR1655          
 CLMA_130_105/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.527         Logic Levels: 3  
                                                                                   Logic: 0.530ns(7.346%), Route: 6.685ns(92.654%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.016      14.351         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.351                          
 clock uncertainty                                      -0.350      14.001                          

 Setup time                                             -0.079      13.922                          

 Data required time                                                 13.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.922                          
 Data arrival time                                                  10.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.351
  Launch Clock Delay      :  3.312
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130       3.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_126_97/Q0                    tco                   0.221       3.533 f       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.949       4.482         u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag
 CLMA_130_17/Y6CD                  td                    0.103       4.585 f       CLKROUTE_131/Z   
                                   net (fanout=1)        0.365       4.950         ntR1672          
 CLMS_134_17/Y6CD                  td                    0.103       5.053 f       CLKROUTE_130/Z   
                                   net (fanout=1)        0.995       6.048         ntR1671          
 CLMA_194_16/Y6CD                  td                    0.103       6.151 f       CLKROUTE_129/Z   
                                   net (fanout=1)        2.010       8.161         ntR1670          
 CLMA_50_24/Y6CD                   td                    0.103       8.264 f       CLKROUTE_128/Z   
                                   net (fanout=1)        0.517       8.781         ntR1669          
 CLMA_66_16/Y6CD                   td                    0.103       8.884 f       CLKROUTE_127/Z   
                                   net (fanout=1)        1.373      10.257         ntR1668          
 CLMA_130_105/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.257         Logic Levels: 5  
                                                                                   Logic: 0.736ns(10.598%), Route: 6.209ns(89.402%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.016      14.351         ntclkbufg_0      
 CLMA_130_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_1_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.351                          
 clock uncertainty                                      -0.350      14.001                          

 Setup time                                             -0.308      13.693                          

 Data required time                                                 13.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.693                          
 Data arrival time                                                  10.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.363
  Launch Clock Delay      :  3.322
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.140       3.322         ntclkbufg_3      
 CLMA_130_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_130_108/Q3                   tco                   0.220       3.542 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.322       4.864         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_66_36/Y6CD                   td                    0.103       4.967 f       CLKROUTE_106/Z   
                                   net (fanout=1)        0.229       5.196         ntR1647          
 CLMA_46_36/Y6CD                   td                    0.103       5.299 f       CLKROUTE_105/Z   
                                   net (fanout=1)        0.213       5.512         ntR1646          
 CLMA_46_52/Y6CD                   td                    0.103       5.615 f       CLKROUTE_104/Z   
                                   net (fanout=1)        0.470       6.085         ntR1645          
 CLMA_66_28/Y6CD                   td                    0.103       6.188 f       CLKROUTE_103/Z   
                                   net (fanout=1)        0.228       6.416         ntR1644          
 CLMS_46_29/Y6CD                   td                    0.103       6.519 f       CLKROUTE_102/Z   
                                   net (fanout=1)        1.449       7.968         ntR1643          
 CLMA_46_44/Y6CD                   td                    0.103       8.071 f       CLKROUTE_101/Z   
                                   net (fanout=1)        0.379       8.450         ntR1642          
 CLMA_50_28/Y6CD                   td                    0.103       8.553 f       CLKROUTE_100/Z   
                                   net (fanout=1)        1.889      10.442         ntR1641          
 CLMA_126_112/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  10.442         Logic Levels: 7  
                                                                                   Logic: 0.941ns(13.216%), Route: 6.179ns(86.784%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.028      14.363         ntclkbufg_0      
 CLMA_126_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      14.363                          
 clock uncertainty                                      -0.350      14.013                          

 Setup time                                             -0.068      13.945                          

 Data required time                                                 13.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.945                          
 Data arrival time                                                  10.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  2.795
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       2.795         ntclkbufg_3      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_126_104/Q0                   tco                   0.182       2.977 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.384       3.361         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_122_105/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   3.361         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.155%), Route: 0.384ns(67.845%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.149       5.039         ntclkbufg_0      
 CLMS_122_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.350       5.389                          

 Hold time                                              -0.011       5.378                          

 Data required time                                                  5.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.378                          
 Data arrival time                                                   3.361                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.048
  Launch Clock Delay      :  2.796
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.020       2.796         ntclkbufg_3      
 CLMA_130_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_130_108/Q1                   tco                   0.184       2.980 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.859       7.839         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_122_113/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   7.839         Logic Levels: 0  
                                                                                   Logic: 0.184ns(3.649%), Route: 4.859ns(96.351%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.158       5.048         ntclkbufg_0      
 CLMS_122_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       5.048                          
 clock uncertainty                                       0.350       5.398                          

 Hold time                                              -0.011       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   7.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  2.795
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       2.795         ntclkbufg_3      
 CLMA_126_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_126_104/Q3                   tco                   0.182       2.977 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.566       3.543         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_110_56/Y6AB                  td                    0.092       3.635 r       CLKROUTE_41/Z    
                                   net (fanout=1)        0.278       3.913         ntR1582          
 CLMA_78_56/Y6AB                   td                    0.092       4.005 r       CLKROUTE_40/Z    
                                   net (fanout=1)        0.241       4.246         ntR1581          
 CLMA_62_41/Y6AB                   td                    0.092       4.338 r       CLKROUTE_39/Z    
                                   net (fanout=1)        0.498       4.836         ntR1580          
 CLMA_42_40/Y6CD                   td                    0.093       4.929 r       CLKROUTE_38/Z    
                                   net (fanout=1)        0.152       5.081         ntR1579          
 CLMA_42_24/Y6CD                   td                    0.093       5.174 r       CLKROUTE_37/Z    
                                   net (fanout=1)        0.221       5.395         ntR1578          
 CLMA_42_44/Y6CD                   td                    0.093       5.488 r       CLKROUTE_36/Z    
                                   net (fanout=1)        0.152       5.640         ntR1577          
 CLMA_42_28/Y6CD                   td                    0.093       5.733 r       CLKROUTE_35/Z    
                                   net (fanout=1)        2.341       8.074         ntR1576          
 CLMS_122_105/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   8.074         Logic Levels: 7  
                                                                                   Logic: 0.830ns(15.723%), Route: 4.449ns(84.277%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.149       5.039         ntclkbufg_0      
 CLMS_122_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.350       5.389                          

 Hold time                                              -0.011       5.378                          

 Data required time                                                  5.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.378                          
 Data arrival time                                                   8.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.292
  Launch Clock Delay      :  2.691
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.078      29.357         ntclkbufg_1      
 CLMA_158_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_158_173/Q2                   tco                   0.223      29.580 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.623      37.203         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_154_176/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  37.203         Logic Levels: 0  
                                                                                   Logic: 0.223ns(2.842%), Route: 7.623ns(97.158%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.957      34.292         ntclkbufg_0      
 CLMA_154_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.272      34.564                          
 clock uncertainty                                      -0.350      34.214                          

 Setup time                                             -0.068      34.146                          

 Data required time                                                 34.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.146                          
 Data arrival time                                                  37.203                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.086      29.365         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q0                    tco                   0.221      29.586 f       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.269      29.855         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_49/Y3                    td                    0.360      30.215 f       u_hdmi_top/u_video_driver/N20_mux9_8/gateop_perm/Z
                                   net (fanout=2)        1.556      31.771         u_hdmi_top/u_video_driver/_N45375
 CLMA_230_128/Y6CD                 td                    0.103      31.874 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.193      32.067         ntR1626          
 CLMA_238_128/Y6CD                 td                    0.103      32.170 f       CLKROUTE_84/Z    
                                   net (fanout=1)        4.897      37.067         ntR1625          
 CLMS_154_49/A1                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/L1

 Data arrival time                                                  37.067         Logic Levels: 3  
                                                                                   Logic: 0.787ns(10.218%), Route: 6.915ns(89.782%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.962      34.297         ntclkbufg_0      
 CLMS_154_49/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.569                          
 clock uncertainty                                      -0.350      34.219                          

 Setup time                                             -0.191      34.028                          

 Data required time                                                 34.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.028                          
 Data arrival time                                                  37.067                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.277
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.074      29.353         ntclkbufg_1      
 CLMA_162_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_162_196/Q2                   tco                   0.223      29.576 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.179      31.755         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_238_237/Y6AB                 td                    0.101      31.856 f       CLKROUTE_119/Z   
                                   net (fanout=1)        2.391      34.247         ntR1660          
 CLMA_230_237/Y6CD                 td                    0.103      34.350 f       CLKROUTE_118/Z   
                                   net (fanout=1)        2.735      37.085         ntR1659          
 CLMS_162_185/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  37.085         Logic Levels: 2  
                                                                                   Logic: 0.427ns(5.523%), Route: 7.305ns(94.477%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.942      34.277         ntclkbufg_0      
 CLMS_162_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.272      34.549                          
 clock uncertainty                                      -0.350      34.199                          

 Setup time                                             -0.068      34.131                          

 Data required time                                                 34.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.131                          
 Data arrival time                                                  37.085                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.955       2.262         ntclkbufg_1      
 CLMA_162_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_162_196/Q1                   tco                   0.184       2.446 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       2.583         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_166_192/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   2.583         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.067       4.957         ntclkbufg_0      
 CLMA_166_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.272       4.685                          
 clock uncertainty                                       0.350       5.035                          

 Hold time                                              -0.011       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   2.583                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.941
  Launch Clock Delay      :  2.249
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.942       2.249         ntclkbufg_1      
 CLMA_162_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_162_184/Q0                   tco                   0.182       2.431 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.366       2.797         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_114_185/Y6AB                 td                    0.092       2.889 r       CLKROUTE_120/Z   
                                   net (fanout=1)        2.636       5.525         ntR1661          
 CLMA_174_185/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   5.525         Logic Levels: 1  
                                                                                   Logic: 0.274ns(8.364%), Route: 3.002ns(91.636%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.051       4.941         ntclkbufg_0      
 CLMA_174_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272       4.669                          
 clock uncertainty                                       0.350       5.019                          

 Hold time                                              -0.011       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                   5.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  2.267
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.960       2.267         ntclkbufg_1      
 CLMS_162_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMS_162_201/Q0                   tco                   0.182       2.449 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.257       5.706         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMA_174_197/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   5.706         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.292%), Route: 3.257ns(94.708%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.064       4.954         ntclkbufg_0      
 CLMA_174_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.272       4.682                          
 clock uncertainty                                       0.350       5.032                          

 Hold time                                              -0.011       5.021                          

 Data required time                                                  5.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.021                          
 Data arrival time                                                   5.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.328
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.113       3.773         ntclkbufg_2      
 CLMA_94_92/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_94_92/Q0                     tco                   0.221       3.994 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.312      10.306         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_94_93/M0                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.306         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.383%), Route: 6.312ns(96.617%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.993      14.328         ntclkbufg_0      
 CLMS_94_93/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      14.328                          
 clock uncertainty                                      -0.350      13.978                          

 Setup time                                             -0.068      13.910                          

 Data required time                                                 13.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.910                          
 Data arrival time                                                  10.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.354
  Launch Clock Delay      :  3.795
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135       3.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_100/Q0                   tco                   0.221       4.016 f       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       2.264       6.280         u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag
 CLMA_30_28/Y6CD                   td                    0.103       6.383 f       CLKROUTE_135/Z   
                                   net (fanout=1)        0.283       6.666         ntR1676          
 CLMA_30_24/Y6CD                   td                    0.103       6.769 f       CLKROUTE_134/Z   
                                   net (fanout=1)        0.276       7.045         ntR1675          
 CLMA_30_20/Y6CD                   td                    0.103       7.148 f       CLKROUTE_133/Z   
                                   net (fanout=1)        0.811       7.959         ntR1674          
 CLMA_30_40/Y6CD                   td                    0.103       8.062 f       CLKROUTE_132/Z   
                                   net (fanout=1)        1.969      10.031         ntR1673          
 CLMA_110_104/A2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.031         Logic Levels: 4  
                                                                                   Logic: 0.633ns(10.151%), Route: 5.603ns(89.849%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.019      14.354         ntclkbufg_0      
 CLMA_110_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_load_2_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      14.354                          
 clock uncertainty                                      -0.350      14.004                          

 Setup time                                             -0.305      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  10.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.558  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.344
  Launch Clock Delay      :  3.786
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.126       3.786         ntclkbufg_2      
 CLMA_94_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_94_104/Q0                    tco                   0.221       4.007 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.894       4.901         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_42_60/Y6AB                   td                    0.101       5.002 f       CLKROUTE_75/Z    
                                   net (fanout=1)        0.492       5.494         ntR1616          
 CLMA_26_29/Y6AB                   td                    0.101       5.595 f       CLKROUTE_74/Z    
                                   net (fanout=1)        2.419       8.014         ntR1615          
 CLMA_18_56/Y6CD                   td                    0.103       8.117 f       CLKROUTE_73/Z    
                                   net (fanout=1)        0.290       8.407         ntR1614          
 CLMA_14_48/Y6CD                   td                    0.103       8.510 f       CLKROUTE_72/Z    
                                   net (fanout=1)        1.622      10.132         ntR1613          
 CLMS_98_105/M3                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  10.132         Logic Levels: 4  
                                                                                   Logic: 0.629ns(9.912%), Route: 5.717ns(90.088%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.009      14.344         ntclkbufg_0      
 CLMS_98_105/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      14.344                          
 clock uncertainty                                      -0.350      13.994                          

 Setup time                                             -0.068      13.926                          

 Data required time                                                 13.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.926                          
 Data arrival time                                                  10.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.010
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.997       3.207         ntclkbufg_2      
 CLMS_94_97/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_94_97/Q2                     tco                   0.183       3.390 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211       3.601         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_98_96/M3                                                             r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   3.601         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.447%), Route: 0.211ns(53.553%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.120       5.010         ntclkbufg_0      
 CLMA_98_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       5.010                          
 clock uncertainty                                       0.350       5.360                          

 Hold time                                              -0.011       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   3.601                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.813  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  3.202
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.992       3.202         ntclkbufg_2      
 CLMS_82_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_82_101/Q0                    tco                   0.182       3.384 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.425       5.809         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_98_101/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   5.809         Logic Levels: 0  
                                                                                   Logic: 0.182ns(6.981%), Route: 2.425ns(93.019%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.125       5.015         ntclkbufg_0      
 CLMS_98_101/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       5.015                          
 clock uncertainty                                       0.350       5.365                          

 Hold time                                              -0.011       5.354                          

 Data required time                                                  5.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.354                          
 Data arrival time                                                   5.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.007       3.217         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMA_90_109/Q1                    tco                   0.184       3.401 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.620       6.021         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMA_102_104/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                   6.021         Logic Levels: 0  
                                                                                   Logic: 0.184ns(6.562%), Route: 2.620ns(93.438%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.133       5.023         ntclkbufg_0      
 CLMA_102_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000       5.023                          
 clock uncertainty                                       0.350       5.373                          

 Hold time                                              -0.011       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                   6.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.681
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.681         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.220       2.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.360       3.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.381       3.899         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.244       4.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       4.507         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.224       4.731 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.560       5.291         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.150       5.441 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.673       6.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.132       6.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.246         ntR725           
 CLMA_182_176/CECO                 td                    0.132       6.378 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.378         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.378         Logic Levels: 6  
                                                                                   Logic: 1.462ns(39.546%), Route: 2.235ns(60.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424      22.680                          
 clock uncertainty                                      -0.150      22.530                          

 Setup time                                             -0.576      21.954                          

 Data required time                                                 21.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.954                          
 Data arrival time                                                   6.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.681
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.681         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.220       2.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.360       3.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.381       3.899         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.244       4.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       4.507         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.224       4.731 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.560       5.291         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.150       5.441 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.673       6.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.132       6.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.246         ntR725           
 CLMA_182_176/CECO                 td                    0.132       6.378 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.378         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.378         Logic Levels: 6  
                                                                                   Logic: 1.462ns(39.546%), Route: 2.235ns(60.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424      22.680                          
 clock uncertainty                                      -0.150      22.530                          

 Setup time                                             -0.576      21.954                          

 Data required time                                                 21.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.954                          
 Data arrival time                                                   6.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.681
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.681         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_180/Q3                   tco                   0.220       2.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMS_178_185/Y3                   td                    0.360       3.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.381       3.899         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50889
 CLMA_182_168/Y1                   td                    0.244       4.143 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.364       4.507         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N50892
 CLMS_178_177/Y1                   td                    0.224       4.731 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.560       5.291         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMS_178_129/Y0                   td                    0.150       5.441 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.673       6.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_172/CECO                 td                    0.132       6.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.246         ntR725           
 CLMA_182_176/CECO                 td                    0.132       6.378 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.378         ntR724           
 CLMA_182_180/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.378         Logic Levels: 6  
                                                                                   Logic: 1.462ns(39.546%), Route: 2.235ns(60.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424      22.680                          
 clock uncertainty                                      -0.150      22.530                          

 Setup time                                             -0.576      21.954                          

 Data required time                                                 21.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.954                          
 Data arrival time                                                   6.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.949       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_72/Q2                    tco                   0.183       2.445 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.143       2.588         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [8]
 CLMA_182_72/CD                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/D

 Data arrival time                                                   2.588         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.135%), Route: 0.143ns(43.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.320                          
 clock uncertainty                                       0.000       2.320                          

 Hold time                                               0.034       2.354                          

 Data required time                                                  2.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.354                          
 Data arrival time                                                   2.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.268
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.268         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_72/Q2                    tco                   0.180       2.448 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       2.511         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [1]
 CLMA_186_73/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.511         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.693         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.283                          
 clock uncertainty                                       0.000       2.283                          

 Hold time                                              -0.029       2.254                          

 Data required time                                                  2.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.254                          
 Data arrival time                                                   2.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_172/Q3                   tco                   0.178       2.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.504         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMA_182_172/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.504         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.265                          
 clock uncertainty                                       0.000       2.265                          

 Hold time                                              -0.028       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   2.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.150      15.040         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.221      15.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.929      16.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.151      16.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.612         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.150      16.762 f       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.354      17.116         _N6745           
                                   td                    0.365      17.481 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.481         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
 CLMA_174_73/COUT                  td                    0.044      17.525 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.525         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5076
                                   td                    0.044      17.569 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.569         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5078
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.569         Logic Levels: 3  
                                                                                   Logic: 0.975ns(38.553%), Route: 1.554ns(61.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.950      22.263         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.569                          
 clock uncertainty                                      -0.150      22.419                          

 Setup time                                             -0.128      22.291                          

 Data required time                                                 22.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.291                          
 Data arrival time                                                  17.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.150      15.040         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.221      15.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.929      16.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.151      16.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.612         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.150      16.762 f       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.354      17.116         _N6745           
                                   td                    0.365      17.481 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.481         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
 CLMA_174_73/COUT                  td                    0.044      17.525 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.525         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5076
 CLMA_174_77/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.525         Logic Levels: 3  
                                                                                   Logic: 0.931ns(37.465%), Route: 1.554ns(62.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.950      22.263         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.569                          
 clock uncertainty                                      -0.150      22.419                          

 Setup time                                             -0.132      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  5.040
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.150      15.040         ntclkbufg_0      
 CLMA_230_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_108/Q0                   tco                   0.221      15.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.929      16.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_182_72/Y3                    td                    0.151      16.341 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      16.612         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_178_76/Y0                    td                    0.150      16.762 f       _N6745_inv/gateop_perm/Z
                                   net (fanout=8)        0.354      17.116         _N6745           
                                   td                    0.353      17.469 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.469         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5074
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.469         Logic Levels: 2  
                                                                                   Logic: 0.875ns(36.023%), Route: 1.554ns(63.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946      22.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.565                          
 clock uncertainty                                      -0.150      22.415                          

 Setup time                                             -0.128      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.939  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.694
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.992      24.327         ntclkbufg_0      
 CLMS_226_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_77/Q3                    tco                   0.182      24.509 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.434      24.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_182_76/B0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  24.943         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.545%), Route: 0.434ns(70.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075      22.694         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.388                          
 clock uncertainty                                       0.150      22.538                          

 Hold time                                              -0.069      22.469                          

 Data required time                                                 22.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.469                          
 Data arrival time                                                  24.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.946  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.992      24.327         ntclkbufg_0      
 CLMS_226_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_77/Q3                    tco                   0.182      24.509 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.465      24.974         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_72/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.974         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.130%), Route: 0.465ns(71.870%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068      22.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.381                          
 clock uncertainty                                       0.150      22.531                          

 Hold time                                              -0.038      22.493                          

 Data required time                                                 22.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.493                          
 Data arrival time                                                  24.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.923  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  4.317
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.982      24.317         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_230_57/Q1                    tco                   0.184      24.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.492      24.993         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_194_72/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.993         Logic Levels: 0  
                                                                                   Logic: 0.184ns(27.219%), Route: 0.492ns(72.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.081      22.700         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.394                          
 clock uncertainty                                       0.150      22.544                          

 Hold time                                              -0.039      22.505                          

 Data required time                                                 22.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.505                          
 Data arrival time                                                  24.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.115      29.394         ntclkbufg_1      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_166_8/Q0                     tco                   0.221      29.615 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.940      30.555         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMS_166_9/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.555         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.035%), Route: 0.940ns(80.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      31.624         ntclkbufg_4      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.896                          
 clock uncertainty                                      -0.150      31.746                          

 Setup time                                             -0.286      31.460                          

 Data required time                                                 31.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.460                          
 Data arrival time                                                  30.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103      29.382         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.223      29.605 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.518      30.123         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.094%), Route: 0.518ns(69.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989      31.618         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.890                          
 clock uncertainty                                      -0.150      31.740                          

 Setup time                                             -0.308      31.432                          

 Data required time                                                 31.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.432                          
 Data arrival time                                                  30.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.311
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103      29.382         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.223      29.605 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.561      30.166         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_150_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.166         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.444%), Route: 0.561ns(71.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.008      31.637         ntclkbufg_4      
 CLMS_150_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.909                          
 clock uncertainty                                      -0.150      31.759                          

 Setup time                                             -0.270      31.489                          

 Data required time                                                 31.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.489                          
 Data arrival time                                                  30.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.980       2.287         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK

 CLMA_174_17/Q0                    tco                   0.182       2.469 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.275       2.744         u_hdmi_top/u_rgb2dvi_0/blue_10bit [9]
 CLMS_178_9/D0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.744         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.825%), Route: 0.275ns(60.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.449                          
 clock uncertainty                                       0.150       2.599                          

 Hold time                                              -0.068       2.531                          

 Data required time                                                  2.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.531                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983       2.290         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.323       2.797         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/A4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.797         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.292%), Route: 0.323ns(63.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_4      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.039       2.563                          

 Data required time                                                  2.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.563                          
 Data arrival time                                                   2.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983       2.290         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.321       2.795         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/B4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.795         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.436%), Route: 0.321ns(63.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.445                          
 clock uncertainty                                       0.150       2.595                          

 Hold time                                              -0.038       2.557                          

 Data required time                                                  2.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.557                          
 Data arrival time                                                   2.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_4      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_186_8/Q3                     tco                   0.222       2.949 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.020         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_186_8/Y1                     td                    0.224       3.244 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.626       3.870         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   3.870         Logic Levels: 1  
                                                                                   Logic: 0.446ns(39.020%), Route: 0.697ns(60.980%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       4.985         ntclkbufg_4      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.355                          
 clock uncertainty                                      -0.150       5.205                          

 Setup time                                             -0.107       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q3                     tco                   0.220       2.937 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.647       3.584         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMS_178_9/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.220ns(25.375%), Route: 0.647ns(74.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       4.961         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.331                          
 clock uncertainty                                      -0.150       5.181                          

 Setup time                                             -0.308       4.873                          

 Data required time                                                  4.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.873                          
 Data arrival time                                                   3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_4      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_9/Q3                     tco                   0.220       2.937 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.579       3.516         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_174_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.516         Logic Levels: 0  
                                                                                   Logic: 0.220ns(27.534%), Route: 0.579ns(72.466%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989       4.958         ntclkbufg_4      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.410       5.368                          
 clock uncertainty                                      -0.150       5.218                          

 Setup time                                             -0.308       4.910                          

 Data required time                                                  4.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.910                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.008       2.311         ntclkbufg_4      
 CLMS_150_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK

 CLMS_150_9/Q0                     tco                   0.179       2.490 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.548         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [1]
 CLMS_150_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.548         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.128       2.737         ntclkbufg_4      
 CLMS_150_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.312                          
 clock uncertainty                                       0.000       2.312                          

 Hold time                                              -0.029       2.283                          

 Data required time                                                  2.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.283                          
 Data arrival time                                                   2.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.991       2.294         ntclkbufg_4      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMS_166_13/Q0                    tco                   0.179       2.473 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.531         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift [4]
 CLMS_166_13/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.531         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.111       2.720         ntclkbufg_4      
 CLMS_166_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.295                          
 clock uncertainty                                       0.000       2.295                          

 Hold time                                              -0.029       2.266                          

 Data required time                                                  2.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.266                          
 Data arrival time                                                   2.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       2.295         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK

 CLMS_178_9/Q1                     tco                   0.180       2.475 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       2.535         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [2]
 CLMS_178_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.535         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_4      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                              -0.028       2.268                          

 Data required time                                                  2.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.268                          
 Data arrival time                                                   2.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.283
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.086       2.699         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q0                    tco                   0.221       2.920 f       u_hdmi_top/u_video_driver/cnt_v[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.269       3.189         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_49/Y3                    td                    0.360       3.549 f       u_hdmi_top/u_video_driver/N20_mux9_8/gateop_perm/Z
                                   net (fanout=2)        1.556       5.105         u_hdmi_top/u_video_driver/_N45375
 CLMA_230_128/Y6CD                 td                    0.103       5.208 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.193       5.401         ntR1626          
 CLMA_238_128/Y6CD                 td                    0.103       5.504 f       CLKROUTE_84/Z    
                                   net (fanout=1)        4.897      10.401         ntR1625          
 CLMS_154_49/Y0                    td                    0.264      10.665 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.661      11.326         video_vs         
 CLMA_174_20/M3                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  11.326         Logic Levels: 4  
                                                                                   Logic: 1.051ns(12.183%), Route: 7.576ns(87.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.976      15.616         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.986                          
 clock uncertainty                                      -0.150      15.836                          

 Setup time                                             -0.068      15.768                          

 Data required time                                                 15.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.768                          
 Data arrival time                                                  11.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.685
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.072       2.685         ntclkbufg_1      
 CLMA_154_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK

 CLMA_154_56/Q1                    tco                   0.223       2.908 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.170       3.078         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt [10]
 CLMS_150_57/Y0                    td                    0.378       3.456 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N27_mux12_4/gateop_perm/Z
                                   net (fanout=3)        0.258       3.714         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/_N45242
 CLMS_150_53/Y0                    td                    0.150       3.864 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N25/gateop_perm/Z
                                   net (fanout=10)       1.336       5.200         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_en_2
                                   td                    0.222       5.422 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.422         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4931
 CLMA_158_181/COUT                 td                    0.044       5.466 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.466         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4933
                                   td                    0.044       5.510 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.510         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4935
 CLMA_158_185/Y3                   td                    0.387       5.897 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.163       6.060         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [7]
 CLMS_162_185/Y0                   td                    0.162       6.222 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[7]/gateop_perm/Z
                                   net (fanout=1)        0.398       6.620         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_166_184/COUT                 td                    0.397       7.017 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.017         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.044       7.061 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.061         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_166_192/Y2                   td                    0.105       7.166 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.492       7.658         _N16             
 CLMS_162_193/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   7.658         Logic Levels: 7  
                                                                                   Logic: 2.156ns(43.354%), Route: 2.817ns(56.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.951      15.591         ntclkbufg_1      
 CLMS_162_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.306      15.897                          
 clock uncertainty                                      -0.150      15.747                          

 Setup time                                             -0.068      15.679                          

 Data required time                                                 15.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.679                          
 Data arrival time                                                   7.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  2.685
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.072       2.685         ntclkbufg_1      
 CLMA_154_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/CLK

 CLMA_154_56/Q1                    tco                   0.223       2.908 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.170       3.078         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_cnt [10]
 CLMS_150_57/Y0                    td                    0.378       3.456 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N27_mux12_4/gateop_perm/Z
                                   net (fanout=3)        0.173       3.629         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/_N45242
 CLMS_150_53/Y2                    td                    0.264       3.893 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/N12/gateop_perm/Z
                                   net (fanout=10)       1.006       4.899         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/rd_en_1
                                   td                    0.222       5.121 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4877
 CLMA_162_168/COUT                 td                    0.044       5.165 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4879
                                   td                    0.044       5.209 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4881
 CLMA_162_172/COUT                 td                    0.044       5.253 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.253         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4883
                                   td                    0.044       5.297 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.297         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4885
 CLMA_162_176/Y3                   td                    0.387       5.684 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.293       5.977         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [11]
 CLMA_158_184/Y3                   td                    0.151       6.128 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[11]/gateop_perm/Z
                                   net (fanout=1)        0.350       6.478         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [11]
                                   td                    0.368       6.846 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.846         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_158_176/Y2                   td                    0.105       6.951 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.368       7.319         _N14             
 CLMA_158_176/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   7.319         Logic Levels: 7  
                                                                                   Logic: 2.274ns(49.072%), Route: 2.360ns(50.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.954      15.594         ntclkbufg_1      
 CLMA_158_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.306      15.900                          
 clock uncertainty                                      -0.150      15.750                          

 Setup time                                             -0.068      15.682                          

 Data required time                                                 15.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.682                          
 Data arrival time                                                   7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.959       2.266         ntclkbufg_1      
 CLMA_158_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMA_158_172/Q2                   tco                   0.183       2.449 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.135       2.584         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMS_154_169/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   2.584         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.547%), Route: 0.135ns(42.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.085       2.698         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Hold time                                              -0.011       2.317                          

 Data required time                                                  2.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.317                          
 Data arrival time                                                   2.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.263
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.956       2.263         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMA_166_200/Q2                   tco                   0.180       2.443 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.130       2.573         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_166_200/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   2.573         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.075       2.688         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.424       2.264                          
 clock uncertainty                                       0.000       2.264                          

 Hold time                                               0.040       2.304                          

 Data required time                                                  2.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.304                          
 Data arrival time                                                   2.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.967       2.274         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK

 CLMA_158_41/Q3                    tco                   0.178       2.452 f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.064       2.516         u_hdmi_top/u_video_driver/cnt_v [0]
 CLMA_158_41/D4                                                            f       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.516         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.554%), Route: 0.064ns(26.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.086       2.699         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.274                          
 clock uncertainty                                       0.000       2.274                          

 Hold time                                              -0.028       2.246                          

 Data required time                                                  2.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.246                          
 Data arrival time                                                   2.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.062      54.952         ntclkbufg_0      
 CLMA_166_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_166_180/Q0                   tco                   0.221      55.173 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.520      55.693         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_166_184/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  55.693         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.825%), Route: 0.520ns(70.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.939      55.578         ntclkbufg_1      
 CLMA_166_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.272      55.850                          
 clock uncertainty                                      -0.150      55.700                          

 Setup time                                             -0.068      55.632                          

 Data required time                                                 55.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.632                          
 Data arrival time                                                  55.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  4.966
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.076      54.966         ntclkbufg_0      
 CLMS_154_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_154_177/Q0                   tco                   0.221      55.187 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.383      55.570         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_158_176/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  55.570         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.589%), Route: 0.383ns(63.411%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.954      55.593         ntclkbufg_1      
 CLMA_158_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.272      55.865                          
 clock uncertainty                                      -0.150      55.715                          

 Setup time                                             -0.068      55.647                          

 Data required time                                                 55.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.647                          
 Data arrival time                                                  55.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.071      54.961         ntclkbufg_0      
 CLMA_166_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_166_196/Q3                   tco                   0.220      55.181 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.383      55.564         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_162_193/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  55.564         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.484%), Route: 0.383ns(63.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.951      55.590         ntclkbufg_1      
 CLMS_162_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.272      55.862                          
 clock uncertainty                                      -0.150      55.712                          

 Setup time                                             -0.068      55.644                          

 Data required time                                                 55.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.644                          
 Data arrival time                                                  55.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  4.288
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.953      44.288         ntclkbufg_0      
 CLMS_154_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_154_181/Q2                   tco                   0.183      44.471 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.133      44.604         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_154_180/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  44.604         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.911%), Route: 0.133ns(42.089%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.072      42.684         ntclkbufg_1      
 CLMA_154_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272      42.412                          
 clock uncertainty                                       0.150      42.562                          

 Hold time                                              -0.011      42.551                          

 Data required time                                                 42.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.551                          
 Data arrival time                                                  44.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  4.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.955      44.290         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_162_197/Q2                   tco                   0.183      44.473 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136      44.609         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_166_200/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  44.609         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.075      42.687         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272      42.415                          
 clock uncertainty                                       0.150      42.565                          

 Hold time                                              -0.011      42.554                          

 Data required time                                                 42.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.554                          
 Data arrival time                                                  44.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  4.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.955      44.290         ntclkbufg_0      
 CLMS_162_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_197/Q0                   tco                   0.182      44.472 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      44.610         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_166_200/M0                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  44.610         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.075      42.687         ntclkbufg_1      
 CLMA_166_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272      42.415                          
 clock uncertainty                                       0.150      42.565                          

 Hold time                                              -0.011      42.554                          

 Data required time                                                 42.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.554                          
 Data arrival time                                                  44.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       1.796      10.348         ntR1677          
 CLMS_122_105/RSCO                 td                    0.113      10.461 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.461         ntR101           
 CLMS_122_109/RSCO                 td                    0.113      10.574 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.574         ntR100           
 CLMS_122_113/RSCO                 td                    0.113      10.687 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.687         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  10.687         Logic Levels: 6  
                                                                                   Logic: 0.919ns(12.471%), Route: 6.450ns(87.529%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.042      22.818         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.406      23.224                          
 clock uncertainty                                      -0.050      23.174                          

 Recovery time                                           0.000      23.174                          

 Data required time                                                 23.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.174                          
 Data arrival time                                                  10.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       1.796      10.348         ntR1677          
 CLMS_122_105/RSCO                 td                    0.113      10.461 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.461         ntR101           
 CLMS_122_109/RSCO                 td                    0.113      10.574 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.574         ntR100           
 CLMS_122_113/RSCO                 td                    0.113      10.687 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.687         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  10.687         Logic Levels: 6  
                                                                                   Logic: 0.919ns(12.471%), Route: 6.450ns(87.529%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.042      22.818         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.406      23.224                          
 clock uncertainty                                      -0.050      23.174                          

 Recovery time                                           0.000      23.174                          

 Data required time                                                 23.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.174                          
 Data arrival time                                                  10.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       1.796      10.348         ntR1677          
 CLMS_122_105/RSCO                 td                    0.113      10.461 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.461         ntR101           
 CLMS_122_109/RSCO                 td                    0.113      10.574 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.574         ntR100           
 CLMS_122_113/RSCO                 td                    0.113      10.687 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.687         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                  10.687         Logic Levels: 6  
                                                                                   Logic: 0.919ns(12.471%), Route: 6.450ns(87.529%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.042      22.818         ntclkbufg_3      
 CLMS_122_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.406      23.224                          
 clock uncertainty                                      -0.050      23.174                          

 Recovery time                                           0.000      23.174                          

 Data required time                                                 23.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.174                          
 Data arrival time                                                  10.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.322       3.482         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RSCO                 td                    0.085       3.567 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.567         ntR104           
 CLMS_126_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.567         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.968%), Route: 0.380ns(49.032%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.144       3.326         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.470       2.856                          
 clock uncertainty                                       0.000       2.856                          

 Removal time                                            0.000       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                   3.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.322       3.482         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMS_126_105/RSCO                 td                    0.085       3.567 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.567         ntR104           
 CLMS_126_109/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.567         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.968%), Route: 0.380ns(49.032%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.144       3.326         ntclkbufg_3      
 CLMS_126_109/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.470       2.856                          
 clock uncertainty                                       0.000       2.856                          

 Removal time                                            0.000       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                   3.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       0.302       3.462         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_118_108/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   3.462         Logic Levels: 1  
                                                                                   Logic: 0.310ns(46.269%), Route: 0.360ns(53.731%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.150       3.332         ntclkbufg_3      
 CLMA_118_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.406       2.926                          
 clock uncertainty                                       0.000       2.926                          

 Removal time                                           -0.187       2.739                          

 Data required time                                                  2.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.739                          
 Data arrival time                                                   3.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.067      16.732         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_130_73/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/RS

 Data arrival time                                                  16.732         Logic Levels: 1  
                                                                                   Logic: 0.372ns(21.921%), Route: 1.325ns(78.079%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.981      22.757         ntclkbufg_3      
 CLMA_130_73/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[12]/opit_0/CLK
 clock pessimism                                         0.000      22.757                          
 clock uncertainty                                      -0.050      22.707                          

 Recovery time                                          -0.476      22.231                          

 Data required time                                                 22.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.231                          
 Data arrival time                                                  16.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.011      16.676         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_134_32/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[2]/opit_0/RS

 Data arrival time                                                  16.676         Logic Levels: 1  
                                                                                   Logic: 0.372ns(22.669%), Route: 1.269ns(77.331%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.995      22.771         ntclkbufg_3      
 CLMA_134_32/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[2]/opit_0/CLK
 clock pessimism                                         0.000      22.771                          
 clock uncertainty                                      -0.050      22.721                          

 Recovery time                                          -0.476      22.245                          

 Data required time                                                 22.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.245                          
 Data arrival time                                                  16.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.011      16.676         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_134_32/RS                                                            f       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[3]/opit_0/RS

 Data arrival time                                                  16.676         Logic Levels: 1  
                                                                                   Logic: 0.372ns(22.669%), Route: 1.269ns(77.331%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734      20.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066      20.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926      21.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      21.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.995      22.771         ntclkbufg_3      
 CLMA_134_32/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[3]/opit_0/CLK
 clock pessimism                                         0.000      22.771                          
 clock uncertainty                                      -0.050      22.721                          

 Recovery time                                          -0.476      22.245                          

 Data required time                                                 22.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.245                          
 Data arrival time                                                  16.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.312
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.496      25.372         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  25.372         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.800%), Route: 0.701ns(69.200%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130      23.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.312                          
 clock uncertainty                                       0.050      23.362                          

 Removal time                                           -0.187      23.175                          

 Data required time                                                 23.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.175                          
 Data arrival time                                                  25.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.312
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.496      25.372         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  25.372         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.800%), Route: 0.701ns(69.200%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130      23.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      23.312                          
 clock uncertainty                                       0.050      23.362                          

 Removal time                                           -0.187      23.175                          

 Data required time                                                 23.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.175                          
 Data arrival time                                                  25.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.312
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.496      25.372         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_126_97/RS                                                            r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.372         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.800%), Route: 0.701ns(69.200%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                         20.000      20.000 r                        
 V7                                                      0.000      20.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050      20.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968      21.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096      21.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068      22.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000      22.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.130      23.312         ntclkbufg_3      
 CLMS_126_97/CLK                                                           r       u_ov5640_dri_1/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.312                          
 clock uncertainty                                       0.050      23.362                          

 Removal time                                           -0.187      23.175                          

 Data required time                                                 23.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.175                          
 Data arrival time                                                  25.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.480       9.725         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.113       9.838 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.838         ntR150           
 CLMA_98_100/RSCO                  td                    0.113       9.951 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.951         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                   9.951         Logic Levels: 3  
                                                                                   Logic: 0.600ns(9.753%), Route: 5.552ns(90.247%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.009      23.219         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.514      23.733                          
 clock uncertainty                                      -0.050      23.683                          

 Recovery time                                           0.000      23.683                          

 Data required time                                                 23.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.683                          
 Data arrival time                                                   9.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.480       9.725         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.113       9.838 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.838         ntR150           
 CLMA_98_100/RSCO                  td                    0.113       9.951 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.951         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   9.951         Logic Levels: 3  
                                                                                   Logic: 0.600ns(9.753%), Route: 5.552ns(90.247%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.009      23.219         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.514      23.733                          
 clock uncertainty                                      -0.050      23.683                          

 Recovery time                                           0.000      23.683                          

 Data required time                                                 23.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.683                          
 Data arrival time                                                   9.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.480       9.725         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_98_96/RSCO                   td                    0.113       9.838 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.838         ntR150           
 CLMA_98_100/RSCO                  td                    0.113       9.951 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.951         ntR149           
 CLMA_98_104/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                   9.951         Logic Levels: 3  
                                                                                   Logic: 0.600ns(9.753%), Route: 5.552ns(90.247%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.009      23.219         ntclkbufg_2      
 CLMA_98_104/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.514      23.733                          
 clock uncertainty                                      -0.050      23.683                          

 Recovery time                                           0.000      23.683                          

 Data required time                                                 23.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.683                          
 Data arrival time                                                   9.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.126       3.594 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.316       3.910         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_106_108/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.910         Logic Levels: 1  
                                                                                   Logic: 0.305ns(44.787%), Route: 0.376ns(55.213%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.153       3.813         ntclkbufg_2      
 DRM_106_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.514       3.299                          
 clock uncertainty                                       0.000       3.299                          

 Removal time                                           -0.038       3.261                          

 Data required time                                                  3.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.261                          
 Data arrival time                                                   3.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.126       3.594 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.329       3.923         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_106_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.923         Logic Levels: 1  
                                                                                   Logic: 0.305ns(43.948%), Route: 0.389ns(56.052%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.131       3.791         ntclkbufg_2      
 DRM_106_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.514       3.277                          
 clock uncertainty                                       0.000       3.277                          

 Removal time                                           -0.038       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.777
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.131       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       0.410       4.009         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_94_92/RSCO                   td                    0.085       4.094 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.094         ntR141           
 CLMA_94_96/RSCI                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   4.094         Logic Levels: 2  
                                                                                   Logic: 0.395ns(45.665%), Route: 0.470ns(54.335%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.117       3.777         ntclkbufg_2      
 CLMA_94_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.514       3.263                          
 clock uncertainty                                       0.000       3.263                          

 Removal time                                            0.000       3.263                          

 Data required time                                                  3.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.263                          
 Data arrival time                                                   4.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.156
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.262      16.927         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_72/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.927         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.662%), Route: 1.520ns(80.338%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.946      23.156         ntclkbufg_2      
 CLMA_62_72/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.156                          
 clock uncertainty                                      -0.050      23.106                          

 Recovery time                                          -0.476      22.630                          

 Data required time                                                 22.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.630                          
 Data arrival time                                                  16.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.156
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.262      16.927         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_72/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.927         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.662%), Route: 1.520ns(80.338%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.946      23.156         ntclkbufg_2      
 CLMA_62_72/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cam_data_d0[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.156                          
 clock uncertainty                                      -0.050      23.106                          

 Recovery time                                          -0.476      22.630                          

 Data required time                                                 22.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.630                          
 Data arrival time                                                  16.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      15.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      15.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      15.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      15.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.165      16.830         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_62_57/RS                                                             f       u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/RS

 Data arrival time                                                  16.830         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.724%), Route: 1.423ns(79.276%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734      20.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066      20.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377      22.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.937      23.147         ntclkbufg_2      
 CLMA_62_57/CLK                                                            r       u_ov5640_dri_2/u_cmos_capture_data/cmos_data_t[14]/opit_0/CLK
 clock pessimism                                         0.000      23.147                          
 clock uncertainty                                      -0.050      23.097                          

 Recovery time                                          -0.476      22.621                          

 Data required time                                                 22.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.621                          
 Data arrival time                                                  16.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.508      25.384         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/RS

 Data arrival time                                                  25.384         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.439%), Route: 0.713ns(69.561%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135      23.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d0/opit_0/CLK
 clock pessimism                                         0.000      23.795                          
 clock uncertainty                                       0.050      23.845                          

 Removal time                                           -0.187      23.658                          

 Data required time                                                 23.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.658                          
 Data arrival time                                                  25.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.508      25.384         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/RS

 Data arrival time                                                  25.384         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.439%), Route: 0.713ns(69.561%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135      23.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/cam_vsync_d1/opit_0/CLK
 clock pessimism                                         0.000      23.795                          
 clock uncertainty                                       0.050      23.845                          

 Removal time                                           -0.187      23.658                          

 Data required time                                                 23.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.658                          
 Data arrival time                                                  25.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS
Path Group  : cam_pclk_2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.795
  Launch Clock Delay      :  4.359
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.024      24.359         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.182      24.541 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.205      24.746         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.130      24.876 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      0.508      25.384         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_110_100/RS                                                           r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.384         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.439%), Route: 0.713ns(69.561%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                         20.000      20.000 r                        
 P3                                                      0.000      20.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033      20.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968      21.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096      21.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563      22.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000      22.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.135      23.795         ntclkbufg_2      
 CLMA_110_100/CLK                                                          r       u_ov5640_dri_2/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      23.795                          
 clock uncertainty                                       0.050      23.845                          

 Removal time                                           -0.187      23.658                          

 Data required time                                                 23.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.658                          
 Data arrival time                                                  25.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.309
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.738       5.920         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.113       6.033 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.033         ntR435           
 CLMA_214_112/RSCO                 td                    0.113       6.146 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.146         ntR434           
 CLMA_214_116/RSCO                 td                    0.113       6.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.259         ntR433           
 CLMA_214_120/RSCO                 td                    0.113       6.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.372         ntR432           
 CLMA_214_124/RSCO                 td                    0.113       6.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR431           
 CLMA_214_128/RSCO                 td                    0.113       6.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.598         ntR430           
 CLMA_214_132/RSCO                 td                    0.113       6.711 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.711         ntR429           
 CLMA_214_136/RSCO                 td                    0.113       6.824 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.824         ntR428           
 CLMA_214_140/RSCO                 td                    0.113       6.937 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.937         ntR427           
 CLMA_214_144/RSCO                 td                    0.113       7.050 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.050         ntR426           
 CLMA_214_148/RSCO                 td                    0.113       7.163 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.163         ntR425           
 CLMA_214_152/RSCO                 td                    0.113       7.276 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.276         ntR424           
 CLMA_214_156/RSCO                 td                    0.113       7.389 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.389         ntR423           
 CLMA_214_160/RSCO                 td                    0.113       7.502 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.502         ntR422           
 CLMA_214_164/RSCO                 td                    0.113       7.615 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.615         ntR421           
 CLMA_214_168/RSCO                 td                    0.113       7.728 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.728         ntR420           
 CLMA_214_172/RSCO                 td                    0.113       7.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.841         ntR419           
 CLMA_214_176/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.841         Logic Levels: 17 
                                                                                   Logic: 2.145ns(74.402%), Route: 0.738ns(25.598%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.974      14.309         ntclkbufg_0      
 CLMA_214_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.864                          
 clock uncertainty                                      -0.350      14.514                          

 Recovery time                                           0.000      14.514                          

 Data required time                                                 14.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.514                          
 Data arrival time                                                   7.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.309
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.738       5.920         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.113       6.033 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.033         ntR435           
 CLMA_214_112/RSCO                 td                    0.113       6.146 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.146         ntR434           
 CLMA_214_116/RSCO                 td                    0.113       6.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.259         ntR433           
 CLMA_214_120/RSCO                 td                    0.113       6.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.372         ntR432           
 CLMA_214_124/RSCO                 td                    0.113       6.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR431           
 CLMA_214_128/RSCO                 td                    0.113       6.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.598         ntR430           
 CLMA_214_132/RSCO                 td                    0.113       6.711 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.711         ntR429           
 CLMA_214_136/RSCO                 td                    0.113       6.824 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.824         ntR428           
 CLMA_214_140/RSCO                 td                    0.113       6.937 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.937         ntR427           
 CLMA_214_144/RSCO                 td                    0.113       7.050 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.050         ntR426           
 CLMA_214_148/RSCO                 td                    0.113       7.163 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.163         ntR425           
 CLMA_214_152/RSCO                 td                    0.113       7.276 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.276         ntR424           
 CLMA_214_156/RSCO                 td                    0.113       7.389 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.389         ntR423           
 CLMA_214_160/RSCO                 td                    0.113       7.502 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.502         ntR422           
 CLMA_214_164/RSCO                 td                    0.113       7.615 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.615         ntR421           
 CLMA_214_168/RSCO                 td                    0.113       7.728 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.728         ntR420           
 CLMA_214_172/RSCO                 td                    0.113       7.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.841         ntR419           
 CLMA_214_176/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.841         Logic Levels: 17 
                                                                                   Logic: 2.145ns(74.402%), Route: 0.738ns(25.598%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.974      14.309         ntclkbufg_0      
 CLMA_214_176/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.864                          
 clock uncertainty                                      -0.350      14.514                          

 Recovery time                                           0.000      14.514                          

 Data required time                                                 14.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.514                          
 Data arrival time                                                   7.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.068       4.958         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.224       5.182 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.738       5.920         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_108/RSCO                 td                    0.113       6.033 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.033         ntR435           
 CLMA_214_112/RSCO                 td                    0.113       6.146 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.146         ntR434           
 CLMA_214_116/RSCO                 td                    0.113       6.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.259         ntR433           
 CLMA_214_120/RSCO                 td                    0.113       6.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[102]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.372         ntR432           
 CLMA_214_124/RSCO                 td                    0.113       6.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[62]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.485         ntR431           
 CLMA_214_128/RSCO                 td                    0.113       6.598 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.598         ntR430           
 CLMA_214_132/RSCO                 td                    0.113       6.711 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.711         ntR429           
 CLMA_214_136/RSCO                 td                    0.113       6.824 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/update_cal_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.824         ntR428           
 CLMA_214_140/RSCO                 td                    0.113       6.937 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.937         ntR427           
 CLMA_214_144/RSCO                 td                    0.113       7.050 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.050         ntR426           
 CLMA_214_148/RSCO                 td                    0.113       7.163 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.163         ntR425           
 CLMA_214_152/RSCO                 td                    0.113       7.276 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.276         ntR424           
 CLMA_214_156/RSCO                 td                    0.113       7.389 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.389         ntR423           
 CLMA_214_160/RSCO                 td                    0.113       7.502 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.502         ntR422           
 CLMA_214_164/RSCO                 td                    0.113       7.615 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.615         ntR421           
 CLMA_214_168/RSCO                 td                    0.113       7.728 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.728         ntR420           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.728         Logic Levels: 16 
                                                                                   Logic: 2.032ns(73.357%), Route: 0.738ns(26.643%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.978      14.313         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.868                          
 clock uncertainty                                      -0.350      14.518                          

 Recovery time                                           0.000      14.518                          

 Data required time                                                 14.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.518                          
 Data arrival time                                                   7.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.041
  Launch Clock Delay      :  4.367
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.032       4.367         ntclkbufg_0      
 CLMA_238_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_238_104/Q1                   tco                   0.184       4.551 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.205       4.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.756         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.301%), Route: 0.205ns(52.699%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.151       5.041         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.619       4.422                          
 clock uncertainty                                       0.200       4.622                          

 Removal time                                           -0.007       4.615                          

 Data required time                                                  4.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.615                          
 Data arrival time                                                   4.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.949       4.284         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.184       4.468 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.235       4.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_88/RSCO                  td                    0.092       4.795 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[14]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.795         ntR579           
 CLMA_178_92/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.795         Logic Levels: 1  
                                                                                   Logic: 0.276ns(54.012%), Route: 0.235ns(45.988%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.090       4.980         ntclkbufg_0      
 CLMA_178_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.659       4.321                          
 clock uncertainty                                       0.200       4.521                          

 Removal time                                            0.000       4.521                          

 Data required time                                                  4.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.521                          
 Data arrival time                                                   4.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[65]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.980
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.949       4.284         ntclkbufg_0      
 CLMS_178_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_178_73/Q1                    tco                   0.184       4.468 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=724)      0.235       4.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_178_88/RSCO                  td                    0.092       4.795 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[14]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.795         ntR579           
 CLMA_178_92/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[65]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.795         Logic Levels: 1  
                                                                                   Logic: 0.276ns(54.012%), Route: 0.235ns(45.988%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.090       4.980         ntclkbufg_0      
 CLMA_178_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[65]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.659       4.321                          
 clock uncertainty                                       0.200       4.521                          

 Removal time                                            0.000       4.521                          

 Data required time                                                  4.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.521                          
 Data arrival time                                                   4.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.302
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.333      10.885         ntR1677          
 DRM_142_192/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.885         Logic Levels: 3  
                                                                                   Logic: 0.580ns(7.665%), Route: 6.987ns(92.335%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.967      14.302         ntclkbufg_0      
 DRM_142_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      14.302                          
 clock uncertainty                                      -0.350      13.952                          

 Recovery time                                          -0.064      13.888                          

 Data required time                                                 13.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.888                          
 Data arrival time                                                  10.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.993  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.263      10.815         ntR1677          
 DRM_142_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.815         Logic Levels: 3  
                                                                                   Logic: 0.580ns(7.736%), Route: 6.917ns(92.264%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.976      14.311         ntclkbufg_0      
 DRM_142_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      14.311                          
 clock uncertainty                                      -0.350      13.961                          

 Recovery time                                          -0.064      13.897                          

 Data required time                                                 13.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.897                          
 Data arrival time                                                  10.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.368
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.968       1.018 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.096       1.114 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.068       2.182         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       2.182 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.136       3.318         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.223       3.541 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.073       3.614         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.151       3.765 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.174         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.277 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.449         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.552 f       CLKROUTE_136/Z   
                                   net (fanout=29)       1.889      10.441         ntR1677          
 CLMA_122_108/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                  10.441         Logic Levels: 3  
                                                                                   Logic: 0.580ns(8.143%), Route: 6.543ns(91.857%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.033      14.368         ntclkbufg_0      
 CLMA_122_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      14.368                          
 clock uncertainty                                      -0.350      14.018                          

 Recovery time                                          -0.476      13.542                          

 Data required time                                                 13.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.542                          
 Data arrival time                                                  10.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.039
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       2.818       5.978         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 DRM_106_4/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.978         Logic Levels: 1  
                                                                                   Logic: 0.310ns(9.730%), Route: 2.876ns(90.270%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.149       5.039         ntclkbufg_0      
 DRM_106_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.039                          
 clock uncertainty                                       0.350       5.389                          

 Removal time                                           -0.063       5.326                          

 Data required time                                                  5.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.326                          
 Data arrival time                                                   5.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       3.295       6.455         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.093       6.548 r       CLKROUTE_137/Z   
                                   net (fanout=1)        0.133       6.681         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.093       6.774 r       CLKROUTE_136/Z   
                                   net (fanout=29)       1.006       7.780         ntR1677          
 DRM_142_24/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.780         Logic Levels: 3  
                                                                                   Logic: 0.496ns(9.944%), Route: 4.492ns(90.056%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.117       5.007         ntclkbufg_0      
 DRM_142_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.007                          
 clock uncertainty                                       0.350       5.357                          

 Removal time                                           -0.063       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_1 (rising edge)                          0.000       0.000 r                        
 V7                                                      0.000       0.000 r       cam_pclk_1 (port)
                                   net (fanout=1)        0.050       0.050         cam_pclk_1       
 IOBS_108_0/DIN                    td                    0.734       0.784 r       cam_pclk_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.784         cam_pclk_1_ibuf/ntD
 IOL_111_5/RX_DATA_DD              td                    0.066       0.850 r       cam_pclk_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.926       1.776         nt_cam_pclk_1    
 USCM_56_117/CLK_USCM              td                    0.000       1.776 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.016       2.792         ntclkbufg_3      
 CLMA_130_104/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_130_104/Q0                   tco                   0.179       2.971 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.029         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/wfifo_rst_h
 CLMA_130_104/Y1                   td                    0.131       3.160 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       3.295       6.455         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.093       6.548 r       CLKROUTE_137/Z   
                                   net (fanout=1)        0.133       6.681         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.093       6.774 r       CLKROUTE_136/Z   
                                   net (fanout=29)       1.086       7.860         ntR1677          
 DRM_106_24/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.860         Logic Levels: 3  
                                                                                   Logic: 0.496ns(9.787%), Route: 4.572ns(90.213%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.127       5.017         ntclkbufg_0      
 DRM_106_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       5.017                          
 clock uncertainty                                       0.350       5.367                          

 Removal time                                           -0.063       5.304                          

 Data required time                                                  5.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.304                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.608       9.853         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_96/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.853         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.178%), Route: 5.680ns(93.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.004      14.339         ntclkbufg_0      
 CLMA_102_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.339                          
 clock uncertainty                                      -0.350      13.989                          

 Recovery time                                          -0.476      13.513                          

 Data required time                                                 13.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.513                          
 Data arrival time                                                   9.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.608       9.853         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_102_96/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.853         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.178%), Route: 5.680ns(93.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.004      14.339         ntclkbufg_0      
 CLMA_102_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      14.339                          
 clock uncertainty                                      -0.350      13.989                          

 Recovery time                                          -0.476      13.513                          

 Data required time                                                 13.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.513                          
 Data arrival time                                                   9.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.329
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.968       1.001 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.001         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.096       1.097 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.563       2.660         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.660 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.139       3.799         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.223       4.022 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.094         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.151       4.245 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       5.583       9.828         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 CLMA_90_96/RS                                                             f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.828         Logic Levels: 1  
                                                                                   Logic: 0.374ns(6.203%), Route: 5.655ns(93.797%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.994      14.329         ntclkbufg_0      
 CLMA_90_96/CLK                                                            r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      14.329                          
 clock uncertainty                                      -0.350      13.979                          

 Recovery time                                          -0.476      13.503                          

 Data required time                                                 13.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.503                          
 Data arrival time                                                   9.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.728  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.131       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       3.891       7.490         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_68/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.490         Logic Levels: 1  
                                                                                   Logic: 0.310ns(7.275%), Route: 3.951ns(92.725%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.067       4.957         ntclkbufg_0      
 DRM_54_68/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.957                          
 clock uncertainty                                       0.350       5.307                          

 Removal time                                           -0.063       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   7.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.736  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.131       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       3.903       7.502         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_44/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.502         Logic Levels: 1  
                                                                                   Logic: 0.310ns(7.255%), Route: 3.963ns(92.745%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.075       4.965         ntclkbufg_0      
 DRM_54_44/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.965                          
 clock uncertainty                                       0.350       5.315                          

 Removal time                                           -0.063       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   7.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.750  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  3.229
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk_2 (rising edge)                          0.000       0.000 r                        
 P3                                                      0.000       0.000 r       cam_pclk_2 (port)
                                   net (fanout=1)        0.033       0.033         cam_pclk_2       
 IOBS_0_13/DIN                     td                    0.734       0.767 r       cam_pclk_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.767         cam_pclk_2_ibuf/ntD
 IOL_7_14/RX_DATA_DD               td                    0.066       0.833 r       cam_pclk_2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.377       2.210         nt_cam_pclk_2    
 USCM_56_118/CLK_USCM              td                    0.000       2.210 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.019       3.229         ntclkbufg_2      
 CLMS_110_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_110_105/Q0                   tco                   0.179       3.408 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.468         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/wfifo_rst_h
 CLMS_110_105/Y1                   td                    0.131       3.599 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17/gateop_perm/Z
                                   net (fanout=42)       4.037       7.636         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/N17
 DRM_54_88/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.636         Logic Levels: 1  
                                                                                   Logic: 0.310ns(7.034%), Route: 4.097ns(92.966%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.089       4.979         ntclkbufg_0      
 DRM_54_88/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       4.979                          
 clock uncertainty                                       0.350       5.329                          

 Removal time                                           -0.063       5.266                          

 Data required time                                                  5.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.266                          
 Data arrival time                                                   7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q0                    tco                   0.221       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.619       4.530         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMA_102_153/Y6CD                 td                    0.103       4.633 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.698       5.331         ntR1544          
 CLMA_102_149/Y6CD                 td                    0.103       5.434 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.986       6.420         ntR1543          
 CLMA_102_140/Y6CD                 td                    0.103       6.523 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.172       6.695         ntR1542          
 CLMA_102_144/Y6CD                 td                    0.103       6.798 f       CLKROUTE_0/Z     
                                   net (fanout=2)        3.177       9.975         ntR1541          
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   9.975         Logic Levels: 4  
                                                                                   Logic: 0.633ns(8.689%), Route: 6.652ns(91.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.952      14.287         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                         0.306      14.593                          
 clock uncertainty                                      -0.350      14.243                          

 Recovery time                                          -0.476      13.767                          

 Data required time                                                 13.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.767                          
 Data arrival time                                                   9.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.287
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q0                    tco                   0.221       2.911 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.619       4.530         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMA_102_153/Y6CD                 td                    0.103       4.633 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.698       5.331         ntR1544          
 CLMA_102_149/Y6CD                 td                    0.103       5.434 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.986       6.420         ntR1543          
 CLMA_102_140/Y6CD                 td                    0.103       6.523 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.172       6.695         ntR1542          
 CLMA_102_144/Y6CD                 td                    0.103       6.798 f       CLKROUTE_0/Z     
                                   net (fanout=2)        3.177       9.975         ntR1541          
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   9.975         Logic Levels: 4  
                                                                                   Logic: 0.633ns(8.689%), Route: 6.652ns(91.311%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.952      14.287         ntclkbufg_0      
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                         0.306      14.593                          
 clock uncertainty                                      -0.350      14.243                          

 Recovery time                                          -0.476      13.767                          

 Data required time                                                 13.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.767                          
 Data arrival time                                                   9.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.935  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  2.702
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.083       2.702         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.221       2.923 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.320      10.243         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_54/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET

 Data arrival time                                                  10.243         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.931%), Route: 7.320ns(97.069%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.996      14.331         ntclkbufg_0      
 IOL_243_54/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/SYSCLK
 clock pessimism                                         0.306      14.637                          
 clock uncertainty                                      -0.350      14.287                          

 Recovery time                                          -0.193      14.094                          

 Data required time                                                 14.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.094                          
 Data arrival time                                                  10.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.032
  Launch Clock Delay      :  2.277
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.964       2.277         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.182       2.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.620       3.079         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_94/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.079         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.693%), Route: 0.620ns(77.307%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.142       5.032         ntclkbufg_0      
 IOL_243_94/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.726                          
 clock uncertainty                                       0.350       5.076                          

 Removal time                                           -0.125       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                   3.079                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.032
  Launch Clock Delay      :  2.277
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.964       2.277         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_69/Q0                    tco                   0.182       2.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.620       3.079         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_93/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.079         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.693%), Route: 0.620ns(77.307%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.142       5.032         ntclkbufg_0      
 IOL_243_93/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.726                          
 clock uncertainty                                       0.350       5.076                          

 Removal time                                           -0.125       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                   3.079                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.008
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.003       2.316         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.184       2.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      3.921       6.421         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_146_140/RSCO                 td                    0.092       6.513 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[45]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.513         ntR249           
 CLMA_146_144/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.513         Logic Levels: 1  
                                                                                   Logic: 0.276ns(6.576%), Route: 3.921ns(93.424%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.118       5.008         ntclkbufg_0      
 CLMA_146_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_new_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.702                          
 clock uncertainty                                       0.350       5.052                          

 Removal time                                            0.000       5.052                          

 Data required time                                                  5.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.052                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.123       2.742         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.223       2.965 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      5.847       8.812         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.105       8.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.917         ntR171           
 CLMA_182_136/RSCO                 td                    0.105       9.022 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.022         ntR170           
 CLMA_182_140/RSCO                 td                    0.105       9.127 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.127         ntR169           
 CLMA_182_144/RSCO                 td                    0.105       9.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.232         ntR168           
 CLMA_182_148/RSCO                 td                    0.105       9.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.337         ntR167           
 CLMA_182_152/RSCO                 td                    0.105       9.442 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.442         ntR166           
 CLMA_182_156/RSCO                 td                    0.105       9.547 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.547         ntR165           
 CLMA_182_160/RSCO                 td                    0.105       9.652 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000       9.652         ntR164           
 CLMA_182_164/RSCO                 td                    0.105       9.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.757         ntR163           
 CLMA_182_168/RSCO                 td                    0.105       9.862 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR162           
 CLMA_182_172/RSCO                 td                    0.105       9.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.967         ntR161           
 CLMA_182_176/RSCO                 td                    0.105      10.072 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.072         ntR160           
 CLMA_182_180/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 12 
                                                                                   Logic: 1.483ns(20.232%), Route: 5.847ns(79.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.562                          
 clock uncertainty                                      -0.150      22.412                          

 Recovery time                                           0.000      22.412                          

 Data required time                                                 22.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.412                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.123       2.742         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.223       2.965 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      5.847       8.812         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.105       8.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.917         ntR171           
 CLMA_182_136/RSCO                 td                    0.105       9.022 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.022         ntR170           
 CLMA_182_140/RSCO                 td                    0.105       9.127 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.127         ntR169           
 CLMA_182_144/RSCO                 td                    0.105       9.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.232         ntR168           
 CLMA_182_148/RSCO                 td                    0.105       9.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.337         ntR167           
 CLMA_182_152/RSCO                 td                    0.105       9.442 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.442         ntR166           
 CLMA_182_156/RSCO                 td                    0.105       9.547 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.547         ntR165           
 CLMA_182_160/RSCO                 td                    0.105       9.652 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000       9.652         ntR164           
 CLMA_182_164/RSCO                 td                    0.105       9.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.757         ntR163           
 CLMA_182_168/RSCO                 td                    0.105       9.862 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR162           
 CLMA_182_172/RSCO                 td                    0.105       9.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.967         ntR161           
 CLMA_182_176/RSCO                 td                    0.105      10.072 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.072         ntR160           
 CLMA_182_180/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 12 
                                                                                   Logic: 1.483ns(20.232%), Route: 5.847ns(79.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.562                          
 clock uncertainty                                      -0.150      22.412                          

 Recovery time                                           0.000      22.412                          

 Data required time                                                 22.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.412                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.123       2.742         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_162_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_162_116/Q1                   tco                   0.223       2.965 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=561)      5.847       8.812         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_132/RSCO                 td                    0.105       8.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.917         ntR171           
 CLMA_182_136/RSCO                 td                    0.105       9.022 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.022         ntR170           
 CLMA_182_140/RSCO                 td                    0.105       9.127 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.127         ntR169           
 CLMA_182_144/RSCO                 td                    0.105       9.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.232         ntR168           
 CLMA_182_148/RSCO                 td                    0.105       9.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.337         ntR167           
 CLMA_182_152/RSCO                 td                    0.105       9.442 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.442         ntR166           
 CLMA_182_156/RSCO                 td                    0.105       9.547 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.547         ntR165           
 CLMA_182_160/RSCO                 td                    0.105       9.652 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=5)        0.000       9.652         ntR164           
 CLMA_182_164/RSCO                 td                    0.105       9.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.757         ntR163           
 CLMA_182_168/RSCO                 td                    0.105       9.862 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[24]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR162           
 CLMA_182_172/RSCO                 td                    0.105       9.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.967         ntR161           
 CLMA_182_176/RSCO                 td                    0.105      10.072 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.072         ntR160           
 CLMA_182_180/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.072         Logic Levels: 12 
                                                                                   Logic: 1.483ns(20.232%), Route: 5.847ns(79.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.943      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.562                          
 clock uncertainty                                      -0.150      22.412                          

 Recovery time                                           0.000      22.412                          

 Data required time                                                 22.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.412                          
 Data arrival time                                                  10.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.184       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.204       2.653         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.092       2.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.745         ntR595           
 CLMA_186_76/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.745         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.500%), Route: 0.204ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.184       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.204       2.653         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.092       2.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.745         ntR595           
 CLMA_186_76/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   2.745         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.500%), Route: 0.204ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q1                    tco                   0.184       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.204       2.653         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_186_72/RSCO                  td                    0.092       2.745 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.745         ntR595           
 CLMA_186_76/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.745         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.500%), Route: 0.204ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.079       2.698         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Removal time                                            0.000       2.328                          

 Data required time                                                  2.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.328                          
 Data arrival time                                                   2.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.473  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      55.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      55.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      55.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.484      57.149         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  57.149         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.597%), Route: 1.742ns(82.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983      55.622         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.473  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      55.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      55.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      55.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.484      57.149         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_178_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  57.149         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.597%), Route: 1.742ns(82.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983      55.622         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.149                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  5.035
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     1.145      55.035         ntclkbufg_0      
 CLMA_122_144/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_122_144/Q0                   tco                   0.221      55.256 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258      55.514         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_118_144/Y3                   td                    0.151      55.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=135)      1.291      56.956         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_162_40/RS                                                            f       u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/RS

 Data arrival time                                                  56.956         Logic Levels: 1  
                                                                                   Logic: 0.372ns(19.365%), Route: 1.549ns(80.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.964      55.603         ntclkbufg_1      
 CLMA_162_40/CLK                                                           r       u_hdmi_top/u_video_driver/pixel_ypos[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.272      55.875                          
 clock uncertainty                                      -0.150      55.725                          

 Recovery time                                          -0.476      55.249                          

 Data required time                                                 55.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.249                          
 Data arrival time                                                  56.956                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.743
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.992      44.327         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.506 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.566         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.271      44.837 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.489      45.326         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 DRM_142_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.326         Logic Levels: 1  
                                                                                   Logic: 0.450ns(45.045%), Route: 0.549ns(54.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.130      42.742         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.470                          
 clock uncertainty                                       0.150      42.620                          

 Removal time                                           -0.063      42.557                          

 Data required time                                                 42.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.557                          
 Data arrival time                                                  45.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.992      44.327         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.506 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.566         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.271      44.837 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.329      45.166         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_154_169/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                  45.166         Logic Levels: 1  
                                                                                   Logic: 0.450ns(53.635%), Route: 0.389ns(46.365%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.085      42.697         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.272      42.425                          
 clock uncertainty                                       0.150      42.575                          

 Removal time                                           -0.187      42.388                          

 Data required time                                                 42.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.388                          
 Data arrival time                                                  45.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.698
  Launch Clock Delay      :  4.327
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3552)     0.992      44.327         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.506 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060      44.566         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/rdfifo_rst_h
 CLMS_154_145/Y3                   td                    0.271      44.837 r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21/gateop_perm/Z
                                   net (fanout=164)      0.329      45.166         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N21
 CLMS_154_169/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                  45.166         Logic Levels: 1  
                                                                                   Logic: 0.450ns(53.635%), Route: 0.389ns(46.365%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.085      42.697         ntclkbufg_1      
 CLMS_154_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272      42.425                          
 clock uncertainty                                       0.150      42.575                          

 Removal time                                           -0.187      42.388                          

 Data required time                                                 42.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.388                          
 Data arrival time                                                  45.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.514       3.453         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_25/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.258%), Route: 0.514ns(69.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.994      15.634         ntclkbufg_1      
 CLMA_202_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.004                          
 clock uncertainty                                      -0.150      15.854                          

 Recovery time                                          -0.476      15.378                          

 Data required time                                                 15.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.378                          
 Data arrival time                                                   3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.514       3.453         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.258%), Route: 0.514ns(69.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.011      15.651         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.021                          
 clock uncertainty                                      -0.150      15.871                          

 Recovery time                                          -0.476      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                   3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.103       2.716         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.514       3.453         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.258%), Route: 0.514ns(69.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.011      15.651         ntclkbufg_1      
 CLMA_202_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.021                          
 clock uncertainty                                      -0.150      15.871                          

 Recovery time                                          -0.476      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                   3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983       2.290         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.210       2.684         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RSCO                  td                    0.085       2.769 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       2.769         ntR672           
 CLMA_174_17/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.769         Logic Levels: 1  
                                                                                   Logic: 0.269ns(56.159%), Route: 0.210ns(43.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.100       2.713         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.343                          
 clock uncertainty                                       0.000       2.343                          

 Removal time                                            0.000       2.343                          

 Data required time                                                  2.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.343                          
 Data arrival time                                                   2.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983       2.290         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.210       2.684         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.684         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.701%), Route: 0.210ns(53.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.104       2.717         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Removal time                                           -0.187       2.160                          

 Data required time                                                  2.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.160                          
 Data arrival time                                                   2.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      0.983       2.290         ntclkbufg_1      
 CLMA_178_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_178_16/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=87)       0.210       2.684         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.684         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.701%), Route: 0.210ns(53.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=264)      1.104       2.717         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Removal time                                           -0.187       2.160                          

 Data required time                                                  2.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.160                          
 Data arrival time                                                   2.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.648       3.081         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.150       3.231 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.472       3.703         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.224       3.927 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.336         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.439 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.611         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.714 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.333      11.047         ntR1677          
 DRM_142_192/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.047         Logic Levels: 6  
                                                                                   Logic: 1.961ns(17.751%), Route: 9.086ns(82.249%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.648       3.081         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.150       3.231 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.472       3.703         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.224       3.927 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.336         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.439 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.611         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.714 f       CLKROUTE_136/Z   
                                   net (fanout=29)       2.263      10.977         ntR1677          
 DRM_142_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.977         Logic Levels: 6  
                                                                                   Logic: 1.961ns(17.865%), Route: 9.016ns(82.135%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.648       3.081         nt_sys_rst_n     
 CLMA_114_124/Y0                   td                    0.150       3.231 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=564)      0.472       3.703         u_ddr3_ctrl_top/N0
 CLMA_130_104/Y1                   td                    0.224       3.927 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17/gateop_perm/Z
                                   net (fanout=26)       4.409       8.336         u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/N17
 CLMA_66_8/Y6CD                    td                    0.103       8.439 f       CLKROUTE_137/Z   
                                   net (fanout=1)        0.172       8.611         ntR1678          
 CLMA_62_8/Y6CD                    td                    0.103       8.714 f       CLKROUTE_136/Z   
                                   net (fanout=29)       1.796      10.510         ntR1677          
 CLMS_122_105/RSCO                 td                    0.113      10.623 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.623         ntR101           
 CLMS_122_109/RSCO                 td                    0.113      10.736 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.736         ntR100           
 CLMS_122_113/RSCO                 td                    0.113      10.849 f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0/RSOUT
                                   net (fanout=6)        0.000      10.849         ntR99            
 CLMS_122_117/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  10.849         Logic Levels: 9  
                                                                                   Logic: 2.300ns(21.200%), Route: 8.549ns(78.800%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[6] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V8                                                      0.000       0.000 r       cam_data_1[6] (port)
                                   net (fanout=1)        0.042       0.042         cam_data_1[6]    
 IOBR_120_0/DIN                    td                    0.734       0.776 r       cam_data_1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.776         cam_data_1_ibuf[6]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.066       0.842 r       cam_data_1_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.241       1.083         nt_cam_data_1[6] 
 CLMA_122_20/A4                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.083         Logic Levels: 2  
                                                                                   Logic: 0.800ns(73.869%), Route: 0.283ns(26.131%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[7] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U7                                                      0.000       0.000 r       cam_data_1[7] (port)
                                   net (fanout=1)        0.047       0.047         cam_data_1[7]    
 IOBD_109_0/DIN                    td                    0.734       0.781 r       cam_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.781         cam_data_1_ibuf[7]/ntD
 IOL_111_6/RX_DATA_DD              td                    0.066       0.847 r       cam_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.351       1.198         nt_cam_data_1[7] 
 CLMA_122_20/B1                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cam_data_d0[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.198         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.778%), Route: 0.398ns(33.222%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data_1[6] (port)
Endpoint    : u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[6]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V8                                                      0.000       0.000 r       cam_data_1[6] (port)
                                   net (fanout=1)        0.042       0.042         cam_data_1[6]    
 IOBR_120_0/DIN                    td                    0.734       0.776 r       cam_data_1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.776         cam_data_1_ibuf[6]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.066       0.842 r       cam_data_1_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.369       1.211         nt_cam_data_1[6] 
 CLMA_122_44/M2                                                            r       u_ov5640_dri_1/u_cmos_capture_data/cmos_data_t[6]/opit_0/D

 Data arrival time                                                   1.211         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.061%), Route: 0.411ns(33.939%)
====================================================================================================

{cam_pclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_106_68/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_68/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_24/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cam_pclk_2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_106_88/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_106_88/CLKA[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_54_88/CLKA[0]       u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_2/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_166_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_166_145/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_166_137/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_178_181/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_210_24/CLKB[0]      u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_128/CLKB[0]     u_ddr3_ctrl_top/u_ddr3_fifo_ctrl_top/u_ctrl_fifo_1/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                     
+-----------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/place_route/top_dual_ov5640_hdmi_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/top_dual_ov5640_hdmi_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/top_dual_ov5640_hdmi.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/top_dual_ov5640_hdmi/prj/report_timing/rtr.db                           
+-----------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 955 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
