Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jan 25 13:51:01 2023
| Host         : r7cad-tsmc40r running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.194        0.000                      0                10081        0.060        0.000                      0                10081       19.600        0.000                       0                  3683  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sclk_in  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk_in             8.194        0.000                      0                 7128        0.060        0.000                      0                 7128       19.600        0.000                       0                  3683  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sclk_in            sclk_in                 30.111        0.000                      0                 2953        0.299        0.000                      0                 2953  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk_in
  To Clock:  sclk_in

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 sclk_in
                            (clock source 'sclk_in'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sclk_out
                            (output port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        9.471ns  (logic 4.901ns (51.751%)  route 4.570ns (48.249%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        2.597    26.148    sclk_out_OBUF
    AJ27                 OBUF (Prop_obuf_I_O)         3.323    29.471 f  sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000    29.471    sclk_out
    AJ27                                                              f  sclk_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.335    39.665    
                         output delay                -2.000    37.665    
  -------------------------------------------------------------------
                         required time                         37.665    
                         arrival time                         -29.471    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 sclk_in
                            (clock source 'sclk_in'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sclk_led
                            (output port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        9.262ns  (logic 4.876ns (52.641%)  route 4.387ns (47.359%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        2.414    25.965    sclk_led_OBUF
    U29                  OBUF (Prop_obuf_I_O)         3.298    29.262 f  sclk_led_OBUF_inst/O
                         net (fo=0)                   0.000    29.262    sclk_led
    U29                                                               f  sclk_led (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.335    39.665    
                         output delay                -2.000    37.665    
  -------------------------------------------------------------------
                         required time                         37.665    
                         arrival time                         -29.262    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 mosi_in
                            (input port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mosi_out
                            (output port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        7.148ns  (logic 4.791ns (67.024%)  route 2.357ns (32.976%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
                         input delay                  2.000    22.000    
    U22                                               0.000    22.000 r  mosi_in (IN)
                         net (fo=0)                   0.000    22.000    mosi_in
    U22                  IBUF (Prop_ibuf_I_O)         1.468    23.468 r  mosi_in_IBUF_inst/O
                         net (fo=3, routed)           2.357    25.825    mosi_out_OBUF
    AH30                 OBUF (Prop_obuf_I_O)         3.323    29.148 r  mosi_out_OBUF_inst/O
                         net (fo=0)                   0.000    29.148    mosi_out
    AH30                                                              r  mosi_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.335    39.665    
                         output delay                -2.000    37.665    
  -------------------------------------------------------------------
                         required time                         37.665    
                         arrival time                         -29.148    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             9.379ns  (required time - arrival time)
  Source:                 mosi_in
                            (input port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mosi_led
                            (output port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        6.286ns  (logic 4.734ns (75.308%)  route 1.552ns (24.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
                         input delay                  2.000    22.000    
    U22                                               0.000    22.000 r  mosi_in (IN)
                         net (fo=0)                   0.000    22.000    mosi_in
    U22                  IBUF (Prop_ibuf_I_O)         1.468    23.468 r  mosi_in_IBUF_inst/O
                         net (fo=3, routed)           1.552    25.020    mosi_led_OBUF
    V26                  OBUF (Prop_obuf_I_O)         3.266    28.286 r  mosi_led_OBUF_inst/O
                         net (fo=0)                   0.000    28.286    mosi_led
    V26                                                               r  mosi_led (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.335    39.665    
                         output delay                -2.000    37.665    
  -------------------------------------------------------------------
                         required time                         37.665    
                         arrival time                         -28.286    
  -------------------------------------------------------------------
                         slack                                  9.379    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/clk_en_latch_reg/G
                            (negative level-sensitive latch clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        2.851ns  (logic 0.384ns (13.471%)  route 2.467ns (86.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 44.695 - 40.000 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 24.996 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.445    24.996    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X21Y263        LDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/clk_en_latch_reg/G  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y263        LDCE (EnToQ_ldce_G_Q)        0.298    25.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/clk_en_latch_reg/Q
                         net (fo=2, routed)           1.111    26.405    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/clk_en_latch
    SLICE_X21Y305        LUT6 (Prop_lut6_I1_O)        0.043    26.448 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_2/O
                         net (fo=1, routed)           1.356    27.804    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_2_n_0
    SLICE_X25Y305        LUT6 (Prop_lut6_I2_O)        0.043    27.847 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[100]_i_1/O
                         net (fo=1, routed)           0.000    27.847    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[100]
    SLICE_X25Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.405    44.695    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X25Y305        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]/C
                         clock pessimism              0.304    44.999    
                         clock uncertainty           -0.335    44.664    
    SLICE_X25Y305        FDCE (Setup_fdce_C_D)        0.034    44.698    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[100]
  -------------------------------------------------------------------
                         required time                         44.698    
                         arrival time                         -27.847    
  -------------------------------------------------------------------
                         slack                                 16.851    

Slack (MET) :             18.383ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
                            (falling edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        1.228ns  (logic 0.263ns (21.409%)  route 0.965ns (78.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.986ns = ( 24.986 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.435    24.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X14Y277        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y277        FDCE (Prop_fdce_C_Q)         0.263    25.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/Q
                         net (fo=10, routed)          0.965    26.215    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.268    44.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__0/C
                         clock pessimism              0.384    44.942    
                         clock uncertainty           -0.335    44.607    
    SLICE_X29Y284        FDCE (Setup_fdce_C_D)       -0.009    44.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         44.598    
                         arrival time                         -26.215    
  -------------------------------------------------------------------
                         slack                                 18.383    

Slack (MET) :             18.384ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
                            (falling edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        1.226ns  (logic 0.263ns (21.444%)  route 0.963ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.986ns = ( 24.986 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.435    24.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X14Y277        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y277        FDCE (Prop_fdce_C_Q)         0.263    25.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/Q
                         net (fo=10, routed)          0.963    26.213    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.268    44.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__1/C
                         clock pessimism              0.384    44.942    
                         clock uncertainty           -0.335    44.607    
    SLICE_X29Y284        FDCE (Setup_fdce_C_D)       -0.010    44.597    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         44.597    
                         arrival time                         -26.213    
  -------------------------------------------------------------------
                         slack                                 18.384    

Slack (MET) :             18.404ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
                            (falling edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        1.185ns  (logic 0.263ns (22.187%)  route 0.922ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.986ns = ( 24.986 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.435    24.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X14Y277        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y277        FDCE (Prop_fdce_C_Q)         0.263    25.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/Q
                         net (fo=10, routed)          0.922    26.172    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne
    SLICE_X26Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.268    44.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X26Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__2/C
                         clock pessimism              0.384    44.942    
                         clock uncertainty           -0.335    44.607    
    SLICE_X26Y283        FDCE (Setup_fdce_C_D)       -0.031    44.576    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         44.576    
                         arrival time                         -26.172    
  -------------------------------------------------------------------
                         slack                                 18.404    

Slack (MET) :             18.483ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
                            (falling edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        1.128ns  (logic 0.263ns (23.310%)  route 0.865ns (76.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.986ns = ( 24.986 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.435    24.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X14Y277        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y277        FDCE (Prop_fdce_C_Q)         0.263    25.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/Q
                         net (fo=10, routed)          0.865    26.115    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.268    44.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X29Y284        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__5/C
                         clock pessimism              0.384    44.942    
                         clock uncertainty           -0.335    44.607    
    SLICE_X29Y284        FDCE (Setup_fdce_C_D)       -0.009    44.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         44.598    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 18.483    

Slack (MET) :             18.521ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
                            (falling edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sclk_in rise@40.000ns - sclk_in fall@20.000ns)
  Data Path Delay:        1.078ns  (logic 0.263ns (24.396%)  route 0.815ns (75.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 44.558 - 40.000 ) 
    Source Clock Delay      (SCD):    4.986ns = ( 24.986 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in fall edge)   20.000    20.000 f  
    T25                                               0.000    20.000 f  sclk_in (IN)
                         net (fo=0)                   0.000    20.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485    21.485 f  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973    23.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    23.551 f  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.435    24.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X14Y277        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y277        FDCE (Prop_fdce_C_Q)         0.263    25.249 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/Q
                         net (fo=10, routed)          0.815    26.064    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne
    SLICE_X26Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.268    44.558    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X26Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]/C
                         clock pessimism              0.384    44.942    
                         clock uncertainty           -0.335    44.607    
    SLICE_X26Y283        FDCE (Setup_fdce_C_D)       -0.022    44.585    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/paddr_reg[0]
  -------------------------------------------------------------------
                         required time                         44.585    
                         arrival time                         -26.064    
  -------------------------------------------------------------------
                         slack                                 18.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.321%)  route 0.224ns (63.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.723     2.063    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X47Y302        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y302        FDCE (Prop_fdce_C_Q)         0.100     2.163 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[132]/Q
                         net (fo=1, routed)           0.224     2.388    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[132]
    SLICE_X44Y306        LUT6 (Prop_lut6_I1_O)        0.028     2.416 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[133]_i_1/O
                         net (fo=1, routed)           0.000     2.416    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[133]
    SLICE_X44Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.968     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X44Y306        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]/C
                         clock pessimism             -0.482     2.095    
                         clock uncertainty            0.200     2.295    
    SLICE_X44Y306        FDCE (Hold_fdce_C_D)         0.060     2.355    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[133]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.128ns (20.691%)  route 0.491ns (79.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.657     1.997    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X21Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y298        FDCE (Prop_fdce_C_Q)         0.100     2.097 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[66]/Q
                         net (fo=1, routed)           0.491     2.588    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[66]
    SLICE_X19Y304        LUT6 (Prop_lut6_I1_O)        0.028     2.616 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[67]_i_1/O
                         net (fo=1, routed)           0.000     2.616    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[67]
    SLICE_X19Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.982     2.591    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X19Y304        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[67]/C
                         clock pessimism             -0.297     2.294    
                         clock uncertainty            0.200     2.494    
    SLICE_X19Y304        FDCE (Hold_fdce_C_D)         0.060     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.199%)  route 0.217ns (59.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.656     1.996    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X20Y294        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y294        FDCE (Prop_fdce_C_Q)         0.118     2.114 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[25]/Q
                         net (fo=1, routed)           0.217     2.332    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[25]
    SLICE_X20Y293        LUT6 (Prop_lut6_I1_O)        0.028     2.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[26]_i_1/O
                         net (fo=1, routed)           0.000     2.360    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[26]
    SLICE_X20Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.881     2.490    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X20Y293        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[26]/C
                         clock pessimism             -0.480     2.010    
                         clock uncertainty            0.200     2.210    
    SLICE_X20Y293        FDCE (Hold_fdce_C_D)         0.087     2.297    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.448%)  route 0.196ns (60.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.729     2.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.028     2.097 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.192     2.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.315 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.739     3.054    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDCE (Prop_fdce_C_Q)         0.100     3.154 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/Q
                         net (fo=4, routed)           0.196     3.351    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_23[46]
    SLICE_X9Y302         LUT6 (Prop_lut6_I5_O)        0.028     3.379 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1/O
                         net (fo=1, routed)           0.000     3.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][46]_i_1_n_0
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.968     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.223     2.835    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.865 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.984     3.849    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]/C
                         clock pessimism             -0.795     3.054    
                         clock uncertainty            0.200     3.254    
    SLICE_X9Y302         FDCE (Hold_fdce_C_D)         0.061     3.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][46]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.729     2.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.028     2.097 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.192     2.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.315 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.658     2.973    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X14Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y298        FDCE (Prop_fdce_C_Q)         0.118     3.091 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/Q
                         net (fo=4, routed)           0.205     3.296    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3]_23[38]
    SLICE_X14Y298        LUT6 (Prop_lut6_I5_O)        0.028     3.324 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][38]_i_1/O
                         net (fo=1, routed)           0.000     3.324    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][38]_i_1_n_0
    SLICE_X14Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.968     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.223     2.835    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.865 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.884     3.749    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X14Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]/C
                         clock pessimism             -0.776     2.973    
                         clock uncertainty            0.200     3.173    
    SLICE_X14Y298        FDCE (Hold_fdce_C_D)         0.087     3.260    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][38]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sa_do[22]
                            (input port clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.406ns (38.621%)  route 2.235ns (61.379%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        7.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
                         input delay                  4.000     4.000    
    K14                                               0.000     4.000 r  sa_do[22] (IN)
                         net (fo=0)                   0.000     4.000    sa_do[22]
    K14                  IBUF (Prop_ibuf_I_O)         1.370     5.370 r  sa_do_IBUF[22]_inst/O
                         net (fo=9, routed)           2.235     7.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[22]
    SLICE_X20Y291        LUT6 (Prop_lut6_I2_O)        0.036     7.642 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[22]_i_1/O
                         net (fo=1, routed)           0.000     7.642    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/next_mask[22]
    SLICE_X20Y291        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.588     5.139    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.043     5.182 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.431     5.613    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         1.448     7.154    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X20Y291        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]/C
                         clock pessimism              0.000     7.154    
                         clock uncertainty            0.235     7.389    
    SLICE_X20Y291        FDCE (Hold_fdce_C_D)         0.188     7.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.577    
                         arrival time                           7.642    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.026%)  route 0.227ns (63.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.733     2.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X25Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y301        FDCE (Prop_fdce_C_Q)         0.100     2.173 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[45]/Q
                         net (fo=1, routed)           0.227     2.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[45]
    SLICE_X28Y301        LUT6 (Prop_lut6_I1_O)        0.028     2.429 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[46]_i_1/O
                         net (fo=1, routed)           0.000     2.429    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[46]
    SLICE_X28Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.977     2.586    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X28Y301        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[46]/C
                         clock pessimism             -0.482     2.104    
                         clock uncertainty            0.200     2.304    
    SLICE_X28Y301        FDCE (Hold_fdce_C_D)         0.060     2.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.448%)  route 0.196ns (60.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.642     1.982    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X31Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y280        FDCE (Prop_fdce_C_Q)         0.100     2.082 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/Q
                         net (fo=5, routed)           0.196     2.279    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]
    SLICE_X31Y280        LUT6 (Prop_lut6_I5_O)        0.028     2.307 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr[1]_i_1_n_0
    SLICE_X31Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.866     2.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X31Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]/C
                         clock pessimism             -0.493     1.982    
                         clock uncertainty            0.200     2.182    
    SLICE_X31Y280        FDCE (Hold_fdce_C_D)         0.060     2.242    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/addr_bit_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.729     2.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.028     2.097 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.192     2.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.315 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.739     3.054    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y302         FDCE (Prop_fdce_C_Q)         0.100     3.154 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/Q
                         net (fo=3, routed)           0.197     3.351    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_22[46]
    SLICE_X9Y302         LUT6 (Prop_lut6_I5_O)        0.028     3.379 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][46]_i_1/O
                         net (fo=1, routed)           0.000     3.379    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][46]_i_1_n_0
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.968     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.223     2.835    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.865 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.984     3.849    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X9Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]/C
                         clock pessimism             -0.795     3.054    
                         clock uncertainty            0.200     3.254    
    SLICE_X9Y302         FDCE (Hold_fdce_C_D)         0.060     3.314    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][46]
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.193%)  route 0.199ns (60.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.729     2.069    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.028     2.097 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.192     2.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.315 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.655     2.970    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X17Y288        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y288        FDCE (Prop_fdce_C_Q)         0.100     3.070 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/Q
                         net (fo=3, routed)           0.199     3.269    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_22[8]
    SLICE_X17Y288        LUT6 (Prop_lut6_I5_O)        0.028     3.297 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1/O
                         net (fo=1, routed)           0.000     3.297    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][8]_i_1_n_0
    SLICE_X17Y288        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.968     2.577    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.612 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sa_clk_INST_0/O
                         net (fo=1, routed)           0.223     2.835    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.865 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/O
                         net (fo=360, routed)         0.880     3.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_1
    SLICE_X17Y288        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]/C
                         clock pessimism             -0.775     2.970    
                         clock uncertainty            0.200     3.170    
    SLICE_X17Y288        FDCE (Hold_fdce_C_D)         0.061     3.231    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sclk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk_0_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         40.000      38.592     BUFGCTRL_X0Y0  sclk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X42Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][133]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X42Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][135]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X18Y308  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][98]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X28Y286  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][9]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X28Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X37Y307  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][47]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X44Y287  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][52]/C
Min Period        n/a     FDCE/C   n/a            0.750         40.000      39.250     SLICE_X38Y285  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][58]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X42Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][133]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X42Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][135]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X28Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[1][46]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X50Y285  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][150]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X37Y290  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][75]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X23Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][78]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X42Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][153]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X34Y310  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X34Y310  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][157]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         20.000      19.600     SLICE_X37Y309  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][112]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X36Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X37Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X7Y292   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X40Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X40Y302  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X39Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X39Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X38Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X38Y304  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         20.000      19.650     SLICE_X40Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk_in
  To Clock:  sclk_in

Setup :            0  Failing Endpoints,  Worst Slack       30.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 0.266ns (2.858%)  route 9.040ns (97.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 44.563 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.696    14.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X17Y283        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.273    44.563    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X17Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]/C
                         clock pessimism              0.384    44.947    
                         clock uncertainty           -0.335    44.612    
    SLICE_X17Y283        FDCE (Recov_fdce_C_CLR)     -0.212    44.400    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][3]
  -------------------------------------------------------------------
                         required time                         44.400    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][17]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][17]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][17]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][18]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][18]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][18]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][1]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][1]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][1]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][2]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][2]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][2]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][3]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][3]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][3]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.114ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][8]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X15Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X15Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][8]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X15Y280        FDCE (Recov_fdce_C_CLR)     -0.212    44.399    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][8]
  -------------------------------------------------------------------
                         required time                         44.399    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.114    

Slack (MET) :             30.139ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][3]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X14Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X14Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][3]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X14Y280        FDCE (Recov_fdce_C_CLR)     -0.187    44.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][3]
  -------------------------------------------------------------------
                         required time                         44.424    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.139    

Slack (MET) :             30.139ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][8]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.266ns (2.860%)  route 9.036ns (97.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 44.562 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.692    14.285    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X14Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.272    44.562    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X14Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][8]/C
                         clock pessimism              0.384    44.946    
                         clock uncertainty           -0.335    44.611    
    SLICE_X14Y280        FDCE (Recov_fdce_C_CLR)     -0.187    44.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][8]
  -------------------------------------------------------------------
                         required time                         44.424    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 30.139    

Slack (MET) :             30.169ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][17]/CLR
                            (recovery check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_in rise@40.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 0.266ns (2.858%)  route 9.040ns (97.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 44.563 - 40.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.458    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.551 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.432     4.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.223     5.206 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.344     5.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.043     5.593 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        8.696    14.289    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X16Y283        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)   40.000    40.000 r  
    T25                                               0.000    40.000 r  sclk_in (IN)
                         net (fo=0)                   0.000    40.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         1.353    41.353 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.854    43.207    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    43.290 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        1.273    44.563    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X16Y283        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][17]/C
                         clock pessimism              0.384    44.947    
                         clock uncertainty           -0.335    44.612    
    SLICE_X16Y283        FDCE (Recov_fdce_C_CLR)     -0.154    44.458    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/write_data_bits_reg[3][17]
  -------------------------------------------------------------------
                         required time                         44.458    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                 30.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][5]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.805%)  route 0.332ns (72.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.153     2.444    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X27Y279        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.866     2.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y279        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][5]/C
                         clock pessimism             -0.462     2.013    
                         clock uncertainty            0.200     2.213    
    SLICE_X27Y279        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][6]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.679%)  route 0.334ns (72.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.155     2.446    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X26Y279        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.866     2.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y279        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][6]/C
                         clock pessimism             -0.462     2.013    
                         clock uncertainty            0.200     2.213    
    SLICE_X26Y279        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][7]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.530%)  route 0.440ns (77.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.260     2.551    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X27Y282        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.869     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][7]/C
                         clock pessimism             -0.462     2.016    
                         clock uncertainty            0.200     2.216    
    SLICE_X27Y282        FDCE (Remov_fdce_C_CLR)     -0.069     2.147    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][5]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.574%)  route 0.439ns (77.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.259     2.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X27Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.867     2.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][5]/C
                         clock pessimism             -0.462     2.014    
                         clock uncertainty            0.200     2.214    
    SLICE_X27Y280        FDCE (Remov_fdce_C_CLR)     -0.069     2.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][6]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.574%)  route 0.439ns (77.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.259     2.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X27Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.867     2.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][6]/C
                         clock pessimism             -0.462     2.014    
                         clock uncertainty            0.200     2.214    
    SLICE_X27Y280        FDCE (Remov_fdce_C_CLR)     -0.069     2.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][7]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.574%)  route 0.439ns (77.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.259     2.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X27Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.867     2.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X27Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][7]/C
                         clock pessimism             -0.462     2.014    
                         clock uncertainty            0.200     2.214    
    SLICE_X27Y280        FDCE (Remov_fdce_C_CLR)     -0.069     2.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][0]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.128ns (22.447%)  route 0.442ns (77.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.262     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X26Y282        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.869     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][0]/C
                         clock pessimism             -0.462     2.016    
                         clock uncertainty            0.200     2.216    
    SLICE_X26Y282        FDCE (Remov_fdce_C_CLR)     -0.069     2.147    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][7]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.128ns (22.447%)  route 0.442ns (77.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.262     2.554    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X26Y282        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.869     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y282        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][7]/C
                         clock pessimism             -0.462     2.016    
                         clock uncertainty            0.200     2.216    
    SLICE_X26Y282        FDCE (Remov_fdce_C_CLR)     -0.069     2.147    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][5]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.491%)  route 0.441ns (77.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.261     2.552    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X26Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.867     2.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][5]/C
                         clock pessimism             -0.462     2.014    
                         clock uncertainty            0.200     2.214    
    SLICE_X26Y280        FDCE (Remov_fdce_C_CLR)     -0.069     2.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][6]/CLR
                            (removal check against rising-edge clock sclk_in  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_in rise@0.000ns - sclk_in rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.491%)  route 0.441ns (77.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.314    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.643     1.983    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X30Y281        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y281        FDPE (Prop_fdpe_C_Q)         0.100     2.083 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.180     2.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X30Y279        LUT2 (Prop_lut2_I0_O)        0.028     2.291 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2953, routed)        0.261     2.552    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_6
    SLICE_X26Y280        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk_in rise edge)    0.000     0.000 r  
    T25                                               0.000     0.000 r  sclk_in (IN)
                         net (fo=0)                   0.000     0.000    sclk_in
    T25                  IBUF (Prop_ibuf_I_O)         0.606     0.606 r  sclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.579    sclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.609 r  sclk_in_IBUF_BUFG_inst/O
                         net (fo=3325, routed)        0.867     2.476    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X26Y280        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][6]/C
                         clock pessimism             -0.462     2.014    
                         clock uncertainty            0.200     2.214    
    SLICE_X26Y280        FDCE (Remov_fdce_C_CLR)     -0.069     2.145    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.407    





