
*** Running vivado
    with args -log design_fpga_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_fpga_auto_us_1.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_fpga_auto_us_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_fpga_auto_us_1, cache-ID = d0f923f3e1090939.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 20:13:04 2022...
