{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673122704846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673122704846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 17:18:24 2023 " "Processing started: Sat Jan  7 17:18:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673122704846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122704846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122704847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673122705131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673122705131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_VGA_Generator-behavior " "Found design unit 1: DE10_LITE_VGA_Generator-behavior" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715544 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_VGA_Generator " "Found entity 1: DE10_LITE_VGA_Generator" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/VGA_SYNC.VHD 2 1 " "Found 2 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/VGA_SYNC.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../src/VGA_SYNC.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/VGA_SYNC.VHD" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715545 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../src/VGA_SYNC.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/VGA_SYNC.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/UP1PACK.VHD 1 0 " "Found 1 design units, including 0 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/UP1PACK.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up1core " "Found design unit 1: up1core" {  } { { "../src/UP1PACK.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/UP1PACK.VHD" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD 2 1 " "Found 2 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Found design unit 1: Char_ROM-a" {  } { { "../src/CHAR_ROM.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "../src/CHAR_ROM.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_Golden_Topzera-rtl " "Found design unit 1: DE10_LITE_Golden_Topzera-rtl" {  } { { "../src/DE10_LITE_Golden_Top.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715548 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Topzera " "Found entity 1: DE10_LITE_Golden_Topzera" {  } { { "../src/DE10_LITE_Golden_Top.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RV16Cm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RV16Cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_RV16Cm " "Found entity 1: DE10_LITE_RV16Cm" {  } { { "../src/DE10_LITE_RV16Cm.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RV16Cm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_memory-SYN " "Found design unit 1: de10_lite_memory-SYN" {  } { { "../src/DE10_LITE_Memory.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715550 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Memory " "Found entity 1: DE10_LITE_Memory" {  } { { "../src/DE10_LITE_Memory.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/RV16Cm_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/RV16Cm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV16Cm_pkg " "Found design unit 1: RV16Cm_pkg" {  } { { "../src/RV16Cm_pkg.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/RV16Cm_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_counter " "Found entity 1: DE10_LITE_counter" {  } { { "../src/DE10_LITE_counter.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_FSM " "Found entity 1: DE10_LITE_FSM" {  } { { "../src/DE10_LITE_FSM.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_ALU " "Found entity 1: DE10_LITE_ALU" {  } { { "../src/DE10_LITE_ALU.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RegBank.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RegBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_RegBank " "Found entity 1: DE10_LITE_RegBank" {  } { { "../src/DE10_LITE_RegBank.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RegBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_decod.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_decod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_decod " "Found entity 1: DE10_LITE_decod" {  } { { "../src/DE10_LITE_decod.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_decod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/MAX6816.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/MAX6816.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX6816 " "Found entity 1: MAX6816" {  } { { "../src/MAX6816.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/MAX6816.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/control_unit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/CU_main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/CU_main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU_main_decoder " "Found entity 1: CU_main_decoder" {  } { { "../src/CU_main_decoder.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_main_decoder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU_sequential " "Found entity 1: CU_sequential" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "../src/alu_decoder.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715560 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Golden_Top.v(94) " "Verilog HDL Module Instantiation warning at DE10_LITE_Golden_Top.v(94): ignored dangling comma in List of Port Connections" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1673122715561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/two_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/two_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_complement " "Found entity 1: two_complement" {  } { { "../src/two_complement.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/two_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2NxN " "Found entity 1: mux_2NxN" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715564 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4NxN " "Found entity 2: mux_4NxN" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715564 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8NxN " "Found entity 3: mux_8NxN" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Templates/RISCV_based_processor/src/N_zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Templates/RISCV_based_processor/src/N_zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_zero_extend " "Found entity 1: N_zero_extend" {  } { { "../src/N_zero_extend.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/N_zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673122715705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op DE10_LITE_Golden_Top.v(46) " "Verilog HDL or VHDL warning at DE10_LITE_Golden_Top.v(46): object \"Op\" assigned a value but never read" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673122715707 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Funct3 DE10_LITE_Golden_Top.v(47) " "Verilog HDL or VHDL warning at DE10_LITE_Golden_Top.v(47): object \"Funct3\" assigned a value but never read" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673122715707 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ReadData DE10_LITE_Golden_Top.v(146) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(146): variable \"ReadData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715708 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] DE10_LITE_Golden_Top.v(9) " "Output port \"LEDR\[9..2\]\" at DE10_LITE_Golden_Top.v(9) has no driver" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673122715711 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:FSM0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:FSM0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "FSM0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_main_decoder control_unit:FSM0\|CU_main_decoder:cu_decoder " "Elaborating entity \"CU_main_decoder\" for hierarchy \"control_unit:FSM0\|CU_main_decoder:cu_decoder\"" {  } { { "../src/control_unit.v" "cu_decoder" { Text "/home/coveiro/Templates/RISCV_based_processor/src/control_unit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder control_unit:FSM0\|alu_decoder:aludecod " "Elaborating entity \"alu_decoder\" for hierarchy \"control_unit:FSM0\|alu_decoder:aludecod\"" {  } { { "../src/control_unit.v" "aludecod" { Text "/home/coveiro/Templates/RISCV_based_processor/src/control_unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715731 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func alu_decoder.v(29) " "Verilog HDL Always Construct warning at alu_decoder.v(29): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/alu_decoder.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715731 "|DE10_LITE_Golden_Top|control_unit:FSM0|alu_decoder:aludecod"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func alu_decoder.v(30) " "Verilog HDL Always Construct warning at alu_decoder.v(30): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/alu_decoder.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715731 "|DE10_LITE_Golden_Top|control_unit:FSM0|alu_decoder:aludecod"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func alu_decoder.v(31) " "Verilog HDL Always Construct warning at alu_decoder.v(31): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/alu_decoder.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715731 "|DE10_LITE_Golden_Top|control_unit:FSM0|alu_decoder:aludecod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_sequential control_unit:FSM0\|CU_sequential:cseq " "Elaborating entity \"CU_sequential\" for hierarchy \"control_unit:FSM0\|CU_sequential:cseq\"" {  } { { "../src/control_unit.v" "cseq" { Text "/home/coveiro/Templates/RISCV_based_processor/src/control_unit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op CU_sequential.v(23) " "Verilog HDL Always Construct warning at CU_sequential.v(23): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 "|DE10_LITE_Golden_Top|control_unit:FSM0|CU_sequential:cseq"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op CU_sequential.v(24) " "Verilog HDL Always Construct warning at CU_sequential.v(24): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 "|DE10_LITE_Golden_Top|control_unit:FSM0|CU_sequential:cseq"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op CU_sequential.v(25) " "Verilog HDL Always Construct warning at CU_sequential.v(25): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 "|DE10_LITE_Golden_Top|control_unit:FSM0|CU_sequential:cseq"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func_3 CU_sequential.v(29) " "Verilog HDL Always Construct warning at CU_sequential.v(29): variable \"func_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 "|DE10_LITE_Golden_Top|control_unit:FSM0|CU_sequential:cseq"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func_3 CU_sequential.v(30) " "Verilog HDL Always Construct warning at CU_sequential.v(30): variable \"func_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/CU_sequential.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1673122715732 "|DE10_LITE_Golden_Top|control_unit:FSM0|CU_sequential:cseq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Memory DE10_LITE_Memory:Memory0 " "Elaborating entity \"DE10_LITE_Memory\" for hierarchy \"DE10_LITE_Memory:Memory0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "Memory0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\"" {  } { { "../src/DE10_LITE_Memory.vhd" "altsyncram_component" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\"" {  } { { "../src/DE10_LITE_Memory.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/program.mif " "Parameter \"init_file\" = \"../src/program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715817 ""}  } { { "../src/DE10_LITE_Memory.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673122715817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3s3 " "Found entity 1: altsyncram_o3s3" {  } { { "db/altsyncram_o3s3.tdf" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_o3s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3s3 DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\|altsyncram_o3s3:auto_generated " "Elaborating entity \"altsyncram_o3s3\" for hierarchy \"DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\|altsyncram_o3s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:RegBank0 " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:RegBank0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "RegBank0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 register_bank.v(15) " "Verilog HDL assignment warning at register_bank.v(15): truncated value with size 32 to match size of target (16)" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/register_bank.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715873 "|DE10_LITE_Golden_Top|RegBank:RegBank0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 register_bank.v(16) " "Verilog HDL assignment warning at register_bank.v(16): truncated value with size 32 to match size of target (16)" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/register_bank.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715873 "|DE10_LITE_Golden_Top|RegBank:RegBank0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "ALU0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_complement ALU:ALU0\|two_complement:twc " "Elaborating entity \"two_complement\" for hierarchy \"ALU:ALU0\|two_complement:twc\"" {  } { { "../src/ALU.v" "twc" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 two_complement.v(5) " "Verilog HDL assignment warning at two_complement.v(5): truncated value with size 32 to match size of target (16)" {  } { { "../src/two_complement.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/two_complement.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715876 "|DE10_LITE_Golden_Top|ALU:ALU0|two_complement:twc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2NxN ALU:ALU0\|mux_2NxN:m1 " "Elaborating entity \"mux_2NxN\" for hierarchy \"ALU:ALU0\|mux_2NxN:m1\"" {  } { { "../src/ALU.v" "m1" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(12) " "Verilog HDL assignment warning at muxes.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715877 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_2NxN:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_zero_extend ALU:ALU0\|N_zero_extend:zExt1 " "Elaborating entity \"N_zero_extend\" for hierarchy \"ALU:ALU0\|N_zero_extend:zExt1\"" {  } { { "../src/ALU.v" "zExt1" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8NxN ALU:ALU0\|mux_8NxN:m2 " "Elaborating entity \"mux_8NxN\" for hierarchy \"ALU:ALU0\|mux_8NxN:m2\"" {  } { { "../src/ALU.v" "m2" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selection_wires muxes.v(56) " "Verilog HDL or VHDL warning at muxes.v(56): object \"selection_wires\" assigned a value but never read" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673122715879 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(64) " "Verilog HDL assignment warning at muxes.v(64): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715879 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(70) " "Verilog HDL assignment warning at muxes.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715879 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(76) " "Verilog HDL assignment warning at muxes.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715879 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4NxN ALU:ALU0\|mux_8NxN:m2\|mux_4NxN:m1 " "Elaborating entity \"mux_4NxN\" for hierarchy \"ALU:ALU0\|mux_8NxN:m2\|mux_4NxN:m1\"" {  } { { "../src/muxes.v" "m1" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selection_wires muxes.v(26) " "Verilog HDL or VHDL warning at muxes.v(26): object \"selection_wires\" assigned a value but never read" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673122715881 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2|mux_4NxN:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(34) " "Verilog HDL assignment warning at muxes.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715881 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2|mux_4NxN:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 muxes.v(40) " "Verilog HDL assignment warning at muxes.v(40): truncated value with size 32 to match size of target (1)" {  } { { "../src/muxes.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/muxes.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673122715881 "|DE10_LITE_Golden_Top|ALU:ALU0|mux_8NxN:m2|mux_4NxN:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_counter DE10_LITE_counter:CNT0 " "Elaborating entity \"DE10_LITE_counter\" for hierarchy \"DE10_LITE_counter:CNT0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "CNT0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_decod DE10_LITE_decod:display1 " "Elaborating entity \"DE10_LITE_decod\" for hierarchy \"DE10_LITE_decod:display1\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "display1" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_VGA_Generator DE10_LITE_VGA_Generator:VGA0 " "Elaborating entity \"DE10_LITE_VGA_Generator\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "VGA0" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom\"" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "format_rom" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom " "Elaborated megafunction instantiation \"DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom\"" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom " "Instantiated megafunction \"DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/format.mif " "Parameter \"init_file\" = \"../src/format.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 60 " "Parameter \"numwords_a\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122715924 ""}  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673122715924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emr3 " "Found entity 1: altsyncram_emr3" {  } { { "db/altsyncram_emr3.tdf" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_emr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122715972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122715972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emr3 DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom\|altsyncram_emr3:auto_generated " "Elaborating entity \"altsyncram_emr3\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|altsyncram:format_rom\|altsyncram_emr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC DE10_LITE_VGA_Generator:VGA0\|VGA_SYNC:SYNC " "Elaborating entity \"VGA_SYNC\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|VGA_SYNC:SYNC\"" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "SYNC" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM " "Elaborating entity \"Char_ROM\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\"" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "CGROM" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\"" {  } { { "../src/CHAR_ROM.VHD" "char_gen_rom" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122715982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom " "Elaborated megafunction instantiation \"DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\"" {  } { { "../src/CHAR_ROM.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" 23 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122716008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom " "Instantiated megafunction \"DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/TCGROM.MIF " "Parameter \"init_file\" = \"../src/TCGROM.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673122716008 ""}  } { { "../src/CHAR_ROM.VHD" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD" 23 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673122716008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8or3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8or3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8or3 " "Found entity 1: altsyncram_8or3" {  } { { "db/altsyncram_8or3.tdf" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_8or3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673122716058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122716058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8or3 DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated " "Elaborating entity \"altsyncram_8or3\" for hierarchy \"DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122716058 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[15\] " "Net \"ALU:ALU0\|DoNothing\[15\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[15\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[14\] " "Net \"ALU:ALU0\|DoNothing\[14\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[14\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[13\] " "Net \"ALU:ALU0\|DoNothing\[13\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[13\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[12\] " "Net \"ALU:ALU0\|DoNothing\[12\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[12\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[11\] " "Net \"ALU:ALU0\|DoNothing\[11\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[11\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[10\] " "Net \"ALU:ALU0\|DoNothing\[10\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[10\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[9\] " "Net \"ALU:ALU0\|DoNothing\[9\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[9\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[8\] " "Net \"ALU:ALU0\|DoNothing\[8\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[8\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[7\] " "Net \"ALU:ALU0\|DoNothing\[7\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[7\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[6\] " "Net \"ALU:ALU0\|DoNothing\[6\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[6\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[5\] " "Net \"ALU:ALU0\|DoNothing\[5\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[5\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[4\] " "Net \"ALU:ALU0\|DoNothing\[4\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[4\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[3\] " "Net \"ALU:ALU0\|DoNothing\[3\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[3\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[2\] " "Net \"ALU:ALU0\|DoNothing\[2\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[2\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[1\] " "Net \"ALU:ALU0\|DoNothing\[1\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[1\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU0\|DoNothing\[0\] " "Net \"ALU:ALU0\|DoNothing\[0\]\" is missing source, defaulting to GND" {  } { { "../src/ALU.v" "DoNothing\[0\]" { Text "/home/coveiro/Templates/RISCV_based_processor/src/ALU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673122716131 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673122716131 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673122717326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673122718309 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673122718309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673122718438 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\|altsyncram_o3s3:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"DE10_LITE_Memory:Memory0\|altsyncram:altsyncram_component\|altsyncram_o3s3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_o3s3.tdf" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_o3s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/DE10_LITE_Memory.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd" 62 0 0 } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 134 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122720065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673122720266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673122720266 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673122720375 "|DE10_LITE_Golden_Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673122720375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "900 " "Implemented 900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673122720375 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673122720375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "817 " "Implemented 817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673122720375 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673122720375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673122720375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673122720397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 17:18:40 2023 " "Processing ended: Sat Jan  7 17:18:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673122720397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673122720397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673122720397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673122720397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673122721462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673122721463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 17:18:41 2023 " "Processing started: Sat Jan  7 17:18:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673122721463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673122721463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673122721463 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673122721520 ""}
{ "Info" "0" "" "Project  = DE10_LITE_Golden_Top" {  } {  } 0 0 "Project  = DE10_LITE_Golden_Top" 0 0 "Fitter" 0 0 1673122721521 ""}
{ "Info" "0" "" "Revision = DE10_LITE_Golden_Top" {  } {  } 0 0 "Revision = DE10_LITE_Golden_Top" 0 0 "Fitter" 0 0 1673122721521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673122721640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673122721640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_Golden_Top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_Golden_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673122721649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673122721715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673122721715 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673122722012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673122722018 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673122722102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673122722102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673122722109 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673122722109 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673122722109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673122722109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673122722109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673122722109 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673122722112 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673122722221 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.sdc " "Reading SDC File: 'DE10_LITE_Golden_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673122723151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673122723154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673122723155 ""}  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673122723155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673122723155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673122723156 ""}  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673122723156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1673122723156 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_counter:CNT0\|q\[25\] " "Node: DE10_LITE_counter:CNT0\|q\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:FSM0\|curr_state\[0\] DE10_LITE_counter:CNT0\|q\[25\] " "Register control_unit:FSM0\|curr_state\[0\] is being clocked by DE10_LITE_counter:CNT0\|q\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122723159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673122723159 "|DE10_LITE_Golden_Top|DE10_LITE_counter:CNT0|q[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Node: DE10_LITE_VGA_Generator:VGA0\|clock_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a5~porta_address_reg0 DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a5~porta_address_reg0 is being clocked by DE10_LITE_VGA_Generator:VGA0\|clock_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122723159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673122723159 "|DE10_LITE_Golden_Top|DE10_LITE_VGA_Generator:VGA0|clock_25MHz"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1673122723163 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673122723164 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673122723164 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673122723164 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673122723164 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673122723164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_counter:CNT0\|q\[25\] " "Destination node DE10_LITE_counter:CNT0\|q\[25\]" {  } { { "../src/DE10_LITE_counter.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Destination node DE10_LITE_VGA_Generator:VGA0\|clock_25MHz" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673122723328 ""}  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673122723328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_counter:CNT0\|q\[25\]  " "Automatically promoted node DE10_LITE_counter:CNT0\|q\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_counter:CNT0\|q\[25\]~73 " "Destination node DE10_LITE_counter:CNT0\|q\[25\]~73" {  } { { "../src/DE10_LITE_counter.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_VGA_Generator:VGA0\|char_address~8 " "Destination node DE10_LITE_VGA_Generator:VGA0\|char_address~8" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[0\]~output " "Destination node LEDR\[0\]~output" {  } { { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673122723328 ""}  } { { "../src/DE10_LITE_counter.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673122723328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz  " "Automatically promoted node DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673122723328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz~0 " "Destination node DE10_LITE_VGA_Generator:VGA0\|clock_25MHz~0" {  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673122723328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673122723328 ""}  } { { "../src/DE10_LITE_VGA_Generator.vhd" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673122723328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673122723893 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673122723895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673122723896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673122723898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673122723902 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673122723905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673122723905 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673122723906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673122723935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673122723937 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673122723937 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673122724098 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1673122724098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673122724099 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673122724104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673122726544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673122726796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673122726839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673122727506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673122727506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673122728280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673122730873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673122730873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673122731215 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1673122731215 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673122731215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673122731216 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673122731469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673122731484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673122732542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673122732543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673122733768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673122734572 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1673122734858 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" "" { Assignment "/nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../src/DE10_LITE_Golden_Top.v" "" { Text "/home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/coveiro/Templates/RISCV_based_processor/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673122734867 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1673122734867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/coveiro/Templates/RISCV_based_processor/quartus/output_files/DE10_LITE_Golden_Top.fit.smsg " "Generated suppressed messages file /home/coveiro/Templates/RISCV_based_processor/quartus/output_files/DE10_LITE_Golden_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673122734972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673122735572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 17:18:55 2023 " "Processing ended: Sat Jan  7 17:18:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673122735572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673122735572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673122735572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673122735572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673122736723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673122736724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 17:18:56 2023 " "Processing started: Sat Jan  7 17:18:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673122736724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673122736724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673122736724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1673122737045 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673122739245 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673122739324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673122740521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 17:19:00 2023 " "Processing ended: Sat Jan  7 17:19:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673122740521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673122740521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673122740521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673122740521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673122740674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673122741559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673122741559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 17:19:01 2023 " "Processing started: Sat Jan  7 17:19:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673122741559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673122741559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_sta DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673122741559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673122741629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1673122741808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673122741808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122741874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122741874 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.sdc " "Reading SDC File: 'DE10_LITE_Golden_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1673122742294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1673122742297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673122742298 ""}  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1673122742298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1673122742298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673122742299 ""}  } { { "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" "" { Text "/home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1673122742299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1673122742299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_counter:CNT0\|q\[25\] " "Node: DE10_LITE_counter:CNT0\|q\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:FSM0\|curr_state\[0\] DE10_LITE_counter:CNT0\|q\[25\] " "Register control_unit:FSM0\|curr_state\[0\] is being clocked by DE10_LITE_counter:CNT0\|q\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122742302 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122742302 "|DE10_LITE_Golden_Top|DE10_LITE_counter:CNT0|q[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Node: DE10_LITE_VGA_Generator:VGA0\|clock_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by DE10_LITE_VGA_Generator:VGA0\|clock_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122742302 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122742302 "|DE10_LITE_Golden_Top|DE10_LITE_VGA_Generator:VGA0|clock_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673122742304 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673122742306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673122742313 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1673122742315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.725 " "Worst-case setup slack is 15.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.725               0.000 MAX10_CLK1_50  " "   15.725               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122742317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 MAX10_CLK1_50  " "    0.356               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122742318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122742319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122742319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.576 " "Worst-case minimum pulse width slack is 9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 MAX10_CLK1_50  " "    9.576               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122742320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122742320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673122742338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673122742372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673122743676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_counter:CNT0\|q\[25\] " "Node: DE10_LITE_counter:CNT0\|q\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:FSM0\|curr_state\[0\] DE10_LITE_counter:CNT0\|q\[25\] " "Register control_unit:FSM0\|curr_state\[0\] is being clocked by DE10_LITE_counter:CNT0\|q\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122743812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122743812 "|DE10_LITE_Golden_Top|DE10_LITE_counter:CNT0|q[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Node: DE10_LITE_VGA_Generator:VGA0\|clock_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by DE10_LITE_VGA_Generator:VGA0\|clock_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122743812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122743812 "|DE10_LITE_Golden_Top|DE10_LITE_VGA_Generator:VGA0|clock_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673122743813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.170 " "Worst-case setup slack is 16.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.170               0.000 MAX10_CLK1_50  " "   16.170               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122743816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 MAX10_CLK1_50  " "    0.321               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122743817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122743818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122743818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.549 " "Worst-case minimum pulse width slack is 9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.549               0.000 MAX10_CLK1_50  " "    9.549               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122743819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122743819 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673122743834 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_counter:CNT0\|q\[25\] " "Node: DE10_LITE_counter:CNT0\|q\[25\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:FSM0\|curr_state\[0\] DE10_LITE_counter:CNT0\|q\[25\] " "Register control_unit:FSM0\|curr_state\[0\] is being clocked by DE10_LITE_counter:CNT0\|q\[25\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122744049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122744049 "|DE10_LITE_Golden_Top|DE10_LITE_counter:CNT0|q[25]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Node: DE10_LITE_VGA_Generator:VGA0\|clock_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 DE10_LITE_VGA_Generator:VGA0\|clock_25MHz " "Register DE10_LITE_VGA_Generator:VGA0\|Char_ROM:CGROM\|altsyncram:char_gen_rom\|altsyncram_8or3:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by DE10_LITE_VGA_Generator:VGA0\|clock_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673122744049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1673122744049 "|DE10_LITE_Golden_Top|DE10_LITE_VGA_Generator:VGA0|clock_25MHz"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673122744049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.117 " "Worst-case setup slack is 18.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.117               0.000 MAX10_CLK1_50  " "   18.117               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122744052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 MAX10_CLK1_50  " "    0.151               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122744053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122744053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673122744054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.333 " "Worst-case minimum pulse width slack is 9.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.333               0.000 MAX10_CLK1_50  " "    9.333               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673122744055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673122744055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673122745176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673122745178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673122745221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 17:19:05 2023 " "Processing ended: Sat Jan  7 17:19:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673122745221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673122745221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673122745221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673122745221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1673122746335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673122746335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 17:19:06 2023 " "Processing started: Sat Jan  7 17:19:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673122746335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673122746335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673122746336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1673122746695 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1673122746748 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_LITE_Golden_Top.vho /home/coveiro/Templates/RISCV_based_processor/quartus/simulation/modelsim/ simulation " "Generated file DE10_LITE_Golden_Top.vho in folder \"/home/coveiro/Templates/RISCV_based_processor/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673122747033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673122747073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 17:19:07 2023 " "Processing ended: Sat Jan  7 17:19:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673122747073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673122747073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673122747073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673122747073 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673122747226 ""}
