// Seed: 1726757135
`default_nettype id_21
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output id_9,
    input reg id_10,
    output id_11,
    input id_12,
    output id_13,
    input id_14,
    output id_15,
    output id_16,
    output logic id_17,
    output reg id_18,
    input id_19,
    output id_20,
    output reg id_21,
    input logic id_22,
    input id_23,
    output id_24,
    input id_25,
    input logic id_26,
    input reg id_27
);
  assign id_1 = id_12 & 1;
  reg id_28;
  logic id_29 (
      1'b0,
      1'b0
  );
  always @((1), 1 or posedge id_27) begin
    {(1), id_25, id_10, id_14, id_28, id_2, id_19} <= "";
    id_18 <= 1;
    id_21 <= id_19;
    id_24 <= id_27;
  end
endmodule
