// Seed: 60273285
module module_0;
  assign id_1 = ~id_1 ? 1'b0 : 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input uwire id_14
    , id_16
);
  assign id_1 = 1;
  module_0();
endmodule
