"C:/Git/E155Project/FPGA/Src/I2Srx.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Src/I2Stx.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Src/top.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Src/Data_Fast_to_Slow.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Src/Fast_to_Slow_CDC.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Src/Data_Slow_to_Fast.sv=verilog,work,System Verilog"
"C:/Git/E155Project/FPGA/Testbench/Data_Slow_to_Fast_tb.sv=verilog,work"
