// Seed: 1661685324
module module_0;
  logic id_1, id_2;
  logic id_3, id_4;
  wire id_5;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    module_1,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  output wire id_29;
  output reg id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  module_0 modCall_1 ();
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wor id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wand id_2;
  input wire id_1;
  assign id_9 = -1'b0 == id_22;
  always
    if ('b0) begin : LABEL_0
      if (-1 ^ -1) begin : LABEL_1
        id_28 = -1;
      end
    end
  always @(*) begin : LABEL_2
    $signed(27);
    ;
  end
  assign id_26 = id_25;
  timeunit 1ps / 1ps;
  assign id_2  = 1 - ~id_3 - id_14;
endmodule
