<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Member List
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XBram_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_bram___config.html">XBram_Config</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#36bcf099f314447379b26ce05a815a1d">CorrectableCounterBits</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#c8192afe14e2f2072907dc22e9ffcc76">CorrectableFailingDataRegs</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#3702e8a90e6181f6d82e932b46c870e8">CorrectableFailingRegisters</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#309fd7c1bba14dcd3efb55667a07f9f7">CtrlBaseAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#afb72da10347f5456b4ca1797b489272">CtrlHighAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#3b701a68f2944d1accc5596124941c94">DataWidth</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#d0263c6cf0769cabc86cfe88226d204b">DeviceId</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#a424406c4549f78c7f5d53b1bf24ed2a">EccOnOffRegister</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#751ef8d4f29c6c3b9d3aba8f8b9d26af">EccOnOffResetValue</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#e10806410fda699724988e7d587ae745">EccPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#30c218ce7d56ec14c4c9f6d0c0fcc668">EccStatusInterruptPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#2a5271ea25d6d38e7e87637ca5f74477">FaultInjectionPresent</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#6e2ef8baac2e4fac87602e709b6a8cbe">MemBaseAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#9fde6fdb364f4f02eb84640cca47f428">MemHighAddress</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#63311f64071f59de6b712b12e851550e">UncorrectableFailingDataRegs</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#5b2601202e2ffdec3d861112b7cded5d">UncorrectableFailingRegisters</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_bram___config.html#0d351c9de65e962d661a3f4eb99a3a56">WriteAccess</a></td><td><a class="el" href="struct_x_bram___config.html">XBram_Config</a></td><td></td></tr>
</table>Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
