#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 29 12:26:27 2023
# Process ID: 19712
# Current directory: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10424 C:\Users\aa409t\Desktop\FPGA intern\N-bit-Full-Adder\FullAdder\project_1.xpr
# Log file: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/vivado.log
# Journal file: C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/aa409t/Desktop/Multiplier/N-bit-Full-Adder/FullAdder' since last save.
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1/project_1.cache/ip', nor could it be found using path 'C:/Users/aa409t/Desktop/Multiplier/N-bit-Full-Adder/FullAdder/project_1/project_1.cache/ip'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.gen/sources_1', nor could it be found using path 'C:/Users/aa409t/Desktop/Multiplier/N-bit-Full-Adder/FullAdder/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
delete_fileset [ get_filesets sim_8bits ]
file delete -force {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sim_8bits}
delete_fileset [ get_filesets sim_4bits ]
file delete -force {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sim_4bits}
delete_fileset [ get_filesets sim_1 ]
file delete -force {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sim_1}
export_ip_user_files -of_objects  [get_files {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_8bits.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_8bits.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_4bits.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_4bits.vhd}}
file delete -force {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_4bits.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_2bits.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_2bits.vhd}}
file delete -force {C:/Users/aa409t/Desktop/FPGA intern/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_2bits.vhd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 12:29:37 2023...
