// Seed: 1522028369
module module_0 (
    output wand id_0,
    input  wire id_1,
    output wand id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input logic id_6,
    output logic id_7
    , id_13,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11
);
  module_0(
      id_11, id_5, id_1, id_5
  );
  always id_7 <= id_6;
endmodule
