digraph "CFG for '_Z17uplo_cdf_norm_inviiiPKfiiPfii' function" {
	label="CFG for '_Z17uplo_cdf_norm_inviiiPKfiiPfii' function";

	Node0x5207780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !4, !invariant.load !5\l  %23 = zext i16 %22 to i32\l  %24 = mul i32 %19, %23\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %26 = add i32 %24, %25\l  %27 = icmp slt i32 %18, %0\l  %28 = icmp slt i32 %26, %0\l  %29 = select i1 %27, i1 %28, i1 false\l  br i1 %29, label %30, label %207\l|{<s0>T|<s1>F}}"];
	Node0x5207780:s0 -> Node0x520bd40;
	Node0x5207780:s1 -> Node0x520bdd0;
	Node0x520bd40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%30:\l30:                                               \l  %31 = icmp eq i32 %1, 132\l  %32 = mul nsw i32 %18, %2\l  %33 = mul nsw i32 %26, %2\l  %34 = icmp sgt i32 %32, %33\l  %35 = icmp sge i32 %32, %33\l  %36 = select i1 %31, i1 %34, i1 %35\l  br i1 %36, label %37, label %207\l|{<s0>T|<s1>F}}"];
	Node0x520bd40:s0 -> Node0x5209dc0;
	Node0x520bd40:s1 -> Node0x520bdd0;
	Node0x5209dc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%37:\l37:                                               \l  %38 = add nsw i32 %18, %4\l  %39 = mul nsw i32 %26, %5\l  %40 = add nsw i32 %38, %39\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %3, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = fadd float %43, %43\l  %45 = fcmp ogt float %44, 6.250000e-01\l  br i1 %45, label %46, label %125\l|{<s0>T|<s1>F}}"];
	Node0x5209dc0:s0 -> Node0x520d510;
	Node0x5209dc0:s1 -> Node0x520d5a0;
	Node0x520d510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%46:\l46:                                               \l  %47 = fsub float 1.000000e+00, %44\l  %48 = tail call float @llvm.fabs.f32(float %47)\l  %49 = fcmp olt float %48, 3.750000e-01\l  br i1 %49, label %50, label %58\l|{<s0>T|<s1>F}}"];
	Node0x520d510:s0 -> Node0x520da00;
	Node0x520d510:s1 -> Node0x520da90;
	Node0x520da00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%50:\l50:                                               \l  %51 = fmul float %47, %47\l  %52 = tail call float @llvm.fmuladd.f32(float %51, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %51, float %52, float\l... 0x3FB65B0B40000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %51, float %53, float\l... 0x3FB5581AE0000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %51, float %54, float\l... 0x3FC05AA560000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %51, float %55, float\l... 0x3FCDB27480000000)\l  %57 = tail call float @llvm.fmuladd.f32(float %51, float %56, float\l... 0x3FEC5BF8A0000000)\l  br label %117\l}"];
	Node0x520da00 -> Node0x520e710;
	Node0x520da90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%58:\l58:                                               \l  %59 = fneg float %48\l  %60 = tail call float @llvm.fma.f32(float %59, float %48, float 1.000000e+00)\l  %61 = tail call i1 @llvm.amdgcn.class.f32(float %60, i32 144)\l  %62 = select i1 %61, float 0x41F0000000000000, float 1.000000e+00\l  %63 = fmul float %60, %62\l  %64 = tail call float @llvm.log2.f32(float %63)\l  %65 = fmul float %64, 0x3FE62E42E0000000\l  %66 = tail call i1 @llvm.amdgcn.class.f32(float %64, i32 519)\l  %67 = fneg float %65\l  %68 = tail call float @llvm.fma.f32(float %64, float 0x3FE62E42E0000000,\l... float %67)\l  %69 = tail call float @llvm.fma.f32(float %64, float 0x3E6EFA39E0000000,\l... float %68)\l  %70 = fadd float %65, %69\l  %71 = select i1 %66, float %64, float %70\l  %72 = select i1 %61, float 0x40362E4300000000, float 0.000000e+00\l  %73 = fsub float %71, %72\l  %74 = fcmp ogt float %73, -5.000000e+00\l  br i1 %74, label %75, label %85\l|{<s0>T|<s1>F}}"];
	Node0x520da90:s0 -> Node0x520fb90;
	Node0x520da90:s1 -> Node0x520fc20;
	Node0x520fb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%75:\l75:                                               \l  %76 = fsub float -2.500000e+00, %73\l  %77 = tail call float @llvm.fmuladd.f32(float %76, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %78 = tail call float @llvm.fmuladd.f32(float %76, float %77, float\l... 0xBECD8E6AE0000000)\l  %79 = tail call float @llvm.fmuladd.f32(float %76, float %78, float\l... 0xBED26B5820000000)\l  %80 = tail call float @llvm.fmuladd.f32(float %76, float %79, float\l... 0x3F2CA65B60000000)\l  %81 = tail call float @llvm.fmuladd.f32(float %76, float %80, float\l... 0xBF548A8100000000)\l  %82 = tail call float @llvm.fmuladd.f32(float %76, float %81, float\l... 0xBF711C9DE0000000)\l  %83 = tail call float @llvm.fmuladd.f32(float %76, float %82, float\l... 0x3FCF91EC60000000)\l  %84 = tail call float @llvm.fmuladd.f32(float %76, float %83, float\l... 0x3FF805C5E0000000)\l  br label %117\l}"];
	Node0x520fb90 -> Node0x520e710;
	Node0x520fc20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%85:\l85:                                               \l  %86 = fneg float %73\l  %87 = fcmp ogt float %73, 0xB9F0000000000000\l  %88 = select i1 %87, float 0x41F0000000000000, float 1.000000e+00\l  %89 = fmul float %88, %86\l  %90 = tail call float @llvm.sqrt.f32(float %89)\l  %91 = bitcast float %90 to i32\l  %92 = add nsw i32 %91, -1\l  %93 = bitcast i32 %92 to float\l  %94 = add nsw i32 %91, 1\l  %95 = bitcast i32 %94 to float\l  %96 = fneg float %95\l  %97 = tail call float @llvm.fma.f32(float %96, float %90, float %89)\l  %98 = fcmp ogt float %97, 0.000000e+00\l  %99 = fneg float %93\l  %100 = tail call float @llvm.fma.f32(float %99, float %90, float %89)\l  %101 = fcmp ole float %100, 0.000000e+00\l  %102 = select i1 %101, float %93, float %90\l  %103 = select i1 %98, float %95, float %102\l  %104 = select i1 %87, float 0x3EF0000000000000, float 1.000000e+00\l  %105 = fmul float %104, %103\l  %106 = tail call i1 @llvm.amdgcn.class.f32(float %89, i32 608)\l  %107 = select i1 %106, float %89, float %105\l  %108 = fadd float %107, -3.000000e+00\l  %109 = tail call float @llvm.fmuladd.f32(float %108, float\l... 0xBF2A3E1360000000, float 0x3F1A76AD60000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %108, float %109, float\l... 0x3F561B8E40000000)\l  %111 = tail call float @llvm.fmuladd.f32(float %108, float %110, float\l... 0xBF6E17BCE0000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %108, float %111, float\l... 0x3F77824F60000000)\l  %113 = tail call float @llvm.fmuladd.f32(float %108, float %112, float\l... 0xBF7F38BAE0000000)\l  %114 = tail call float @llvm.fmuladd.f32(float %108, float %113, float\l... 0x3F8354AFC0000000)\l  %115 = tail call float @llvm.fmuladd.f32(float %108, float %114, float\l... 0x3FF006DB60000000)\l  %116 = tail call float @llvm.fmuladd.f32(float %108, float %115, float\l... 0x4006A9EFC0000000)\l  br label %117\l}"];
	Node0x520fc20 -> Node0x520e710;
	Node0x520e710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%117:\l117:                                              \l  %118 = phi float [ %57, %50 ], [ %84, %75 ], [ %116, %85 ]\l  %119 = fmul float %48, %118\l  %120 = fcmp ogt float %48, 1.000000e+00\l  %121 = select i1 %120, float 0x7FF8000000000000, float %119\l  %122 = fcmp oeq float %48, 1.000000e+00\l  %123 = select i1 %122, float 0x7FF0000000000000, float %121\l  %124 = tail call float @llvm.copysign.f32(float %123, float %47)\l  br label %191\l}"];
	Node0x520e710 -> Node0x5212d90;
	Node0x520d5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%125:\l125:                                              \l  %126 = fcmp ogt float %44, 0x3F50000000000000\l  br i1 %126, label %127, label %156\l|{<s0>T|<s1>F}}"];
	Node0x520d5a0:s0 -> Node0x5212f20;
	Node0x520d5a0:s1 -> Node0x5212fb0;
	Node0x5212f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%127:\l127:                                              \l  %128 = fsub float 2.000000e+00, %44\l  %129 = fmul float %44, %128\l  %130 = tail call i1 @llvm.amdgcn.class.f32(float %129, i32 144)\l  %131 = select i1 %130, float 0x41F0000000000000, float 1.000000e+00\l  %132 = fmul float %129, %131\l  %133 = tail call float @llvm.log2.f32(float %132)\l  %134 = fmul float %133, 0x3FE62E42E0000000\l  %135 = tail call i1 @llvm.amdgcn.class.f32(float %133, i32 519)\l  %136 = fneg float %134\l  %137 = tail call float @llvm.fma.f32(float %133, float 0x3FE62E42E0000000,\l... float %136)\l  %138 = tail call float @llvm.fma.f32(float %133, float 0x3E6EFA39E0000000,\l... float %137)\l  %139 = fadd float %134, %138\l  %140 = select i1 %135, float %133, float %139\l  %141 = select i1 %130, float 0x40362E4300000000, float 0.000000e+00\l  %142 = fsub float %141, %140\l  %143 = fadd float %142, -3.125000e+00\l  %144 = tail call float @llvm.fmuladd.f32(float %143, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %145 = tail call float @llvm.fmuladd.f32(float %143, float %144, float\l... 0xBE5B638F00000000)\l  %146 = tail call float @llvm.fmuladd.f32(float %143, float %145, float\l... 0x3E9C9CCC60000000)\l  %147 = tail call float @llvm.fmuladd.f32(float %143, float %146, float\l... 0xBEB72F8AE0000000)\l  %148 = tail call float @llvm.fmuladd.f32(float %143, float %147, float\l... 0xBEED21AA60000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %143, float %148, float\l... 0x3F287AEBC0000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %143, float %149, float\l... 0xBF48455D40000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %143, float %150, float\l... 0xBF78B6CA40000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %143, float %151, float\l... 0x3FCEBD80C0000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %143, float %152, float\l... 0x3FFA755E80000000)\l  %154 = fneg float %44\l  %155 = tail call float @llvm.fmuladd.f32(float %154, float %153, float %153)\l  br label %191\l}"];
	Node0x5212f20 -> Node0x5212d90;
	Node0x5212fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%156:\l156:                                              \l  %157 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 144)\l  %158 = select i1 %157, float 0x41F0000000000000, float 1.000000e+00\l  %159 = fmul float %44, %158\l  %160 = tail call float @llvm.log2.f32(float %159)\l  %161 = fmul float %160, 0x3FE62E42E0000000\l  %162 = tail call i1 @llvm.amdgcn.class.f32(float %160, i32 519)\l  %163 = fneg float %161\l  %164 = tail call float @llvm.fma.f32(float %160, float 0x3FE62E42E0000000,\l... float %163)\l  %165 = tail call float @llvm.fma.f32(float %160, float 0x3E6EFA39E0000000,\l... float %164)\l  %166 = fadd float %161, %165\l  %167 = select i1 %162, float %160, float %166\l  %168 = select i1 %157, float 0x40362E4300000000, float 0.000000e+00\l  %169 = fsub float %167, %168\l  %170 = fneg float %169\l  %171 = tail call float @llvm.sqrt.f32(float %170)\l  %172 = tail call float @llvm.amdgcn.rcp.f32(float %171)\l  %173 = fcmp ogt float %44, 0x3D50000000000000\l  br i1 %173, label %174, label %181\l|{<s0>T|<s1>F}}"];
	Node0x5212fb0:s0 -> Node0x5216a40;
	Node0x5212fb0:s1 -> Node0x5216ad0;
	Node0x5216a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%174:\l174:                                              \l  %175 = tail call float @llvm.fmuladd.f32(float %172, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %176 = tail call float @llvm.fmuladd.f32(float %172, float %175, float\l... 0xC0098DD400000000)\l  %177 = tail call float @llvm.fmuladd.f32(float %172, float %176, float\l... 0x4002C90660000000)\l  %178 = tail call float @llvm.fmuladd.f32(float %172, float %177, float\l... 0xBFF3A07EA0000000)\l  %179 = tail call float @llvm.fmuladd.f32(float %172, float %178, float\l... 0xBFABA546C0000000)\l  %180 = tail call float @llvm.fmuladd.f32(float %172, float %179, float\l... 0x3FF004E660000000)\l  br label %188\l}"];
	Node0x5216a40 -> Node0x5217530;
	Node0x5216ad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%181:\l181:                                              \l  %182 = tail call float @llvm.fmuladd.f32(float %172, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %183 = tail call float @llvm.fmuladd.f32(float %172, float %182, float\l... 0xC02A112D80000000)\l  %184 = tail call float @llvm.fmuladd.f32(float %172, float %183, float\l... 0x401309D980000000)\l  %185 = tail call float @llvm.fmuladd.f32(float %172, float %184, float\l... 0xBFF9194880000000)\l  %186 = tail call float @llvm.fmuladd.f32(float %172, float %185, float\l... 0xBF9C084EC0000000)\l  %187 = tail call float @llvm.fmuladd.f32(float %172, float %186, float\l... 0x3FF00143E0000000)\l  br label %188\l}"];
	Node0x5216ad0 -> Node0x5217530;
	Node0x5217530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%188:\l188:                                              \l  %189 = phi float [ %180, %174 ], [ %187, %181 ]\l  %190 = fmul float %171, %189\l  br label %191\l}"];
	Node0x5217530 -> Node0x5212d90;
	Node0x5212d90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%191:\l191:                                              \l  %192 = phi float [ %124, %117 ], [ %155, %127 ], [ %190, %188 ]\l  %193 = fcmp oeq float %44, 2.000000e+00\l  %194 = fcmp oeq float %44, 0.000000e+00\l  %195 = fcmp olt float %44, 0.000000e+00\l  %196 = fcmp ogt float %44, 2.000000e+00\l  %197 = or i1 %195, %196\l  %198 = fmul float %192, 0xBFF6A09E60000000\l  %199 = select i1 %197, float 0x7FF8000000000000, float %198\l  %200 = select i1 %194, float 0xFFF0000000000000, float %199\l  %201 = select i1 %193, float 0x7FF0000000000000, float %200\l  %202 = add nsw i32 %18, %7\l  %203 = mul nsw i32 %26, %8\l  %204 = add nsw i32 %202, %203\l  %205 = sext i32 %204 to i64\l  %206 = getelementptr inbounds float, float addrspace(1)* %6, i64 %205\l  store float %201, float addrspace(1)* %206, align 4, !tbaa !7\l  br label %207\l}"];
	Node0x5212d90 -> Node0x520bdd0;
	Node0x520bdd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%207:\l207:                                              \l  ret void\l}"];
}
