// Seed: 46509674
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0(
      id_3, id_2
  );
  wire id_4;
  tri  id_5 = 1;
  id_6(
      .id_0(id_5),
      .id_1(1'b0),
      .id_2(1 || 1),
      .id_3(id_2),
      .id_4(),
      .id_5(1'b0),
      .id_6(id_5 - 1),
      .id_7(1)
  );
endmodule
