# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do decoder5x32_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {decoder5x32_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:04 on Mar 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." decoder5x32_6_1200mv_85c_slow.vo 
# -- Compiling module decoder5x32
# 
# Top level modules:
# 	decoder5x32
# End time: 23:10:04 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench {D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:05 on Mar 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench" D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv 
# -- Compiling module decoder5x32_tb
# 
# Top level modules:
# 	decoder5x32_tb
# End time: 23:10:05 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" decoder5x32_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" decoder5x32_tb 
# Start time: 23:10:05 on Mar 08,2020
# Loading sv_std.std
# Loading work.decoder5x32_tb
# Loading work.decoder5x32
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from decoder5x32_6_1200mv_85c_v_slow.sdo
# Loading timing data from decoder5x32_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /decoder5x32_tb File: D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# |   A   |                 Y                |
# | 00000 | 00000000000000000000000000000001 | OK
# | 00001 | 00000000000000000000000000000010 | OK
# | 00010 | 00000000000000000000000000000100 | OK
# | 00011 | 00000000000000000000000000001000 | OK
# | 00100 | 00000000000000000000000000010000 | OK
# | 00101 | 00000000000000000000000000100000 | OK
# | 00110 | 00000000000000000000000001000000 | OK
# | 00111 | 00000000000000000000000010000000 | OK
# | 01000 | 00000000000000000000000100000000 | OK
# | 01001 | 00000000000000000000001000000000 | OK
# | 01010 | 00000000000000000000010000000000 | OK
# | 01011 | 00000000000000000000100000000000 | OK
# | 01100 | 00000000000000000001000000000000 | OK
# | 01101 | 00000000000000000010000000000000 | OK
# | 01110 | 00000000000000000100000000000000 | OK
# | 01111 | 00000000000000001000000000000000 | OK
# | 10000 | 00000000000000010000000000000000 | OK
# | 10001 | 00000000000000100000000000000000 | OK
# | 10010 | 00000000000001000000000000000000 | OK
# | 10011 | 00000000000010000000000000000000 | OK
# | 10100 | 00000000000100000000000000000000 | OK
# | 10101 | 00000000001000000000000000000000 | OK
# | 10110 | 00000000010000000000000000000000 | OK
# | 10111 | 00000000100000000000000000000000 | OK
# | 11000 | 00000001000000000000000000000000 | OK
# | 11001 | 00000010000000000000000000000000 | OK
# | 11010 | 00000100000000000000000000000000 | OK
# | 11011 | 00001000000000000000000000000000 | OK
# | 11100 | 00010000000000000000000000000000 | OK
# | 11101 | 00100000000000000000000000000000 | OK
# | 11110 | 01000000000000000000000000000000 | OK
# | 11111 | 10000000000000000000000000000000 | OK
# Testes Efetuados  = 32
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv(70)
#    Time: 566 ns  Iteration: 0  Instance: /decoder5x32_tb
# Break in Module decoder5x32_tb at D:/Developer/Concepcao/mips/data_path/register_file/decoder5x32/testbench/decoder5x32_tb.sv line 70
