<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1440579002217" xml:lang="en-us">
	<title class="- topic/title ">Functional description</title>
	<shortdesc class="- topic/shortdesc ">This part describes the main functionality of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section "/>
	</refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="ste1458815479751.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Introduction</linktext><desc class="- topic/desc ">This chapter provides an overview of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and its     features.</desc></link><link class="- topic/link " format="dita" href="joh1440595830860.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Technical overview</linktext><desc class="- topic/desc ">This chapter describes the structure of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="joh1441371751333.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Clocks, resets, and input synchronization</linktext><desc class="- topic/desc ">This chapter describes the clocks, resets, and input synchronization of     the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="joh1441372674355.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Power management</linktext><desc class="- topic/desc ">This chapter describes the power domains and the power modes in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="joh1440666282384.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Memory Management Unit</linktext><desc class="- topic/desc ">This chapter describes the <term class="- topic/term ">Memory Management       Unit</term> (MMU) of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core.</desc></link><link class="- topic/link " format="dita" href="joh1440666760590.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Level 1 memory system</linktext><desc class="- topic/desc ">This chapter describes the L1 instruction cache and data cache that make     up the L1 memory system.</desc></link><link class="- topic/link " format="dita" href="joh1440667326187.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Level 2 memory system</linktext><desc class="- topic/desc ">This chapter describes the L2 memory system.</desc></link><link class="- topic/link " format="dita" href="joh1440668840673.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Reliability, Availability, and Serviceability (RAS)</linktext><desc class="- topic/desc ">This chapter describes the RAS features implemented in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="ste1440493866830.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Generic Interrupt Controller CPU interface</linktext><desc class="- topic/desc ">This chapter describes the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core implementation     of the <keyword class="- topic/keyword ">Arm</keyword> <term class="- topic/term ">Generic Interrupt Controller</term> (GIC)     CPU interface.</desc></link><link class="- topic/link " format="dita" href="ste1440514354126.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Advanced SIMD and floating-point support</linktext><desc class="- topic/desc ">This chapter describes the Advanced SIMD and floating-point features and 		registers in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> 		core. The unit in charge of handling the Advanced SIMD and floating-point features is 		also referred to as data engine in this manual.</desc></link></linkpool></linkpool></related-links></reference>