# OSDT Weekly 2022-10-12 ç¬¬171æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- è®¡åˆ’åœ¨10æœˆ23æ—¥ä¸Šåˆä¸¾åŠ OSDT Online Meetupã€‚æ¬¢è¿å°ä¼™ä¼´ä»¬æŠ•ç¨¿æ¼”è®²ã€‚

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- C++ ä¸­æ–‡å‘¨åˆŠ ç¬¬83æœŸ https://zhuanlan.zhihu.com/p/571496857

### GCC

- è®¨è®ºæ¿€çƒˆè¿›è¡Œ The GNU Toolchain Infrastructure Project
  https://sourceware.org/pipermail/binutils/2022-October/123502.html

- Ampereçš„è‡ªç ”ArmæœåŠ¡å™¨æ ¸
  [PATCH] aarch64: update Ampere-1 core definition
  https://gcc.gnu.org/pipermail/gcc-patches/2022-October/602755.html

- Adding a new thread model to GCC
  https://gcc.gnu.org/pipermail/gcc-patches/2022-October/603264.html

- [committed 0/6] amdgcn: Add V32, V16, V8, V4, and V2 vectors
  https://gcc.gnu.org/pipermail/gcc-patches/2022-October/603238.html

- [PATCH] 0/19 modula-2 front end patches overview
  https://gcc.gnu.org/pipermail/gcc-patches/2022-October/603161.html

- [PATCH] IPA: support -flto + -flive-patching=inline-clone
  https://gcc.gnu.org/pipermail/gcc-patches/2022-October/602859.html

### Binutils/GDB

- [PATCH 0/5] RISC-V: Requirements for disassembler optimizations 1 (Tidying part)
  https://sourceware.org/pipermail/binutils/2022-October/123454.html

### GLIBC

- More efficient fmod()
  https://sourceware.org/pipermail/libc-alpha/2022-October/142477.html

- [PATCH] LoongArch: Fix the condition to use PC-relative addressing in start.S
  https://sourceware.org/pipermail/libc-alpha/2022-October/142417.html

### LLVM/Clang/LLDB/LLD

æœ¬èŠ‚å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 458 æœŸ](http://llvmweekly.org/issue/458)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* æ­å–œğŸ‰ The 2022-2024 LLVM Foundation Board of Directors [has been announced](https://blog.llvm.org/posts/2022-10-03-llvmfoundationboardannouncement/).

* LLVM 15.0.2 [was released](https://discourse.llvm.org/t/llvm-15-0-2-released/65695).

* The Women in Compilers and Tools October meetup will be in person in Los Altos CA on October 26th. RSVP [on Meetup](https://www.meetup.com/llvm_wict/events/288934643/).

* å®‰å…¨ç›¸å…³ï¼Œèƒ½è¡Œï¼Ÿ Jan Korous and collaborators initiated an RFC discussion on [C++ buffer hardening](https://discourse.llvm.org/t/rfc-c-buffer-hardening/65734), aiming to achieve this thorugh a hardened C++ standard library and introduction of a C++ safe buffers programming model. This generated a lot of discussion.

* ç¼–è¯‘çš„æ—¶é—´çš„é‡è¦æ€§ï¼Ÿ In a thread about Clang's performance when lexing macro arguments, Nick Desaulniers [points out](https://discourse.llvm.org/t/macro-performance-lexer-and-sourcemanager/65713) that since 2020 Clang compile times have been worse than GCC for the Linux kernel (7-28% worse) and shares a profile from building the kernel.

* è¿™ä¸ªæ²¡çœ‹æ‡‚ï¼Œæœ‰å°ä¼™ä¼´è¯„è®ºä¸‹ä¹ˆï¼š River Riddle shared [a summary of recent updates to MLIR and TableGen language server tooling](https://discourse.llvm.org/t/psa-updates-to-mlir-and-tablegen-language-tooling/65683).

* Paul Walker wrote to [highlight a proposed change to the language reference to relax the constness of vscale](https://discourse.llvm.org/t/proposed-langref-change-to-relax-the-constness-of-vscale/65677).

* å¥½è€¶ï¼š Nikita Popov proposed [removing the Go bindings](https://discourse.llvm.org/t/rfc-remove-the-go-bindings/65725) as they appear to be unmaintained. All respondents so far are in favour.

* æœ‰æ„æ€ï¼š "imv1990" [announced MLL: an extenisble front-end for MLIR](https://discourse.llvm.org/t/mll-an-extensible-front-end-for-mlir/65770), describing it as "a simple yet powerful way to generate MLIR from a python like language".

* FOSDEMæ˜¯OSDTå¤§ä¼šçš„æ ‡æ†ï¼š Kristof Beyls [noted that it's time to submit a proposal for an LLVM dev room at FOSDEM](https://discourse.llvm.org/t/fosdem-llvm-dev-room-organization/65805) and is seeking anyone who is interesting in organising or helping with organising.

* MLIRè¶Šæ¥è¶Šå¤šäººä½¿ç”¨äº†ï¼š Kaiyan Chang [proposes JavaScript and WebAssembly MLIR dialects](https://discourse.llvm.org/t/rfc-mlir-web-related-dialect-proposal/65690).  Respondents so far are asking for clarity on the scope of such dialects and how they may be used.

* MLIRè¶Šæ¥è¶Šå¤šäººä½¿ç”¨äº†ï¼š Alex Zinenko posted an RFC on [a type systems for the MLIR transform dialect](https://discourse.llvm.org/t/rfc-type-system-for-the-transform-dialect/65702).

* RISC-Vç›¸å…³ï¼š eop Chen shared on RFC on [enabling the LoopVectorizer for vectorization of width 1](https://discourse.llvm.org/t/rfc-enabling-loopvectorizer-for-vectorization-width-of-1/65769).

* ä¸€å°æ­¥ï¼š RISC-V's SExtWRemoval pass can now recognize sign extended values that come from arguments. [ece4bb5](https://reviews.llvm.org/rGece4bb5ab894).

* æœ‰å°ä¼™ä¼´æƒ³å»è´¡çŒ®ä¹ˆï¼Ÿ The libFuzzer documentation was updated to note the fact that the original authors are no longer actively working on it.  [ec96aea](https://reviews.llvm.org/rGec96aea846ce).

### QEMU (RISC-V)

- [RFC 0/8] support subsets of code size reduction extension
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-09/msg00229.html

- [PATCH v5 0/2] hw/ssi/ibex_spi: bug fixes
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-09/msg00232.html

- [PATCH v3 0/2] Enhance maximum priority support of PLIC
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00005.html

- [PATCH v10 0/5] RISC-V Smstateen support
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00008.html

- [PATCH V5 0/3] hw/riscv: virt: Enable booting S-mode firmware from pflash
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00018.html

- [PATCH] hw/riscv: Update comment for qtest check in riscv_find_firmware()
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00040.html

- [PATCH] target/riscv: pmp: Fixup TLB size calculation
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00062.html

- [PATCH] target/riscv: Fix PMP propagation for tlb
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-10/msg00066.html

### RISC-V in China

- æ˜å¤©æœ‰ä¸œäºšæ—¶åŒºRISC-VåŒå‘¨ä¼šï¼ˆä¸­æ–‡ï¼‰å’Œ RISC-V Open Hoursï¼ˆè‹±æ–‡ï¼‰ã€‚

### RT-Thread ç¤¾åŒº

- é£å¹³æµªé™ã€‚æ‹›å‹Ÿå¿—æ„¿è€…å°ç¼–è¡¥å……å†…å®¹ã€‚

### TVM / AI Compilers

- TVMç¤¾åŒºé‡Œå·²ç»å°±Relaxæ›¿ä»£Relay IRåµæ¶åµäº†å°†è¿‘ä¸¤ä¸ªæœˆäº†ï¼Œå›´è§‚åœ°å€:
  https://github.com/apache/tvm-rfcs/pull/89  

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [å¼€æºå®ä¹ ï¼šç®—èƒ½ç§‘æŠ€æ‹›å‹ŸAIå¼€æºå·¥å…·é“¾å¼€å‘ï¼ˆTPU-MLIRé¡¹ç›®ï¼‰](https://mp.weixin.qq.com/s/IBJh0ip4k11PzIMZecsWSw)
- [DynamoRIO RISC-V ç§»æ¤å¼€å‘å®ä¹ ç”Ÿæ‹›è˜ï¼ˆPLCTå®éªŒå®¤ï¼‰](https://mp.weixin.qq.com/s/J_5TjT6DOqeOXJXQI5VQxw)
- [PLCTå®éªŒå®¤å¼€å§‹æ‹›å‹Ÿ Mono ç³»ç»Ÿå¼€å‘å®ä¹ ç”Ÿï¼Œè´Ÿè´£ RISC-V ç§»æ¤åŠä¼˜åŒ–](https://mp.weixin.qq.com/s/whEW7Hay1jIP1tBzIPay1A)
- [PLCTå®éªŒå®¤é•¿æœŸæ‹›å‹Ÿå®‰å“ç³»ç»Ÿï¼ˆAOSPï¼‰å¼€å‘å®ä¹ ç”Ÿï¼Œå‡çº§å’Œç»´æŠ¤ AOSP for RISC-V å¼€æºé¡¹ç›®](https://mp.weixin.qq.com/s/dJP2cEB1nex2inR5c-cJog)
- [ç€šåšåŠå¯¼ä½“---ç¼–è¯‘å™¨å²—(AI/GPUç±»)ç«çƒ­å¼€æ”¾ä¸­](https://mp.weixin.qq.com/s/8_KjZYa2Il4PglaGyBWk4Q)
- [Intel æ‹›è˜ Compiler Engineer å’Œ Compiler Validation Engineerï¼ˆä¸Šæµ·ï¼‰](https://mp.weixin.qq.com/s/I3DWxXODNoLRr0kN2xMZLQ)
- [å¤§ç–†èŠ¯ç‰‡éƒ¨é—¨æ‹›å‹Ÿç¼–è¯‘å™¨ã€æ¨¡æ‹Ÿå™¨ã€è°ƒåº¦æ¡†æ¶æ–¹å‘é«˜çº§å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/Wn5NzAtUTwQNXKRvMVQWLA)
- [PLCTå®éªŒå®¤ libcxx-simd é¡¹ç›®å®ä¹ ç”Ÿæ‹›è˜](https://mp.weixin.qq.com/s/EIVx5cY74GlodirySY97Qw)
- [åœ°å¹³çº¿-ç¼–è¯‘å™¨ç ”å‘å·¥ç¨‹å¸ˆï¼ˆåŒ—äº¬/ä¸Šæµ·ï¼‰](https://mp.weixin.qq.com/s/MYObl7iWIbyrTz9hCmKWYA)
- [RISC-Væ“ä½œç³»ç»Ÿå›¢é˜Ÿæ‹›è˜æµ‹è¯•å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/inLFS4pI1F74m_oJ2I7xjQ)
- [(è¿œç¨‹/ä¸Šæµ·)Marvell DPU éƒ¨é—¨æ‹›è˜ç¼–è¯‘å™¨ç ”å‘](https://mp.weixin.qq.com/s/B6JjAhF3TZjezD1tjYHDaw)
- [(ä¸Šæµ·) ç¼–è¯‘å™¨å¼€å‘å·¥ç¨‹å¸ˆ - èŠ¯æ—ºå¾®ç”µå­](https://mp.weixin.qq.com/s/nqe1-7qffnc0CaejYkpKyw)
- [å¹³å¤´å“¥AIèŠ¯ç‰‡éƒ¨ç¼–è¯‘åŠå·¥å…·é“¾å›¢é˜Ÿæ‹›è˜ - æ ¡æ‹›+ç¤¾æ‹›](https://mp.weixin.qq.com/s/kARbXtJotRPCNMrV-yOanA)
- [(è…¾è®¯)ç¼–è¯‘å™¨é«˜çº§ç ”å‘å·¥ç¨‹å¸ˆ ï¼ˆåŒ—äº¬/ä¸Šæµ·/æ­å·/æ·±åœ³ï¼‰](https://mp.weixin.qq.com/s/DF-2qmHmpKZtJ1djHXM1Ug)

### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šã€‹
