{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740492171499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740492171500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 14:02:51 2025 " "Processing started: Tue Feb 25 14:02:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740492171500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492171500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ftr_tlc -c ftr_tlc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ftr_tlc -c ftr_tlc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492171500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740492171941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740492171941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" ftr_tlc.vhd(77) " "VHDL syntax error at ftr_tlc.vhd(77) near text \"process\";  expecting \"if\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" ftr_tlc.vhd(80) " "VHDL syntax error at ftr_tlc.vhd(80) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" ftr_tlc.vhd(95) " "VHDL syntax error at ftr_tlc.vhd(95) near text \"process\";  expecting \"if\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" ftr_tlc.vhd(98) " "VHDL syntax error at ftr_tlc.vhd(98) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ftr_tlc.vhd(98) " "VHDL syntax error at ftr_tlc.vhd(98) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 98 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" ftr_tlc.vhd(100) " "VHDL syntax error at ftr_tlc.vhd(100) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ftr_tlc.vhd(100) " "VHDL syntax error at ftr_tlc.vhd(100) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ftr_tlc.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/ftr_tlc.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftr_tlc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ftr_tlc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behaviour " "Found design unit 1: bcd7seg-behaviour" {  } { { "components.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/components.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740492179165 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter-behaviour " "Found design unit 2: counter-behaviour" {  } { { "components.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/components.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740492179165 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "components.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/components.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740492179165 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "components.vhd" "" { Text "C:/Users/rp732/3B2_rp732/traffic_light_counter/components.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740492179165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179165 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740492179239 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 25 14:02:59 2025 " "Processing ended: Tue Feb 25 14:02:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740492179239 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740492179239 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740492179239 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179239 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740492179844 ""}
