Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  2 18:14:01 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_imp_3 -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_3_add_clock_uncertainty/timing_imp_3.txt -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_3_add_clock_uncertainty/timing_imp_3.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

sys_rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

tmds_clk_p
tmds_data_0_p
tmds_data_1_p
tmds_data_2_p

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                  170        0.084        0.000                      0                  170        0.833        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk          {0.000 10.000}       20.000          50.000          
  pixel_clk      {0.000 6.667}        13.333          75.000          
  pll_clkfb_out  {0.000 10.000}       20.000          50.000          
  ser_clk        {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  pixel_clk            9.246        0.000                      0                  123        0.180        0.000                      0                  123        6.167        0.000                       0                   105  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  
  ser_clk              0.587        0.000                      0                   28        0.134        0.000                      0                   28        0.833        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk     ser_clk             0.068        0.000                      0                   20        0.084        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pixel_clk          pixel_clk                9.809        0.000                      0                   19        1.331        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         pll_clkfb_out                 
(none)         ser_clk                       
(none)                        pixel_clk      
(none)                        ser_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.246ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/de_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.797ns (19.951%)  route 3.198ns (80.049%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 12.108 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.731    -1.604    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDCE (Prop_fdce_C_Q)         0.348    -1.256 r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/Q
                         net (fo=5, routed)           0.856    -0.400    u_display_hvscan/u1_display_control/vs_cnt[6]
    SLICE_X108Y120                                                    r  u_display_hvscan/u1_display_control/px[10]_i_8/I1
    SLICE_X108Y120       LUT2 (Prop_lut2_I1_O)        0.239    -0.161 r  u_display_hvscan/u1_display_control/px[10]_i_8/O
                         net (fo=2, routed)           0.717     0.557    u_display_hvscan/u1_display_control/px[10]_i_8_n_0
    SLICE_X109Y120                                                    r  u_display_hvscan/u1_display_control/px[10]_i_2/I1
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.105     0.662 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, routed)          0.674     1.335    u_display_hvscan/u1_display_control/rd_en31_in
    SLICE_X109Y121                                                    r  u_display_hvscan/u1_display_control/de_i_1/I0
    SLICE_X109Y121       LUT5 (Prop_lut5_I0_O)        0.105     1.440 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, routed)           0.951     2.391    u_display_hvscan/u1_display_control/E[0]
    SLICE_X112Y120       FDCE                                         r  u_display_hvscan/u1_display_control/de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.560    12.108    u_display_hvscan/u1_display_control/CLK
    SLICE_X112Y120       FDCE                                         r  u_display_hvscan/u1_display_control/de_reg/C
                         clock pessimism             -0.401    11.707    
                         clock uncertainty           -0.041    11.666    
    SLICE_X112Y120       FDCE (Setup_fdce_C_D)       -0.029    11.637    u_display_hvscan/u1_display_control/de_reg
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  9.246    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[15]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[5]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.415ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.871ns (23.852%)  route 2.781ns (76.148%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.656     2.044    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[6]/C
                         clock pessimism             -0.438    11.668    
                         clock uncertainty           -0.041    11.627    
    SLICE_X111Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.459    u_display_hvscan/u1_display_control/vs_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  9.415    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.871ns (24.019%)  route 2.755ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.019    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.871ns (24.019%)  route 2.755ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.019    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[14]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.871ns (24.019%)  route 2.755ns (75.981%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.727    -1.608    u_display_hvscan/u1_display_control/CLK
    SLICE_X106Y122       FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_display_hvscan/u1_display_control/hs_cnt_reg[4]/Q
                         net (fo=5, routed)           0.801    -0.428    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[4]
    SLICE_X108Y122                                                    r  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/I2
    SLICE_X108Y122       LUT4 (Prop_lut4_I2_O)        0.119    -0.309 f  u_display_hvscan/u1_display_control/hs_cnt[15]_i_5/O
                         net (fo=2, routed)           0.685     0.377    u_display_hvscan/u1_display_control/hs_cnt[15]_i_5_n_0
    SLICE_X108Y121                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I5
    SLICE_X108Y121       LUT6 (Prop_lut6_I5_O)        0.268     0.645 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, routed)          0.639     1.283    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
    SLICE_X111Y119                                                    f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
    SLICE_X111Y119       LUT2 (Prop_lut2_I1_O)        0.105     1.388 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, routed)          0.630     2.019    u_display_hvscan/u1_display_control/vs_cnt0
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_display_hvscan/u1_display_control/CLK
    SLICE_X109Y121       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                         clock pessimism             -0.402    11.702    
                         clock uncertainty           -0.041    11.661    
    SLICE_X109Y121       FDCE (Setup_fdce_C_CE)      -0.168    11.493    u_display_hvscan/u1_display_control/vs_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  9.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.277%)  route 0.139ns (49.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.142    u_HDMI/u_encoder_1/rgb_data[1]
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.220    -0.409    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.087    -0.322    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.707%)  route 0.126ns (40.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  u_display_hvscan/u1_display_control/px_reg[9]/Q
                         net (fo=6, routed)           0.126    -0.156    u_display_hvscan/u1_display_control/px[9]
    SLICE_X113Y121                                                    r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/I4
    SLICE_X113Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.111 r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[4]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.092    -0.316    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/de_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.450%)  route 0.121ns (42.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u_HDMI/u_encoder_1/de_reg1_reg/Q
                         net (fo=10, routed)          0.121    -0.137    u_HDMI/u_encoder_1/de_reg1
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.066    -0.343    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/d_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.849%)  route 0.094ns (29.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.711    -0.419    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.128    -0.291 r  u_HDMI/u_encoder_2/d_reg1_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.197    u_HDMI/u_encoder_2/d_reg1_reg_n_0_[6]
    SLICE_X110Y118                                                    r  u_HDMI/u_encoder_2/d_reg2[6]_i_1__0/I1
    SLICE_X110Y118       LUT2 (Prop_lut2_I1_O)        0.101    -0.096 r  u_HDMI/u_encoder_2/d_reg2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.096    u_HDMI/u_encoder_2/d_reg2[6]_i_1__0_n_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.985    -0.186    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y118       FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/C
                         clock pessimism             -0.233    -0.419    
    SLICE_X110Y118       FDCE (Hold_fdce_C_D)         0.107    -0.312    u_HDMI/u_encoder_2/d_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.385%)  route 0.156ns (45.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.277 f  u_HDMI/u_encoder_0/cnt_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.121    u_HDMI/u_encoder_0/cnt_reg_n_0_[3]
    SLICE_X109Y117                                                    f  u_HDMI/u_encoder_0/cnt[4]_i_1/I2
    SLICE_X109Y117       LUT4 (Prop_lut4_I2_O)        0.045    -0.076 r  u_HDMI/u_encoder_0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_HDMI/u_encoder_0/cnt[4]_i_1_n_0
    SLICE_X109Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.983    -0.188    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X109Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[4]/C
                         clock pessimism             -0.197    -0.385    
    SLICE_X109Y117       FDCE (Hold_fdce_C_D)         0.092    -0.293    u_HDMI/u_encoder_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/d_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.733%)  route 0.162ns (43.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y116       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDCE (Prop_fdce_C_Q)         0.164    -0.254 f  u_HDMI/u_encoder_0/d_reg2_reg[6]/Q
                         net (fo=5, routed)           0.162    -0.093    u_HDMI/u_encoder_0/p_0_in4_in
    SLICE_X108Y115                                                    f  u_HDMI/u_encoder_0/q[8]_i_1/I3
    SLICE_X108Y115       LUT5 (Prop_lut5_I3_O)        0.048    -0.045 r  u_HDMI/u_encoder_0/q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    u_HDMI/u_encoder_0/q[8]_i_1_n_0
    SLICE_X108Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.985    -0.186    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/C
                         clock pessimism             -0.217    -0.403    
    SLICE_X108Y115       FDCE (Hold_fdce_C_D)         0.131    -0.272    u_HDMI/u_encoder_0/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.212ns (56.966%)  route 0.160ns (43.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.164    -0.258 f  u_HDMI/u_encoder_1/d_reg2_reg[3]/Q
                         net (fo=8, routed)           0.160    -0.098    u_HDMI/u_encoder_1/p_0_in1_in
    SLICE_X112Y122                                                    f  u_HDMI/u_encoder_1/q[8]_i_1__1/I0
    SLICE_X112Y122       LUT4 (Prop_lut4_I0_O)        0.048    -0.050 r  u_HDMI/u_encoder_1/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.050    u_HDMI/u_encoder_1/q[8]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.131    -0.278    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.828%)  route 0.162ns (46.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.281 f  u_display_hvscan/u1_display_control/px_reg[10]/Q
                         net (fo=6, routed)           0.162    -0.119    u_display_hvscan/u1_display_control/px[10]
    SLICE_X113Y121                                                    f  u_display_hvscan/u1_display_control/rgb_data[20]_i_1/I4
    SLICE_X113Y121       LUT5 (Prop_lut5_I4_O)        0.048    -0.071 r  u_display_hvscan/u1_display_control/rgb_data[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[3]
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_display_hvscan/u2_display_buffer/CLK
    SLICE_X113Y121       FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X113Y121       FDCE (Hold_fdce_C_D)         0.107    -0.301    u_display_hvscan/u2_display_buffer/rgb_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.238%)  route 0.162ns (49.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  u_HDMI/u_encoder_1/d_reg1_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.096    u_HDMI/u_encoder_1/d_reg1_reg_n_0_[3]
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.233    -0.422    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.090    -0.332    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/c1_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.710    -0.420    u_display_hvscan/u1_display_control/CLK
    SLICE_X111Y119       FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.141    -0.279 f  u_display_hvscan/u1_display_control/vs_cnt_reg[2]/Q
                         net (fo=5, routed)           0.174    -0.105    u_display_hvscan/u1_display_control/vs_cnt[2]
    SLICE_X109Y120                                                    f  u_display_hvscan/u1_display_control/c1_reg1_i_1/I2
    SLICE_X109Y120       LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  u_display_hvscan/u1_display_control/c1_reg1_i_1/O
                         net (fo=1, routed)           0.000    -0.060    u_HDMI/u_encoder_0/c1_reg10
    SLICE_X109Y120       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.980    -0.191    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X109Y120       FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/C
                         clock pessimism             -0.197    -0.388    
    SLICE_X109Y120       FDCE (Hold_fdce_C_D)         0.091    -0.297    u_HDMI/u_encoder_0/c1_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         13.333      11.741     BUFGCTRL_X0Y17  clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X113Y120  display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y117  u_HDMI/u_encoder_0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X108Y117  u_HDMI/u_encoder_0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y115  u_HDMI/u_encoder_0/q_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y116  u_HDMI/u_encoder_0/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_HDMI/u_encoder_2/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_2/d_reg2_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y116  u_HDMI/u_encoder_2/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y123  u_display_hvscan/u1_display_control/hs_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X113Y120  display_en_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y122  u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y117  u_HDMI/u_encoder_0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X108Y117  u_HDMI/u_encoder_0/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y117  u_HDMI/u_encoder_0/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X109Y117  u_HDMI/u_encoder_0/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y118  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X110Y115  u_HDMI/u_encoder_0/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clkout_fb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.643ns (32.968%)  route 1.307ns (67.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.175 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.730    -0.445    u_HDMI/u_encoder_1/Q[1]
    SLICE_X112Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_2/I2
    SLICE_X112Y123       LUT6 (Prop_lut6_I2_O)        0.105    -0.340 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.578     0.238    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.343 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.343    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.401     1.036    
                         clock uncertainty           -0.139     0.897    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.929    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.929    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.589ns (31.008%)  route 1.311ns (68.992%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.738    -1.597    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.379    -1.218 r  u_HDMI/u_serializer_0/counter_reg[1]/Q
                         net (fo=4, routed)           0.710    -0.507    u_HDMI/u_encoder_0/dout_even_reg[1]
    SLICE_X111Y115                                                    r  u_HDMI/u_encoder_0/dout_even_i_2/I1
    SLICE_X111Y115       LUT5 (Prop_lut5_I1_O)        0.105    -0.402 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.600     0.198    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/dout_even_i_1/I2
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.303 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.375     1.070    
                         clock uncertainty           -0.139     0.931    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.032     0.963    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.643ns (35.792%)  route 1.153ns (64.208%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.737    -1.598    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.433    -1.165 r  u_HDMI/u_serializer_2/counter_reg[0]/Q
                         net (fo=5, routed)           0.699    -0.466    u_HDMI/u_encoder_2/dout_even_reg[0]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_2__1/I3
    SLICE_X111Y116       LUT5 (Prop_lut5_I3_O)        0.105    -0.361 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, routed)           0.454     0.094    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_1__2/I2
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.199 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.199    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.401     1.044    
                         clock uncertainty           -0.139     0.905    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)        0.033     0.938    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.379ns (37.711%)  route 0.626ns (62.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_even_reg/Q
                         net (fo=1, routed)           0.626    -0.602    u_HDMI/u_serializer_1/dout_even
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.139     0.846    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D1)      -0.707     0.139    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.379ns (38.078%)  route 0.616ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 1.423 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.728    -1.607    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.379    -1.228 r  u_HDMI/u_serializer_1/dout_odd_reg/Q
                         net (fo=1, routed)           0.616    -0.611    u_HDMI/u_serializer_1/dout_odd
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.542     1.423    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.438     0.985    
                         clock uncertainty           -0.139     0.846    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D2)      -0.707     0.139    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.589ns (32.322%)  route 1.233ns (67.678%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.737    -1.598    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDCE (Prop_fdce_C_Q)         0.379    -1.219 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.717    -0.502    u_HDMI/u_encoder_2/dout_even_reg[1]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_2__0/I1
    SLICE_X111Y116       LUT5 (Prop_lut5_I1_O)        0.105    -0.397 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.516     0.120    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_1__2/I2
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.225 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.225    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.401     1.044    
                         clock uncertainty           -0.139     0.905    
    SLICE_X112Y116       FDCE (Setup_fdce_C_D)        0.076     0.981    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.643ns (36.322%)  route 1.127ns (63.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.433    -1.175 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.705    -0.469    u_HDMI/u_encoder_1/Q[1]
    SLICE_X110Y123                                                    r  u_HDMI/u_encoder_1/dout_even_i_2__0/I2
    SLICE_X110Y123       LUT6 (Prop_lut6_I2_O)        0.105    -0.364 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.422     0.058    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_even_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.163 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.163    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.401     1.036    
                         clock uncertainty           -0.139     0.897    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     0.927    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.927    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.433ns (44.760%)  route 0.534ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.737    -1.598    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.433    -1.165 r  u_HDMI/u_serializer_2/dout_odd_reg/Q
                         net (fo=1, routed)           0.534    -0.630    u_HDMI/u_serializer_2/dout_odd
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y116        ODDR (Setup_oddr_C_D2)      -0.707     0.144    u_HDMI/u_serializer_2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.851%)  route 0.549ns (59.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 1.422 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.727    -1.608    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.379    -1.229 r  u_HDMI/u_serializer_3/dout_odd_reg/Q
                         net (fo=1, routed)           0.549    -0.680    u_HDMI/u_serializer_3/dout_odd
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.541     1.422    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.438     0.984    
                         clock uncertainty           -0.139     0.845    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D2)      -0.707     0.138    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.379ns (41.306%)  route 0.539ns (58.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 1.428 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout2_buf/O
                         net (fo=24, routed)          1.738    -1.597    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.379    -1.218 r  u_HDMI/u_serializer_0/dout_odd_reg/Q
                         net (fo=1, routed)           0.539    -0.679    u_HDMI/u_serializer_0/dout_odd
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.547     1.428    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.438     0.990    
                         clock uncertainty           -0.139     0.851    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D2)      -0.707     0.144    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.415%)  route 0.080ns (27.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.261 f  u_HDMI/u_serializer_3/counter_reg[1]/Q
                         net (fo=5, routed)           0.080    -0.182    u_HDMI/u_serializer_3/counter[1]
    SLICE_X113Y124                                                    f  u_HDMI/u_serializer_3/dout_even_i_1__0/I3
    SLICE_X113Y124       LUT5 (Prop_lut5_I3_O)        0.045    -0.137 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    u_HDMI/u_serializer_3/dout_even_reg0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.219    -0.412    
                         clock uncertainty            0.050    -0.362    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.270    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.670%)  route 0.083ns (28.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.261 f  u_HDMI/u_serializer_3/counter_reg[1]/Q
                         net (fo=5, routed)           0.083    -0.179    u_HDMI/u_serializer_3/counter[1]
    SLICE_X113Y124                                                    f  u_HDMI/u_serializer_3/dout_odd_i_1__0/I2
    SLICE_X113Y124       LUT4 (Prop_lut4_I2_O)        0.045    -0.134 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000    -0.134    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism             -0.219    -0.412    
                         clock uncertainty            0.050    -0.362    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.270    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.222%)  route 0.177ns (48.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.713    -0.417    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.177    -0.099    u_HDMI/u_serializer_2/Q[1]
    SLICE_X112Y116                                                    r  u_HDMI/u_serializer_2/counter[2]_i_1__2/I1
    SLICE_X112Y116       LUT5 (Prop_lut5_I1_O)        0.045    -0.054 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.054    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.219    -0.403    
                         clock uncertainty            0.050    -0.353    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121    -0.232    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.373%)  route 0.162ns (46.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDCE (Prop_fdce_C_Q)         0.141    -0.275 f  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, routed)           0.162    -0.113    u_HDMI/u_serializer_0/Q[0]
    SLICE_X111Y114                                                    f  u_HDMI/u_serializer_0/counter[0]_i_1/I3
    SLICE_X111Y114       LUT5 (Prop_lut5_I3_O)        0.045    -0.068 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.989    -0.182    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.234    -0.416    
                         clock uncertainty            0.050    -0.366    
    SLICE_X111Y114       FDCE (Hold_fdce_C_D)         0.092    -0.274    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.526%)  route 0.161ns (46.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.714    -0.416    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, routed)           0.161    -0.114    u_HDMI/u_serializer_0/Q[0]
    SLICE_X111Y114                                                    r  u_HDMI/u_serializer_0/counter[2]_i_1/I2
    SLICE_X111Y114       LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.989    -0.182    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y114       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.234    -0.416    
                         clock uncertainty            0.050    -0.366    
    SLICE_X111Y114       FDCE (Hold_fdce_C_D)         0.091    -0.275    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.243%)  route 0.170ns (47.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.706    -0.424    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.283 f  u_HDMI/u_serializer_1/counter_reg[2]/Q
                         net (fo=4, routed)           0.170    -0.113    u_HDMI/u_serializer_1/Q[2]
    SLICE_X113Y123                                                    f  u_HDMI/u_serializer_1/counter[0]_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.045    -0.068 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.068    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.232    -0.424    
                         clock uncertainty            0.050    -0.374    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092    -0.282    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.263%)  route 0.183ns (46.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.713    -0.417    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.164    -0.253 f  u_HDMI/u_serializer_2/counter_reg[2]/Q
                         net (fo=4, routed)           0.183    -0.070    u_HDMI/u_serializer_2/Q[2]
    SLICE_X112Y116                                                    f  u_HDMI/u_serializer_2/counter[0]_i_1__2/I2
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.045    -0.025 r  u_HDMI/u_serializer_2/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.025    u_HDMI/u_serializer_2/counter[0]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism             -0.233    -0.417    
                         clock uncertainty            0.050    -0.367    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121    -0.246    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.197%)  route 0.177ns (48.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.713    -0.417    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  u_HDMI/u_serializer_2/counter_reg[1]/Q
                         net (fo=5, routed)           0.177    -0.099    u_HDMI/u_serializer_2/Q[1]
    SLICE_X111Y116                                                    r  u_HDMI/u_serializer_2/counter[1]_i_1__2/I1
    SLICE_X111Y116       LUT4 (Prop_lut4_I1_O)        0.045    -0.054 r  u_HDMI/u_serializer_2/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.054    u_HDMI/u_serializer_2/counter[1]_i_1__2_n_0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
                         clock pessimism             -0.233    -0.417    
                         clock uncertainty            0.050    -0.367    
    SLICE_X111Y116       FDCE (Hold_fdce_C_D)         0.091    -0.276    u_HDMI/u_serializer_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 f  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, routed)           0.177    -0.107    u_HDMI/u_serializer_3/counter[0]
    SLICE_X113Y124                                                    f  u_HDMI/u_serializer_3/counter[0]_i_1__0/I3
    SLICE_X113Y124       LUT5 (Prop_lut5_I3_O)        0.045    -0.062 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.062    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism             -0.232    -0.425    
                         clock uncertainty            0.050    -0.375    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.091    -0.284    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.892%)  route 0.179ns (49.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.705    -0.425    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.284 r  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.105    u_HDMI/u_serializer_3/counter[0]
    SLICE_X113Y124                                                    r  u_HDMI/u_serializer_3/counter[2]_i_1__0/I2
    SLICE_X113Y124       LUT5 (Prop_lut5_I2_O)        0.045    -0.060 r  u_HDMI/u_serializer_3/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.060    u_HDMI/u_serializer_3/counter[2]_i_1__0_n_0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
                         clock pessimism             -0.232    -0.425    
                         clock uncertainty            0.050    -0.375    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.283    u_HDMI/u_serializer_3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.667       1.074      BUFGCTRL_X0Y16  clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y114   u_HDMI/u_serializer_0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y116   u_HDMI/u_serializer_2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y130   u_HDMI/u_serializer_1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y122   u_HDMI/u_serializer_3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y1  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y114  u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833      SLICE_X111Y115  u_HDMI/u_serializer_0/dout_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.735ns (35.892%)  route 1.313ns (64.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y123       FDCE (Prop_fdce_C_Q)         0.398    -1.209 r  u_HDMI/u_encoder_1/q_reg[7]/Q
                         net (fo=1, routed)           0.735    -0.473    u_HDMI/u_encoder_1/grn_out[7]
    SLICE_X112Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_2/I0
    SLICE_X112Y123       LUT6 (Prop_lut6_I0_O)        0.232    -0.241 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.578     0.336    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.441 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.441    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.509    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.643ns (32.605%)  route 1.329ns (67.395%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.169 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.768    -0.400    u_HDMI/u_serializer_0/ser_en
    SLICE_X111Y114                                                    r  u_HDMI/u_serializer_0/dout_odd_i_2__1/I1
    SLICE_X111Y114       LUT2 (Prop_lut2_I1_O)        0.105    -0.295 r  u_HDMI/u_serializer_0/dout_odd_i_2__1/O
                         net (fo=1, routed)           0.561     0.265    u_HDMI/u_serializer_0/dout_odd_i_2__1_n_0
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/dout_odd_i_1/I0
    SLICE_X111Y115       LUT6 (Prop_lut6_I0_O)        0.105     0.370 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.370    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.032     0.517    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.695ns (35.721%)  route 1.251ns (64.279%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.597ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.738    -1.597    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.348    -1.249 r  u_HDMI/u_encoder_0/q_reg[4]/Q
                         net (fo=1, routed)           0.650    -0.598    u_HDMI/u_encoder_0/blu_out[4]
    SLICE_X111Y115                                                    r  u_HDMI/u_encoder_0/dout_even_i_2/I0
    SLICE_X111Y115       LUT5 (Prop_lut5_I0_O)        0.242    -0.356 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, routed)           0.600     0.244    u_HDMI/u_serializer_0/dout_even_reg_0
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/dout_even_i_1/I2
    SLICE_X111Y115       LUT5 (Prop_lut5_I2_O)        0.105     0.349 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.349    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.032     0.517    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.484ns (26.165%)  route 1.366ns (73.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.366     0.143    u_HDMI/u_serializer_1/display_en
    SLICE_X113Y123                                                    r  u_HDMI/u_serializer_1/counter[2]_i_1__1/I0
    SLICE_X113Y123       LUT5 (Prop_lut5_I0_O)        0.105     0.248 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.248    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.033     0.510    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.695ns (37.707%)  route 1.148ns (62.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.728    -1.607    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.348    -1.259 r  u_HDMI/u_encoder_1/q_reg[6]/Q
                         net (fo=1, routed)           0.726    -0.533    u_HDMI/u_encoder_1/grn_out[6]
    SLICE_X110Y123                                                    r  u_HDMI/u_encoder_1/dout_even_i_2__0/I0
    SLICE_X110Y123       LUT6 (Prop_lut6_I0_O)        0.242    -0.291 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, routed)           0.422     0.132    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_even_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.105     0.237 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.237    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.030     0.507    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.695ns (37.850%)  route 1.141ns (62.150%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.598ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.737    -1.598    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.348    -1.250 r  u_HDMI/u_encoder_2/q_reg[4]/Q
                         net (fo=1, routed)           0.687    -0.563    u_HDMI/u_encoder_2/red_out[4]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_2__1/I0
    SLICE_X111Y116       LUT5 (Prop_lut5_I0_O)        0.242    -0.321 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, routed)           0.454     0.134    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_1__2/I2
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.239 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.239    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)        0.033     0.518    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.484ns (26.880%)  route 1.317ns (73.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 1.437 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.317     0.094    u_HDMI/u_serializer_1/display_en
    SLICE_X113Y123                                                    r  u_HDMI/u_serializer_1/counter[0]_i_1__1/I0
    SLICE_X113Y123       LUT5 (Prop_lut5_I0_O)        0.105     0.199 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.199    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.556     1.437    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.700     0.737    
                         clock uncertainty           -0.261     0.477    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032     0.509    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.484ns (27.020%)  route 1.307ns (72.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.307     0.085    u_HDMI/u_serializer_0/display_en
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/counter[1]_i_1/I0
    SLICE_X111Y115       LUT4 (Prop_lut4_I0_O)        0.105     0.190 r  u_HDMI/u_serializer_0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.190    u_HDMI/u_serializer_0/counter[1]_i_1_n_0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X111Y115       FDCE (Setup_fdce_C_D)        0.030     0.515    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.484ns (26.401%)  route 1.349ns (73.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.349     0.127    u_HDMI/u_serializer_2/display_en
    SLICE_X112Y116                                                    r  u_HDMI/u_serializer_2/counter[2]_i_1__2/I0
    SLICE_X112Y116       LUT5 (Prop_lut5_I0_O)        0.105     0.232 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.232    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X112Y116       FDCE (Setup_fdce_C_D)        0.074     0.559    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.692ns (38.618%)  route 1.100ns (61.382%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 1.445 - 2.667 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.736    -1.599    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.348    -1.251 r  u_HDMI/u_encoder_2/q_reg[1]/Q
                         net (fo=2, routed)           0.584    -0.667    u_HDMI/u_encoder_2/red_out[1]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_2__0/I4
    SLICE_X111Y116       LUT5 (Prop_lut5_I4_O)        0.239    -0.428 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.516     0.088    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_1__2/I2
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.105     0.193 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.193    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     5.049    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -1.647 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -0.195    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -0.118 r  clkout2_buf/O
                         net (fo=24, routed)          1.564     1.445    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.700     0.745    
                         clock uncertainty           -0.261     0.485    
    SLICE_X112Y116       FDCE (Setup_fdce_C_D)        0.076     0.561    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.231ns (32.519%)  route 0.479ns (67.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.706    -0.424    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_HDMI/u_encoder_1/q_reg[1]/Q
                         net (fo=1, routed)           0.233    -0.051    u_HDMI/u_encoder_1/grn_out[1]
    SLICE_X112Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_2/I5
    SLICE_X112Y123       LUT6 (Prop_lut6_I5_O)        0.045    -0.006 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, routed)           0.247     0.241    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_odd_i_1__1/I2
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.286 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, routed)           0.000     0.286    u_HDMI/u_serializer_1/dout_odd_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.202    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_1/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.246ns (34.188%)  route 0.474ns (65.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.708    -0.422    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.148    -0.274 r  u_HDMI/u_encoder_1/q_reg[8]/Q
                         net (fo=1, routed)           0.474     0.199    u_HDMI/u_encoder_1/grn_out[8]
    SLICE_X113Y123                                                    r  u_HDMI/u_encoder_1/dout_even_i_1__1/I4
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.098     0.297 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    u_HDMI/u_serializer_1/dout_even_reg0
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.979    -0.192    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism              0.092    -0.100    
                         clock uncertainty            0.211     0.110    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.091     0.201    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.187%)  route 0.552ns (74.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.714    -0.416    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_HDMI/u_encoder_0/q_reg[1]/Q
                         net (fo=2, routed)           0.552     0.277    u_HDMI/u_serializer_0/dout_odd_reg_0[0]
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/dout_odd_i_1/I1
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, routed)           0.000     0.322    u_HDMI/u_serializer_0/dout_odd_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism              0.092    -0.091    
                         clock uncertainty            0.211     0.119    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.092     0.211    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.272ns (36.701%)  route 0.469ns (63.299%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.712    -0.418    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.128    -0.290 r  u_HDMI/u_encoder_2/q_reg[2]/Q
                         net (fo=1, routed)           0.277    -0.014    u_HDMI/u_encoder_2/red_out[2]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_2__1/I2
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.099     0.085 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, routed)           0.192     0.278    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_even_i_1__2/I2
    SLICE_X111Y116       LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, routed)           0.000     0.323    u_HDMI/u_serializer_2/dout_even_reg0
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.211     0.118    
    SLICE_X111Y116       FDCE (Hold_fdce_C_D)         0.092     0.210    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.231ns (28.193%)  route 0.588ns (71.807%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  u_HDMI/u_encoder_2/q_reg[7]/Q
                         net (fo=1, routed)           0.274    -0.002    u_HDMI/u_encoder_2/red_out[7]
    SLICE_X111Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_2__0/I0
    SLICE_X111Y116       LUT5 (Prop_lut5_I0_O)        0.045     0.043 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, routed)           0.314     0.357    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
    SLICE_X112Y116                                                    r  u_HDMI/u_encoder_2/dout_odd_i_1__2/I2
    SLICE_X112Y116       LUT5 (Prop_lut5_I2_O)        0.045     0.402 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, routed)           0.000     0.402    u_HDMI/u_serializer_2/dout_odd_reg0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.211     0.118    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121     0.239    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.769%)  route 0.635ns (75.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.635     0.377    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y116                                                    r  u_HDMI/u_serializer_2/counter[2]_i_1__2/I4
    SLICE_X112Y116       LUT5 (Prop_lut5_I4_O)        0.045     0.422 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.422    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.211     0.118    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121     0.239    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.508%)  route 0.644ns (75.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.644     0.386    u_HDMI/u_serializer_2/ser_en
    SLICE_X112Y116                                                    r  u_HDMI/u_serializer_2/counter[0]_i_1__2/I4
    SLICE_X112Y116       LUT5 (Prop_lut5_I4_O)        0.045     0.431 r  u_HDMI/u_serializer_2/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.431    u_HDMI/u_serializer_2/counter[0]_i_1__2_n_0
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism              0.092    -0.092    
                         clock uncertainty            0.211     0.118    
    SLICE_X112Y116       FDCE (Hold_fdce_C_D)         0.121     0.239    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.717%)  route 0.637ns (75.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.637     0.379    u_HDMI/u_serializer_3/ser_en
    SLICE_X112Y124                                                    r  u_HDMI/u_serializer_3/counter[1]_i_1__0/I3
    SLICE_X112Y124       LUT4 (Prop_lut4_I3_O)        0.045     0.424 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.424    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.211     0.109    
    SLICE_X112Y124       FDCE (Hold_fdce_C_D)         0.121     0.230    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.246ns (29.851%)  route 0.578ns (70.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.713    -0.417    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y115       FDCE                                         r  u_HDMI/u_encoder_0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDCE (Prop_fdce_C_Q)         0.148    -0.269 r  u_HDMI/u_encoder_0/q_reg[8]/Q
                         net (fo=1, routed)           0.578     0.309    u_HDMI/u_serializer_0/dout_odd_reg_0[2]
    SLICE_X111Y115                                                    r  u_HDMI/u_serializer_0/dout_even_i_1/I4
    SLICE_X111Y115       LUT5 (Prop_lut5_I4_O)        0.098     0.407 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, routed)           0.000     0.407    u_HDMI/u_serializer_0/dout_even_reg0
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism              0.092    -0.091    
                         clock uncertainty            0.211     0.119    
    SLICE_X111Y115       FDCE (Hold_fdce_C_D)         0.092     0.211    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.209ns (25.233%)  route 0.619ns (74.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    u_HDMI/u_serializer_0/ser_en_reg_0
    SLICE_X112Y120       FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, routed)          0.619     0.362    u_HDMI/u_serializer_3/ser_en
    SLICE_X113Y124                                                    r  u_HDMI/u_serializer_3/dout_odd_i_1__0/I0
    SLICE_X113Y124       LUT4 (Prop_lut4_I0_O)        0.045     0.407 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, routed)           0.000     0.407    u_HDMI/u_serializer_3/dout_odd_reg0
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.978    -0.193    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism              0.092    -0.101    
                         clock uncertainty            0.211     0.109    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092     0.201    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.484ns (15.483%)  route 2.642ns (84.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     1.524    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.484ns (15.483%)  route 2.642ns (84.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     1.524    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.484ns (15.483%)  route 2.642ns (84.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns = ( 12.106 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     1.524    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    12.106    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.401    11.705    
                         clock uncertainty           -0.041    11.664    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331    11.333    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.484ns (17.045%)  route 2.356ns (82.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.312     1.238    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.484ns (17.045%)  route 2.356ns (82.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.312     1.238    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X107Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X107Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.438    11.666    
                         clock uncertainty           -0.041    11.625    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.331    11.294    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.194ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.675%)  route 2.254ns (82.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.211     1.137    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X110Y123       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X110Y123       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 10.194    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.484ns (17.699%)  route 2.251ns (82.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.207     1.133    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[2]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.484ns (17.699%)  route 2.251ns (82.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.207     1.133    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[2]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[6]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.484ns (17.699%)  route 2.251ns (82.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.207     1.133    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[9]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.484ns (17.699%)  route 2.251ns (82.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 12.104 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.602ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.126     2.555    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.014 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.420    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.335 r  clkout1_buf/O
                         net (fo=103, routed)         1.733    -1.602    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.379    -1.223 r  display_en_reg/Q
                         net (fo=87, routed)          1.043    -0.179    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.105    -0.074 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.207     1.133    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    15.715    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696     9.020 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    10.471    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.548 r  clkout1_buf/O
                         net (fo=103, routed)         1.556    12.104    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[9]/C
                         clock pessimism             -0.401    11.703    
                         clock uncertainty           -0.041    11.662    
    SLICE_X111Y123       FDCE (Recov_fdce_C_CLR)     -0.331    11.331    u_HDMI/u_encoder_1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 10.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.186ns (14.561%)  route 1.091ns (85.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.443     0.856    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.186ns (14.561%)  route 1.091ns (85.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.443     0.856    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y121       FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.982    -0.189    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y121       FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.219    -0.408    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.475    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.582     0.995    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.582     0.995    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[8]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.186ns (13.133%)  route 1.230ns (86.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.582     0.995    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y122       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.981    -0.190    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y122       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[8]/C
                         clock pessimism             -0.219    -0.409    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.476    u_HDMI/u_encoder_1/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[0]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.581%)  route 1.292ns (87.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.644     1.057    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[0]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.581%)  route 1.292ns (87.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.644     1.057    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[3]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.581%)  route 1.292ns (87.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.644     1.057    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[4]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[7]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.186ns (12.581%)  route 1.292ns (87.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.644     1.057    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X112Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X112Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067    -0.478    u_HDMI/u_encoder_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.558ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/q_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.186ns (12.604%)  route 1.290ns (87.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout1_buf/O
                         net (fo=103, routed)         0.709    -0.421    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  display_en_reg/Q
                         net (fo=87, routed)          0.648     0.368    u_HDMI/u_encoder_1/display_en
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
    SLICE_X113Y116       LUT2 (Prop_lut2_I1_O)        0.045     0.413 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          0.641     1.054    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y123       FDCE                                         f  u_HDMI/u_encoder_1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.979    -0.192    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y123       FDCE                                         r  u_HDMI/u_encoder_1/q_reg[1]/C
                         clock pessimism             -0.219    -0.411    
    SLICE_X111Y123       FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    u_HDMI/u_encoder_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.558    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.986ns (57.328%)  route 2.967ns (42.672%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.826     4.520    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.792     5.312 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.313    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    1.641     6.953 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     6.953    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 3.985ns (57.321%)  route 2.967ns (42.679%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.826     4.520    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.792     5.312 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.313    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     1.640     6.952 f  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     6.952    tmds_data_1_p
    K19                                                               f  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.951ns (56.936%)  route 2.989ns (43.064%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.848     4.541    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.792     5.333 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.334    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    1.606     6.940 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     6.940    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 3.950ns (56.930%)  route 2.989ns (43.070%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.848     4.541    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.792     5.333 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.334    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     1.605     6.939 f  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     6.939    tmds_clk_p
    J18                                                               f  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 3.928ns (69.151%)  route 1.752ns (30.849%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.612     3.305    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.792     4.097 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.098    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    1.582     5.680 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.680    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.927ns (69.145%)  route 1.752ns (30.855%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.612     3.305    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.792     4.097 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.098    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     1.581     5.679 f  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.679    tmds_data_0_p
    G19                                                               f  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.619ns  (logic 3.948ns (70.262%)  route 1.671ns (29.738%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.530     3.223    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.792     4.015 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.016    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    1.602     5.619 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.619    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 3.947ns (70.257%)  route 1.671ns (29.743%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.530     3.223    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.792     4.015 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.016    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     1.601     5.618 f  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.618    tmds_data_2_p
    J20                                                               f  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.435ns (63.047%)  route 0.841ns (36.953%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.295     1.170    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.301     1.471 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.472    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     0.804     2.276 f  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.276    tmds_data_2_p
    J20                                                               f  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.436ns (63.063%)  route 0.841ns (36.937%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.295     1.170    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.301     1.471 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.472    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    0.805     2.277 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.277    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.415ns (61.378%)  route 0.890ns (38.622%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.345     1.219    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.301     1.520 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.521    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     0.784     2.305 f  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.305    tmds_data_0_p
    G19                                                               f  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.416ns (61.395%)  route 0.890ns (38.605%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.345     1.219    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.301     1.520 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.521    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    0.785     2.306 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.306    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.438ns (49.323%)  route 1.478ns (50.677%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.932     1.807    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.301     2.108 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.109    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.916 f  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.916    tmds_clk_p
    J18                                                               f  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.439ns (49.340%)  route 1.478ns (50.660%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.932     1.807    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.301     2.108 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.109    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.917 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.917    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.473ns (49.156%)  route 1.523ns (50.844%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.977     1.852    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.301     2.153 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.154    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.996 f  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.996    tmds_data_1_p
    K19                                                               f  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.474ns (49.173%)  route 1.523ns (50.827%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.977     1.852    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.301     2.153 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     2.154    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.997 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.997    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfb_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'pll_clkfb_out'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb_out fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454    10.454 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481    10.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727     8.208 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     8.800    pll_clkfb_out
    BUFGCTRL_X0Y18                                                    f  clkout_fb_buf/I
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.829 f  clkout_fb_buf/O
                         net (fo=1, routed)           0.864     9.693    pll_clkfb_in
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'pll_clkfb_out'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 0.077ns (2.642%)  route 2.838ns (97.358%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           1.451    -2.862    pll_clkfb_out
    BUFGCTRL_X0Y18                                                    r  clkout_fb_buf/I
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout_fb_buf/O
                         net (fo=1, routed)           1.386    -1.399    pll_clkfb_in
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ser_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 1.184ns (99.916%)  route 0.001ns (0.084%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.980     1.142    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.346 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.347    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    0.980     2.327 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.327    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 1.183ns (99.916%)  route 0.001ns (0.084%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.980     1.142    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.346 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.347    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     0.979     2.326 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.326    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 1.146ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    0.942     2.293 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.293    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 1.145ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     0.941     2.292 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.292    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 1.149ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.979     1.141    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.345 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.346    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    0.945     2.292 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.292    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 1.148ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.979     1.141    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.345 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.346    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     0.944     2.291 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.291    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 1.126ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    0.922     2.273 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.273    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 1.125ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     2.268    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    f  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -0.459 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.133    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    f  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.162 f  clkout2_buf/O
                         net (fo=24, routed)          0.984     1.146    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.350 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.351    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     0.921     2.272 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.272    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.961ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     0.784     0.538 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.538    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    0.785     0.539 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.539    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.702    -0.428    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177    -0.251 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.250    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     0.557 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.557    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.702    -0.428    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177    -0.251 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.250    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     0.558 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.558    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.982ns  (logic 0.981ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     0.804     0.558 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.558    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.982ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.707    -0.423    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.177    -0.246 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.245    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    0.805     0.559 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.559    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.703    -0.427    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.177    -0.250 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.249    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     0.592 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.592    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns
    User Uncertainty         (UU):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.700 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.156    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.130 r  clkout2_buf/O
                         net (fo=24, routed)          0.703    -0.427    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.177    -0.250 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.249    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     0.593 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.593    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pixel_clk

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.554ns (36.197%)  route 2.738ns (63.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_1/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     4.292    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.554ns (36.197%)  route 2.738ns (63.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_1/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     4.292    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.554ns (36.197%)  route 2.738ns (63.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_1/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, routed)          1.599     4.292    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
    SLICE_X111Y122       FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_HDMI/u_encoder_1/q_reg[9]_0
    SLICE_X111Y122       FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[10]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.554ns (36.641%)  route 2.686ns (63.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.547     4.240    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y122       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[7]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.554ns (36.641%)  route 2.686ns (63.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.547     4.240    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y122       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[9]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.554ns (36.641%)  route 2.686ns (63.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.547     4.240    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y122       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.558    -1.227    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y122       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.554ns (37.298%)  route 2.612ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.472     4.165    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y119       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.561    -1.224    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y119       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[2]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.554ns (37.298%)  route 2.612ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.472     4.165    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y119       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.561    -1.224    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y119       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.554ns (37.298%)  route 2.612ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.472     4.165    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y119       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.561    -1.224    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y119       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_display_hvscan/u1_display_control/px_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.554ns (37.298%)  route 2.612ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.472     4.165    u_display_hvscan/u1_display_control/AR[0]
    SLICE_X113Y119       FDCE                                         f  u_display_hvscan/u1_display_control/px_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout1_buf/O
                         net (fo=103, routed)         1.561    -1.224    u_display_hvscan/u1_display_control/CLK
    SLICE_X113Y119       FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_en_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.000ns (0.000%)  route 0.564ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  PLLE2_BASE_inst/LOCKED
                         net (fo=1, routed)           0.564     0.564    pll_locked
    SLICE_X113Y120       FDCE                                         r  display_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.983    -0.188    pixel_clk
    SLICE_X113Y120       FDCE                                         r  display_en_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.330ns (31.544%)  route 0.716ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.172     1.046    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y116       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.987    -0.184    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.330ns (31.544%)  route 0.716ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.172     1.046    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y116       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.987    -0.184    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[7]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.330ns (31.544%)  route 0.716ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.172     1.046    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y116       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.987    -0.184    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[8]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.330ns (31.544%)  route 0.716ns (68.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.172     1.046    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y116       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.987    -0.184    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y116       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/cnt_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.330ns (30.644%)  route 0.747ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.202     1.077    u_HDMI/u_encoder_0/AR[0]
    SLICE_X110Y117       FDCE                                         f  u_HDMI/u_encoder_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.986    -0.185    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.330ns (30.644%)  route 0.747ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.202     1.077    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y117       FDCE                                         f  u_HDMI/u_encoder_2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.986    -0.185    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.330ns (30.644%)  route 0.747ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.202     1.077    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y117       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.986    -0.185    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_2/q_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.330ns (30.644%)  route 0.747ns (69.356%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.202     1.077    u_HDMI/u_encoder_2/AR[0]
    SLICE_X110Y117       FDCE                                         f  u_HDMI/u_encoder_2/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.986    -0.185    u_HDMI/u_encoder_2/q_reg[9]_0
    SLICE_X110Y117       FDCE                                         r  u_HDMI/u_encoder_2/q_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/d_reg2_reg[6]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.330ns (30.129%)  route 0.765ns (69.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.221     1.096    u_HDMI/u_encoder_0/AR[0]
    SLICE_X108Y116       FDCE                                         f  u_HDMI/u_encoder_0/d_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_0
    BUFGCTRL_X0Y17                                                    r  clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout1_buf/O
                         net (fo=103, routed)         0.984    -0.187    u_HDMI/u_encoder_0/q_reg[9]_1
    SLICE_X108Y116       FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ser_clk

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/R
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.554ns (34.211%)  route 2.988ns (65.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.848     4.541    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.541    -1.245    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/R
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.554ns (34.374%)  route 2.966ns (65.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.826     4.520    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.542    -1.244    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_1/AR[0]
    SLICE_X112Y124       FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_1/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_3/AR[0]
    SLICE_X113Y124       FDCE                                         f  u_HDMI/u_serializer_3/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_3/AR[0]
    SLICE_X112Y124       FDCE                                         f  u_HDMI/u_serializer_3/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_3/CLK
    SLICE_X112Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/counter_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_3/AR[0]
    SLICE_X113Y124       FDCE                                         f  u_HDMI/u_serializer_3/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_3/AR[0]
    SLICE_X113Y124       FDCE                                         f  u_HDMI/u_serializer_3/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.554ns (37.473%)  route 2.592ns (62.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.453     4.146    u_HDMI/u_serializer_3/AR[0]
    SLICE_X113Y124       FDCE                                         f  u_HDMI/u_serializer_3/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.555    -1.230    u_HDMI/u_serializer_3/CLK
    SLICE_X113Y124       FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.022ns  (logic 1.554ns (38.626%)  route 2.469ns (61.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.329     4.022    u_HDMI/u_serializer_1/AR[0]
    SLICE_X113Y123       FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.556    -1.229    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.022ns  (logic 1.554ns (38.626%)  route 2.469ns (61.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           1.140     2.588    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.105     2.693 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         1.329     4.022    u_HDMI/u_serializer_1/AR[0]
    SLICE_X113Y123       FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     2.382    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.696    -4.314 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.451    -2.862    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.785 r  clkout2_buf/O
                         net (fo=24, routed)          1.556    -1.229    u_HDMI/u_serializer_1/CLK
    SLICE_X113Y123       FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.330ns (31.922%)  route 0.704ns (68.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.159     1.034    u_HDMI/u_serializer_2/AR[0]
    SLICE_X112Y116       FDCE                                         f  u_HDMI/u_serializer_2/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.330ns (31.922%)  route 0.704ns (68.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.159     1.034    u_HDMI/u_serializer_2/AR[0]
    SLICE_X112Y116       FDCE                                         f  u_HDMI/u_serializer_2/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.330ns (31.922%)  route 0.704ns (68.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.159     1.034    u_HDMI/u_serializer_2/AR[0]
    SLICE_X112Y116       FDCE                                         f  u_HDMI/u_serializer_2/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X112Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.330ns (31.657%)  route 0.713ns (68.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.168     1.043    u_HDMI/u_serializer_2/AR[0]
    SLICE_X111Y116       FDCE                                         f  u_HDMI/u_serializer_2/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.330ns (31.657%)  route 0.713ns (68.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.168     1.043    u_HDMI/u_serializer_2/AR[0]
    SLICE_X111Y116       FDCE                                         f  u_HDMI/u_serializer_2/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.987    -0.184    u_HDMI/u_serializer_2/CLK
    SLICE_X111Y116       FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.330ns (29.939%)  route 0.772ns (70.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.228     1.102    u_HDMI/u_serializer_0/AR[0]
    SLICE_X111Y115       FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.330ns (29.939%)  route 0.772ns (70.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.228     1.102    u_HDMI/u_serializer_0/AR[0]
    SLICE_X111Y115       FDCE                                         f  u_HDMI/u_serializer_0/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.330ns (29.939%)  route 0.772ns (70.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.228     1.102    u_HDMI/u_serializer_0/AR[0]
    SLICE_X111Y115       FDCE                                         f  u_HDMI/u_serializer_0/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.988    -0.183    u_HDMI/u_serializer_0/CLK
    SLICE_X111Y115       FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.330ns (28.212%)  route 0.840ns (71.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.295     1.170    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.330ns (27.070%)  route 0.889ns (72.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=3, routed)           0.545     0.830    u_HDMI/u_encoder_0/sys_rst_n_IBUF
    SLICE_X113Y116                                                    f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
    SLICE_X113Y116       LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=108, routed)         0.345     1.219    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.935    sys_clk_IBUF
    PLLE2_ADV_X1Y1                                                    r  PLLE2_BASE_inst/CLKIN1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.792 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.200    pll_clk_out_1
    BUFGCTRL_X0Y16                                                    r  clkout2_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.171 r  clkout2_buf/O
                         net (fo=24, routed)          0.984    -0.187    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C





