Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jan 26 18:08:49 2018
| Host         : CO2041-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MP0_design_1_wrapper_control_sets_placed.rpt
| Design       : MP0_design_1_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   198 |
| Unused register locations in slices containing registers |   495 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1041 |          334 |
| No           | No                    | Yes                    |             112 |           30 |
| No           | Yes                   | No                     |             773 |          267 |
| Yes          | No                    | No                     |             897 |          248 |
| Yes          | No                    | Yes                    |              50 |           12 |
| Yes          | Yes                   | No                     |            2056 |          646 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                     Set/Reset Signal                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                  |                                                                                                                                                                                                                         |                1 |              1 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl1_i_1__0_n_0                                                   |                                                                                                                                                                                                                         |                1 |              1 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                         |                1 |              2 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                      |                1 |              2 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                        | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                   |                1 |              2 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                2 |              3 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                         |                1 |              3 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                         |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                3 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                      | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                            |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                         | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                     |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/E[0]                                                                                                                                                                               | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                 |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                           |                4 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                           |                3 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                  |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                           |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                              |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                           | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                      |                2 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                              | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                            |                1 |              4 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                      | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                          |                2 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                  | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                              |                3 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                2 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                1 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                        |                2 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                        | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                2 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[27]                                                                                        |                2 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                 | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                1 |              5 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | MP0_design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                            |                1 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                    | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                         |                2 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                                                                               | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                               |                3 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | MP0_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                  |                1 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | MP0_design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                |                1 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                    | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                         |                1 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                3 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[15].srl_nx1/push_qual                                                                                                                                                      |                                                                                                                                                                                                                         |                2 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/fifo_node_payld_pop_early                                                                      | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                |                2 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                               | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg |                2 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                         |                2 |              6 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |                3 |              7 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                  |                1 |              7 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                2 |              7 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                                                                                                                    | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                            |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                          | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                 |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                          | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                             |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0[0]                                                                                                                         | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                5 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                  | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                      |                                                                                                                                                                                                                         |                2 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                        |                5 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                 | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                            |                2 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                       | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                        |                2 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                4 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                          |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                        | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                2 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                        |                1 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                    | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                3 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                                            |                1 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                        |                2 |              8 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                           |                3 |              9 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                          |                2 |             10 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                      |                3 |             10 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                5 |             10 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                           |                4 |             11 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                              | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                           |                6 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                 | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                             |                3 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                        | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                      |                4 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                         |                4 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                         |                5 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                             |                3 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                             | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                     |                5 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                             |                                                                                                                                                                                                                         |                3 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                         |                3 |             12 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                 |                4 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                4 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                7 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                              |                5 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                3 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                         |                4 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                            | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                4 |             13 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                               | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                         |                6 |             14 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                6 |             14 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |                5 |             14 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                         |                3 |             14 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                         |                2 |             14 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/p_37_out                                                                                                                                                                                         | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                  |                3 |             15 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                4 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                4 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                6 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                4 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                              | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                3 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                         |                3 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                4 |             16 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                              | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                           |                5 |             18 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                          | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                           |                6 |             18 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                              |               10 |             18 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                7 |             19 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                7 |             19 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                5 |             19 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                5 |             20 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                7 |             20 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                             |                                                                                                                                                                                                                         |                8 |             21 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                           |                7 |             21 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |                4 |             21 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                              |                                                                                                                                                                                                                         |               10 |             21 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                8 |             22 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                              |                7 |             23 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                7 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               10 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                6 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               12 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               10 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               13 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                8 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                              | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                         |                8 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                           |                5 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                           |                6 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                7 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                8 |             24 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             25 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               10 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               12 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                9 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               13 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                8 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                8 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               11 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |                7 |             26 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                              |                8 |             27 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |               12 |             29 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/E[0]                                                                                                                                                                               | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                9 |             30 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                7 |             30 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                               | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |               11 |             32 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                        | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                |                8 |             32 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                8 |             32 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                     | MP0_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                             |                8 |             32 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                            | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |                8 |             32 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                      | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                        |                9 |             33 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                         |                9 |             34 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                         | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                     |               12 |             34 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                         |               13 |             35 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                    |                                                                                                                                                                                                                         |                8 |             35 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                         |                8 |             35 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                         |                7 |             38 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                         |               11 |             38 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                   |                                                                                                                                                                                                                         |                6 |             38 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |               17 |             38 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                         |               11 |             39 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                         |               14 |             39 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                8 |             40 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                8 |             40 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                        | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                         |               10 |             41 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                           |                                                                                                                                                                                                                         |               12 |             43 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                          |               20 |             43 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                         |               14 |             47 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                         |               11 |             47 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                         |               11 |             47 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                      | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                  |               11 |             48 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                         |                                                                                                                                                                                                                         |               11 |             48 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                         |               12 |             48 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                 |                                                                                                                                                                                                                         |               12 |             48 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                         |               11 |             48 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                |                                                                                                                                                                                                                         |                7 |             50 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                         |                8 |             50 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                         |               17 |             51 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                |               15 |             56 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                          | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |               14 |             63 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                         |               24 |             67 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                         |               16 |             67 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                     | MP0_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                  |               21 |             77 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                         |               11 |             88 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               39 |             99 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 | MP0_design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                         |               13 |            104 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | MP0_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                             |               33 |            145 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                            | MP0_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                           |               36 |            173 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                         |              170 |            471 |
|  MP0_design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                         |              170 |            579 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     4 |
| 3      |                     3 |
| 4      |                    20 |
| 5      |                     8 |
| 6      |                    11 |
| 7      |                     3 |
| 8      |                    18 |
| 9      |                     1 |
| 10     |                     3 |
| 11     |                     1 |
| 12     |                     9 |
| 13     |                     7 |
| 14     |                     5 |
| 15     |                     1 |
| 16+    |                   101 |
+--------+-----------------------+


