Warning (10268): Verilog HDL information at StateMachine.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/snevi/OneDrive/Desktop/Chamber_of_secrets/MajorProject/Modules/StateMachine.sv Line: 19
