library IEEE;
use IEEE.std_logic_1164.all;

entity BCD7SEG is port
(

		A,B,C,D	: in  std_logic;

		F	: out std_logic_vector(6 downto 0);

end SystemG2;


architecture Arquitecto of SystemG2 is

	Signal ABCD : std_logic_vector (3 downto 0);
	

begin
		ABCD <= A & B & C & D;
		with (ABCD) select
		F<="1111110" when "0000",
			"0110000" when "0001",
			"1101101" when "0010",
			"1111001" when "0011",
			"0110011" when "0100",
			"1011011" when "0101",
			"1011111" when "0110",
			"1110000" when "0111",
			"1111111" when "1000",
			"1110011" when "1001",
			"0000000" when others;

end Arquitecto;