// Seed: 1852555582
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    input uwire id_5
    , id_14,
    input wire id_6,
    output wor id_7,
    output logic id_8,
    input wand id_9,
    output supply1 id_10
    , id_15,
    output tri0 id_11,
    input wire id_12
);
  always begin : LABEL_0
    id_8 = id_15;
  end
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14,
      id_14
  );
  wire id_16, id_17;
  parameter id_18 = 1;
endmodule
