PPA Report for Pipelined Adder
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 21
IO Count: 25
Cell Count: 95

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 689.18 MHz
Reg-to-Reg Critical Path Delay: 1.265 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
