// Seed: 4197384362
module module_0 (
    output tri0  id_0,
    input  wand  id_1,
    output uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri0  id_5
);
  wire id_7;
  logic [-1 : 1] id_8;
  ;
  always @(posedge 1 - -1 or negedge id_7);
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    output tri id_12
);
  assign id_7 = 1'h0;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_6,
      id_5,
      id_8,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
