

================================================================
== Vitis HLS Report for 'load_input_buffer_c1'
================================================================
* Date:           Wed Nov  1 04:14:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76729|    76729|  0.767 ms|  0.767 ms|  76729|  76729|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BH      |    76728|    76728|      3336|          -|          -|    23|        no|
        | + BH.1   |     3315|     3315|        13|          -|          -|   255|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1570|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     119|     54|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     546|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     665|   1997|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------+---------------------------+---------+----+-----+----+-----+
    |mul_9ns_11ns_19_1_1_U7        |mul_9ns_11ns_19_1_1        |        0|   1|    0|   5|    0|
    |sitofp_32ns_32_4_no_dsp_1_U5  |sitofp_32ns_32_4_no_dsp_1  |        0|   0|    0|   0|    0|
    |urem_9ns_7ns_9_13_seq_1_U6    |urem_9ns_7ns_9_13_seq_1    |        0|   0|  119|  49|    0|
    +------------------------------+---------------------------+---------+----+-----+----+-----+
    |Total                         |                           |        0|   1|  119|  54|    0|
    +------------------------------+---------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_862_p2        |         +|   0|  0|   16|           9|           8|
    |add_ln346_fu_738_p2          |         +|   0|  0|   16|           9|           8|
    |add_ln55_1_fu_574_p2         |         +|   0|  0|   13|           6|           4|
    |add_ln55_fu_584_p2           |         +|   0|  0|   17|          10|          10|
    |add_ln74_fu_545_p2           |         +|   0|  0|   12|           5|           1|
    |add_ln76_1_fu_555_p2         |         +|   0|  0|   17|          10|          10|
    |add_ln76_fu_427_p2           |         +|   0|  0|   16|           9|           4|
    |add_ln78_fu_649_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln79_fu_674_p2           |         +|   0|  0|   71|          64|          10|
    |add_ln85_1_fu_469_p2         |         +|   0|  0|   17|          10|           2|
    |add_ln85_2_fu_480_p2         |         +|   0|  0|   17|          10|           2|
    |add_ln85_fu_458_p2           |         +|   0|  0|   17|          10|           1|
    |add_ln94_1_fu_502_p2         |         +|   0|  0|   17|          10|           5|
    |add_ln94_2_fu_513_p2         |         +|   0|  0|   17|          10|           5|
    |add_ln94_3_fu_524_p2         |         +|   0|  0|   17|          10|           5|
    |add_ln94_fu_491_p2           |         +|   0|  0|   17|          10|           5|
    |arrayidx31612_sum_fu_949_p2  |         +|   0|  0|   16|           9|           3|
    |empty_69_fu_943_p2           |         +|   0|  0|   15|           8|           1|
    |empty_72_fu_1031_p2          |         +|   0|  0|   17|          10|          10|
    |result_2_fu_819_p2           |         -|   0|  0|   39|           1|          32|
    |result_6_fu_990_p2           |         -|   0|  0|   39|           1|          32|
    |sub_ln18_1_fu_876_p2         |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_752_p2           |         -|   0|  0|   15|           7|           8|
    |sub_ln78_fu_639_p2           |         -|   0|  0|   27|          20|          20|
    |exitcond2_fu_937_p2          |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln55_fu_568_p2          |      icmp|   0|  0|   17|          10|           8|
    |icmp_ln74_fu_539_p2          |      icmp|   0|  0|   12|           5|           5|
    |lshr_ln18_1_fu_905_p2        |      lshr|   0|  0|   66|          25|          25|
    |lshr_ln18_fu_777_p2          |      lshr|   0|  0|  240|          79|          79|
    |or_ln54_fu_605_p2            |        or|   0|  0|    2|           1|           1|
    |hclamp_fu_611_p3             |    select|   0|  0|   10|           1|          10|
    |result_7_fu_1003_p3          |    select|   0|  0|   32|           1|          32|
    |result_fu_825_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln18_2_fu_885_p3      |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_761_p3        |    select|   0|  0|    9|           1|           9|
    |select_ln54_fu_597_p3        |    select|   0|  0|    8|           1|           1|
    |smantissa_fu_925_p3          |    select|   0|  0|   55|           1|          56|
    |val_fu_811_p3                |    select|   0|  0|   32|           1|          32|
    |shl_ln18_1_fu_915_p2         |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_fu_783_p2           |       shl|   0|  0|  240|          79|          79|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1570|         613|         717|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  159|         35|    1|         35|
    |bh_fu_182                                                          |    9|          2|    5|         10|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0  |   20|          4|   10|         40|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1  |   14|          3|   10|         30|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0        |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |   20|          4|   10|         40|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1    |   14|          3|   10|         30|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0          |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1          |   14|          3|   32|         96|
    |grp_fu_404_p0                                                      |   14|          3|   32|         96|
    |input_r_blk_n_AR                                                   |    9|          2|    1|          2|
    |input_r_blk_n_R                                                    |    9|          2|    1|          2|
    |loop_index_reg_393                                                 |    9|          2|    8|         16|
    |m_axi_input_r_ARADDR                                               |   14|          3|   64|        192|
    |m_axi_input_r_ARLEN                                                |   14|          3|   32|         96|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              |  373|         80|  312|       1037|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln74_reg_1118                                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                                           |  34|   0|   34|          0|
    |bh_fu_182                                                           |   5|   0|    5|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_10_reg_1085  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_11_reg_1090  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_12_reg_1095  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_13_reg_1100  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_14_reg_1105  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_15_reg_1110  |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_8_reg_1075   |  10|   0|   10|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_9_reg_1080   |  10|   0|   10|          0|
    |data_1_reg_1156                                                     |  32|   0|   32|          0|
    |empty_69_reg_1180                                                   |   8|   0|    8|          0|
    |h_cast2_reg_1060                                                    |   8|   0|   10|          2|
    |input_r_addr_1_reg_1129                                             |  64|   0|   64|          0|
    |input_r_addr_read_reg_1199                                          |  32|   0|   32|          0|
    |input_r_addr_reg_1123                                               |  64|   0|   64|          0|
    |loop_index_reg_393                                                  |   8|   0|    8|          0|
    |or_ln_reg_1070                                                      |  10|   0|   10|          0|
    |p_cast_reg_1190                                                     |   3|   0|    3|          0|
    |reg_411                                                             |  32|   0|   32|          0|
    |result_reg_1151                                                     |  32|   0|   32|          0|
    |sext_ln76_reg_1065                                                  |  10|   0|   10|          0|
    |smantissa_reg_1172                                                  |  56|   0|   56|          0|
    |trunc_ln371_1_reg_1167                                              |  23|   0|   23|          0|
    |trunc_ln371_reg_1146                                                |  23|   0|   23|          0|
    |xs_exp_1_reg_1161                                                   |   8|   0|    8|          0|
    |xs_exp_reg_1140                                                     |   8|   0|    8|          0|
    |xs_sign_reg_1135                                                    |   1|   0|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 546|   0|  548|          2|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      load_input_buffer_c1|  return value|
|m_axi_input_r_AWVALID                                              |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWREADY                                              |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWADDR                                               |  out|   64|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWID                                                 |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWLEN                                                |  out|   32|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWSIZE                                               |  out|    3|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWBURST                                              |  out|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWLOCK                                               |  out|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWCACHE                                              |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWPROT                                               |  out|    3|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWQOS                                                |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWREGION                                             |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_AWUSER                                               |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WVALID                                               |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WREADY                                               |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WDATA                                                |  out|   32|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WSTRB                                                |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WLAST                                                |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WID                                                  |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_WUSER                                                |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARVALID                                              |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARREADY                                              |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARADDR                                               |  out|   64|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARID                                                 |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARLEN                                                |  out|   32|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARSIZE                                               |  out|    3|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARBURST                                              |  out|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARLOCK                                               |  out|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARCACHE                                              |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARPROT                                               |  out|    3|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARQOS                                                |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARREGION                                             |  out|    4|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_ARUSER                                               |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RVALID                                               |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RREADY                                               |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RDATA                                                |   in|   32|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RLAST                                                |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RID                                                  |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RFIFONUM                                             |   in|    9|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RUSER                                                |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_RRESP                                                |   in|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_BVALID                                               |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_BREADY                                               |  out|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_BRESP                                                |   in|    2|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_BID                                                  |   in|    1|       m_axi|                                                   input_r|       pointer|
|m_axi_input_r_BUSER                                                |   in|    1|       m_axi|                                                   input_r|       pointer|
|input_ftmap                                                        |   in|   64|     ap_none|                                               input_ftmap|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |  out|   10|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  out|   10|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1    |  out|   10|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

