Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 16 13:08:42 2018
| Host         : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : upgrade_ip
| Device       : xc7a35tcsg324-1
-----------------------------------------------------------------------------------------------

Upgrade Log for IP 'temac_gbe_v9_0_rgmii'

1. Summary
----------

SUCCESS in the upgrade of temac_gbe_v9_0_rgmii (xilinx.com:ip:tri_mode_ethernet_mac:9.0) from (Rev. 3) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 16 13:08:41 2018
| Host         : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : upgrade_ip
| Device       : xc7a35tcsg324-1
-----------------------------------------------------------------------------------------------

Upgrade Log for IP 'mac_fifo_axi4'

1. Summary
----------

SUCCESS in the upgrade of mac_fifo_axi4 from xilinx.com:ip:fifo_generator:12.0 (Rev. 4) to xilinx.com:ip:fifo_generator:13.2 (Rev. 1)

2. Upgrade messages
-------------------

Added parameter Output_Register_Type with value Embedded_Reg (source 'default')
Added parameter Enable_Safety_Circuit with value false (source 'default')
Added parameter Enable_ECC_Type with value Hard_ECC (source 'default')
Set parameter Slave_interface_Clock_enable_memory_mapped to value false (source 'default')
Set parameter Master_interface_Clock_enable_memory_mapped to value false (source 'default')

