Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 20 21:24:20 2018
| Host         : DESKTOP-9HJUUG0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPSfpga_system_wrapper_timing_summary_routed.rpt -rpx MIPSfpga_system_wrapper_timing_summary_routed.rpx
| Design       : MIPSfpga_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB4 (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: MIPSfpga_system_i/PS2Receiver_0/inst/keyboard/debounce/O0_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: MIPSfpga_system_i/PS2Receiver_0/inst/keyboard/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 12281 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                26407        0.020        0.000                      0                26407        3.000        0.000                       0                 12287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK100MHZ                                 {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk_out2_MIPSfpga_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.637        0.000                      0                26407        0.111        0.000                      0                26407        9.020        0.000                       0                 12283  
  clkfbout_MIPSfpga_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.638        0.000                      0                26407        0.111        0.000                      0                26407        9.020        0.000                       0                 12283  
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.637        0.000                      0                26407        0.020        0.000                      0                26407  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.637        0.000                      0                26407        0.020        0.000                      0                26407  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 3.776ns (20.292%)  route 14.832ns (79.708%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.291    16.251    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 3.059ns (16.438%)  route 15.550ns (83.562%))
  Logic Levels:           18  (LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.581    12.378    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__158/O
                         net (fo=13, routed)          0.670    13.173    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X68Y109        LUT5 (Prop_lut5_I2_O)        0.124    13.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3/O
                         net (fo=1, routed)           0.582    13.879    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.124    14.003 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_3__4/O
                         net (fo=8, routed)           2.148    16.151    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][6]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 3.776ns (20.499%)  route 14.644ns (79.501%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.104    16.063    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.059ns (16.664%)  route 15.298ns (83.336%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_16
    SLICE_X64Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_9__0/O
                         net (fo=8, routed)           1.909    15.899    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 3.059ns (16.714%)  route 15.243ns (83.286%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.710    13.960    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X67Y107        LUT5 (Prop_lut5_I3_O)        0.124    14.084 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__4/O
                         net (fo=8, routed)           1.760    15.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][3]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.249ns  (logic 3.059ns (16.762%)  route 15.190ns (83.238%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X63Y108        LUT5 (Prop_lut5_I3_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_5__4/O
                         net (fo=8, routed)           1.801    15.791    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][4]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 3.059ns (16.787%)  route 15.163ns (83.213%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.597    13.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_8__3/O
                         net (fo=8, routed)           1.793    15.764    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][1]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 3.059ns (16.497%)  route 15.483ns (83.503%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.480    14.649    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_7__0/O
                         net (fo=2, routed)           1.311    16.084    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/dcc_data[1]
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.522    17.984    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.554    
                         clock uncertainty           -0.091    17.464    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    17.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.488ns  (logic 3.059ns (16.545%)  route 15.429ns (83.455%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.477    14.646    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.770 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_3__1/O
                         net (fo=2, routed)           1.260    16.030    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[5]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 3.059ns (16.591%)  route 15.379ns (83.409%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.305    14.474    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.598 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_8__1/O
                         net (fo=2, routed)           1.382    15.980    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.293    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X34Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.554    -0.558    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.169    -0.225    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.822    -0.330    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.194    -0.524    
    SLICE_X56Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.341    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.076    -0.478    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.593    -0.519    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y85         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.154    -0.201    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.323    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.075    -0.479    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.557    -0.555    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y80         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.113    -0.301    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.825    -0.327    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.215    -0.542    
    SLICE_X50Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.425    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.071    -0.483    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.568    -0.544    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y95         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.840    -0.312    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.216    -0.528    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.419    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.421    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.422    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y24    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y111   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt7_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y111   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y114   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y114   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt8_mdd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 3.776ns (20.292%)  route 14.832ns (79.708%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.291    16.251    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.889    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 3.059ns (16.438%)  route 15.550ns (83.562%))
  Logic Levels:           18  (LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.581    12.378    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__158/O
                         net (fo=13, routed)          0.670    13.173    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X68Y109        LUT5 (Prop_lut5_I2_O)        0.124    13.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3/O
                         net (fo=1, routed)           0.582    13.879    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.124    14.003 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_3__4/O
                         net (fo=8, routed)           2.148    16.151    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][6]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.855    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 3.776ns (20.499%)  route 14.644ns (79.501%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.104    16.063    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.889    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.059ns (16.664%)  route 15.298ns (83.336%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_16
    SLICE_X64Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_9__0/O
                         net (fo=8, routed)           1.909    15.899    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    16.855    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 3.059ns (16.714%)  route 15.243ns (83.286%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.710    13.960    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X67Y107        LUT5 (Prop_lut5_I3_O)        0.124    14.084 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__4/O
                         net (fo=8, routed)           1.760    15.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][3]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.855    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.249ns  (logic 3.059ns (16.762%)  route 15.190ns (83.238%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X63Y108        LUT5 (Prop_lut5_I3_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_5__4/O
                         net (fo=8, routed)           1.801    15.791    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][4]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.855    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 3.059ns (16.787%)  route 15.163ns (83.213%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.597    13.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_8__3/O
                         net (fo=8, routed)           1.793    15.764    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][1]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.855    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 3.059ns (16.497%)  route 15.483ns (83.503%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.480    14.649    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_7__0/O
                         net (fo=2, routed)           1.311    16.084    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/dcc_data[1]
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.522    17.984    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.554    
                         clock uncertainty           -0.089    17.466    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    17.225    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.225    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.488ns  (logic 3.059ns (16.545%)  route 15.429ns (83.455%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.477    14.646    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.770 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_3__1/O
                         net (fo=2, routed)           1.260    16.030    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[5]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 3.059ns (16.591%)  route 15.379ns (83.409%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.305    14.474    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.598 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_8__1/O
                         net (fo=2, routed)           1.382    15.980    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.089    17.421    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  1.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.293    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X34Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.554    -0.558    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.169    -0.225    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.822    -0.330    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.194    -0.524    
    SLICE_X56Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.341    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.076    -0.478    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.593    -0.519    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y85         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.154    -0.201    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
    SLICE_X74Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.323    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.075    -0.479    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.557    -0.555    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y80         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.113    -0.301    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.825    -0.327    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.215    -0.542    
    SLICE_X50Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.425    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.071    -0.483    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.568    -0.544    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y95         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.840    -0.312    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.216    -0.528    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.419    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.421    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.422    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y24    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y111   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt7_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y111   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y89    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y114   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt5_idd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y114   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt8_mdd/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y87    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y69    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 3.776ns (20.292%)  route 14.832ns (79.708%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.291    16.251    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 3.059ns (16.438%)  route 15.550ns (83.562%))
  Logic Levels:           18  (LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.581    12.378    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__158/O
                         net (fo=13, routed)          0.670    13.173    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X68Y109        LUT5 (Prop_lut5_I2_O)        0.124    13.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3/O
                         net (fo=1, routed)           0.582    13.879    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.124    14.003 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_3__4/O
                         net (fo=8, routed)           2.148    16.151    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][6]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 3.776ns (20.499%)  route 14.644ns (79.501%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.104    16.063    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.059ns (16.664%)  route 15.298ns (83.336%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_16
    SLICE_X64Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_9__0/O
                         net (fo=8, routed)           1.909    15.899    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 3.059ns (16.714%)  route 15.243ns (83.286%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.710    13.960    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X67Y107        LUT5 (Prop_lut5_I3_O)        0.124    14.084 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__4/O
                         net (fo=8, routed)           1.760    15.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][3]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.249ns  (logic 3.059ns (16.762%)  route 15.190ns (83.238%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X63Y108        LUT5 (Prop_lut5_I3_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_5__4/O
                         net (fo=8, routed)           1.801    15.791    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][4]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 3.059ns (16.787%)  route 15.163ns (83.213%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.597    13.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_8__3/O
                         net (fo=8, routed)           1.793    15.764    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][1]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 3.059ns (16.497%)  route 15.483ns (83.503%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.480    14.649    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_7__0/O
                         net (fo=2, routed)           1.311    16.084    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/dcc_data[1]
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.522    17.984    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.554    
                         clock uncertainty           -0.091    17.464    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    17.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.488ns  (logic 3.059ns (16.545%)  route 15.429ns (83.455%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.477    14.646    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.770 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_3__1/O
                         net (fo=2, routed)           1.260    16.030    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[5]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 3.059ns (16.591%)  route 15.379ns (83.409%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.305    14.474    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.598 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_8__1/O
                         net (fo=2, routed)           1.382    15.980    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.293    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X34Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.554    -0.558    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.169    -0.225    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.822    -0.330    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.194    -0.524    
                         clock uncertainty            0.091    -0.434    
    SLICE_X56Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.251    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.076    -0.388    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.593    -0.519    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y85         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.154    -0.201    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.416    
    SLICE_X74Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.233    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.075    -0.389    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.557    -0.555    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y80         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.113    -0.301    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.825    -0.327    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.215    -0.542    
                         clock uncertainty            0.091    -0.452    
    SLICE_X50Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.335    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.071    -0.393    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.568    -0.544    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y95         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.840    -0.312    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.091    -0.438    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.329    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.331    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.332    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 3.776ns (20.292%)  route 14.832ns (79.708%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.291    16.251    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 3.059ns (16.438%)  route 15.550ns (83.562%))
  Logic Levels:           18  (LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.581    12.378    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT3 (Prop_lut3_I0_O)        0.124    12.502 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_2__158/O
                         net (fo=13, routed)          0.670    13.173    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X68Y109        LUT5 (Prop_lut5_I2_O)        0.124    13.297 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3/O
                         net (fo=1, routed)           0.582    13.879    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_24__3_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I2_O)        0.124    14.003 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_3__4/O
                         net (fo=8, routed)           2.148    16.151    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][6]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.420ns  (logic 3.776ns (20.499%)  route 14.644ns (79.501%))
  Logic Levels:           18  (CARRY4=2 LUT3=3 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.690    -2.357    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X73Y117        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.456    -1.901 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.010    -0.891    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.124    -0.767 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.404    -0.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I4_O)        0.124    -0.239 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.833     0.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X71Y116        LUT3 (Prop_lut3_I2_O)        0.124     0.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.671     1.389    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X72Y116        LUT4 (Prop_lut4_I0_O)        0.124     1.513 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          1.003     2.517    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X77Y119        LUT4 (Prop_lut4_I0_O)        0.124     2.641 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.138     3.779    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_6
    SLICE_X83Y113        LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[9]_i_2__9/O
                         net (fo=1, routed)           0.739     4.641    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_0
    SLICE_X84Y114        LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[9]_i_1__29/O
                         net (fo=11, routed)          1.200     5.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[9]_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.089 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_9__24/O
                         net (fo=1, routed)           0.000     6.089    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[39]_1[1]
    SLICE_X81Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.639 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     6.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__3_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.796 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_2__2/CO[1]
                         net (fo=2, routed)           0.784     7.581    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[31][0]
    SLICE_X73Y103        LUT6 (Prop_lut6_I3_O)        0.329     7.910 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_2__121/O
                         net (fo=2, routed)           0.758     8.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/st_hit_wrb
    SLICE_X74Y110        LUT5 (Prop_lut5_I2_O)        0.116     8.784 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[55]_i_2__0/O
                         net (fo=3, routed)           0.841     9.625    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/biu_wtbf
    SLICE_X74Y113        LUT3 (Prop_lut3_I2_O)        0.352     9.977 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43/O
                         net (fo=1, routed)           0.452    10.429    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_7__43_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.328    10.757 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_3__109/O
                         net (fo=3, routed)           0.607    11.364    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_13
    SLICE_X72Y113        LUT4 (Prop_lut4_I2_O)        0.124    11.488 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99/O
                         net (fo=1, routed)           0.642    12.130    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_4__99_n_0
    SLICE_X72Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.254 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          1.351    13.605    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X65Y112        LUT6 (Prop_lut6_I4_O)        0.124    13.729 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.107    14.836    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.124    14.960 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.104    16.063    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[1][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.887    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 3.059ns (16.664%)  route 15.298ns (83.336%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_16
    SLICE_X64Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_9__0/O
                         net (fo=8, routed)           1.909    15.899    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.302ns  (logic 3.059ns (16.714%)  route 15.243ns (83.286%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.710    13.960    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X67Y107        LUT5 (Prop_lut5_I3_O)        0.124    14.084 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__4/O
                         net (fo=8, routed)           1.760    15.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][3]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.249ns  (logic 3.059ns (16.762%)  route 15.190ns (83.238%))
  Logic Levels:           18  (LUT2=1 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.616    13.866    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg
    SLICE_X63Y108        LUT5 (Prop_lut5_I3_O)        0.124    13.990 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_5__4/O
                         net (fo=8, routed)           1.801    15.791    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][4]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.222ns  (logic 3.059ns (16.787%)  route 15.163ns (83.213%))
  Logic Levels:           18  (LUT2=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.605    12.403    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_10
    SLICE_X64Y112        LUT6 (Prop_lut6_I4_O)        0.124    12.527 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/mem_reg_i_52/O
                         net (fo=9, routed)           0.599    13.126    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_8
    SLICE_X64Y111        LUT2 (Prop_lut2_I1_O)        0.124    13.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_20__2/O
                         net (fo=9, routed)           0.597    13.847    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I4_O)        0.124    13.971 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_8__3/O
                         net (fo=8, routed)           1.793    15.764    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[6][1]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.853    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.542ns  (logic 3.059ns (16.497%)  route 15.483ns (83.503%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.480    14.649    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_7__0/O
                         net (fo=2, routed)           1.311    16.084    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/dcc_data[1]
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.522    17.984    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X1Y49         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.554    
                         clock uncertainty           -0.091    17.464    
    RAMB18_X1Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    17.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.488ns  (logic 3.059ns (16.545%)  route 15.429ns (83.455%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.477    14.646    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.124    14.770 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_3__1/O
                         net (fo=2, routed)           1.260    16.030    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[5]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 3.059ns (16.591%)  route 15.379ns (83.409%))
  Logic Levels:           18  (LUT5=4 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 18.011 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.589    -2.458    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/SI_ClkIn
    SLICE_X55Y124        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.419    -2.039 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=52, routed)          2.322     0.282    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cp0r_m[0]
    SLICE_X59Y126        LUT5 (Prop_lut5_I0_O)        0.324     0.606 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13/O
                         net (fo=4, routed)           0.738     1.344    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[8]_i_2__13_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.332     1.676 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_11__1/O
                         net (fo=2, routed)           0.313     1.989    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/cpz/hot_wr_cause
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_10__1/O
                         net (fo=4, routed)           0.796     2.909    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q_reg[6]_11
    SLICE_X55Y119        LUT5 (Prop_lut5_I1_O)        0.124     3.033 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_prealu_m_31_0_/cregister/cregister/q[0]_i_5__3/O
                         net (fo=1, routed)           0.697     3.730    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[6]_2
    SLICE_X55Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__26/O
                         net (fo=3, routed)           0.991     4.845    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/qual_int_e
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[6]_i_7__1/O
                         net (fo=6, routed)           0.919     5.888    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/eexc_e
    SLICE_X69Y117        LUT5 (Prop_lut5_I3_O)        0.124     6.012 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_mpc_newiaddr_reg/q[0]_i_2__76/O
                         net (fo=13, routed)          0.931     6.943    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q_reg[0]_8
    SLICE_X73Y113        LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq/q[0]_i_1__117/O
                         net (fo=47, routed)          0.839     7.906    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/enable_ireq_nxt
    SLICE_X73Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.030 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.572     8.602    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q_reg[3]
    SLICE_X73Y106        LUT6 (Prop_lut6_I2_O)        0.124     8.726 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_flush_wrb_reg/q[31]_i_7__7/O
                         net (fo=1, routed)           0.449     9.175    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q_reg[0]_13
    SLICE_X77Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.299 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_dreq_st2_reg/q[31]_i_4__20/O
                         net (fo=39, routed)          0.529     9.829    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.953 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.426    10.379    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X74Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.503 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.752    11.255    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X71Y110        LUT6 (Prop_lut6_I2_O)        0.124    11.379 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.294    11.673    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X71Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.797 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.749    12.546    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X65Y112        LUT5 (Prop_lut5_I2_O)        0.124    12.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          0.375    13.045    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/cachewrite_e
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcop_access_m_reg/mem_reg_i_41/O
                         net (fo=32, routed)          1.305    14.474    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/sel092_out
    SLICE_X47Y110        LUT6 (Prop_lut6_I5_O)        0.124    14.598 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_data_raw_31_0_/mem_reg_i_8__1/O
                         net (fo=2, routed)           1.382    15.980    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/dcc_data[0]
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       1.549    18.011    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X0Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.501    17.510    
                         clock uncertainty           -0.091    17.419    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    17.178    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.293    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y82         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X34Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.554    -0.558    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y77         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.169    -0.225    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.822    -0.330    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X56Y77         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.194    -0.524    
                         clock uncertainty            0.091    -0.434    
    SLICE_X56Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.251    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.076    -0.388    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.593    -0.519    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y85         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.154    -0.201    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.863    -0.289    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.217    -0.506    
                         clock uncertainty            0.091    -0.416    
    SLICE_X74Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.233    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.075    -0.389    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.557    -0.555    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y80         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.113    -0.301    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.825    -0.327    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y80         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.215    -0.542    
                         clock uncertainty            0.091    -0.452    
    SLICE_X50Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.335    MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.558    -0.554    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.357    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.827    -0.325    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X71Y77         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.091    -0.464    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.071    -0.393    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.568    -0.544    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y95         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.840    -0.312    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y94         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.091    -0.438    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.329    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.331    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.567    -0.545    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y85         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12281, routed)       0.837    -0.315    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y86         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.091    -0.440    
    SLICE_X30Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.332    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.039    





