<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_3' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.329+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_3' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.316+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_2' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.313+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_2' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.310+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_1' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.307+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_1' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.303+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_0' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.299+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'output_l2_reduction_0' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.295+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_l2_3' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.292+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_l2_2' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.284+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_l2_1' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.279+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_l2_0' will not be exposed as RTL port." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.274+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:48.137+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'Conv_sysarr' consists of the following:&#x9;'mul' operation ('mul_ln59_1', pynq_sysarr_test/conv_sysarr.cpp:59->pynq_sysarr_test/conv_sysarr.cpp:645) [748]  (5.42 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.227+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (5.415ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.223+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: LOOP_L2_H_IN_LOOP_L2_W_IN): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln61', pynq_sysarr_test/conv_sysarr.cpp:61->pynq_sysarr_test/conv_sysarr.cpp:645) and 'icmp' operation ('icmp_ln61', pynq_sysarr_test/conv_sysarr.cpp:61->pynq_sysarr_test/conv_sysarr.cpp:645).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.138+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_550_2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write on port 'out_data_V_data_V' and axis write on port 'out_data_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.113+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_550_2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write on port 'out_data_V_data_V' and axis write on port 'out_data_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.108+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_550_2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write on port 'out_data_V_data_V' and axis write on port 'out_data_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.105+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (5.41ns)  of 'mul' operation ('mul_ln59_1', pynq_sysarr_test/conv_sysarr.cpp:59->pynq_sysarr_test/conv_sysarr.cpp:645) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 1.35ns, effective cycle time: 3.65ns).&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1015 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1015.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:45.097+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'output_dram_write_1' consists of the following:&#x9;'phi' operation ('indvar_flatten', pynq_sysarr_test/conv_sysarr.cpp:341) with incoming values : ('add_ln341', pynq_sysarr_test/conv_sysarr.cpp:341) [54]  (0 ns)&#xA;&#x9;'add' operation ('add_ln341', pynq_sysarr_test/conv_sysarr.cpp:341) [58]  (3.47 ns)&#xA;&#x9;blocking operation 0.305 ns on control path)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.704+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (3.77386ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.702+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'runOutputL1toL2' consists of the following:&#x9;'mul' operation ('mul_ln80', pynq_sysarr_test/conv_sysarr.cpp:80) [57]  (5.42 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.453+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (5.415ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.451+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'runOutputL1toL2' (Loop: LOOP_L2_H_LOOP_L2_W): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln82', pynq_sysarr_test/conv_sysarr.cpp:82) and 'icmp' operation ('icmp_ln82', pynq_sysarr_test/conv_sysarr.cpp:82).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.435+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (5.41ns)  of 'mul' operation ('mul_ln80', pynq_sysarr_test/conv_sysarr.cpp:80) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 1.35ns, effective cycle time: 3.65ns).&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1015 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1015.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.422+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'runSIMD' consists of the following:&#x9;'icmp' operation ('icmp_ln190_1', pynq_sysarr_test/conv_sysarr.cpp:190) [62]  (3.48 ns)&#xA;&#x9;blocking operation 0.978 ns on control path)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.087+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (4.455ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.086+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'runSIMD' (Loop: LOOP_R_INNER_LOOP_H_INNER_LOOP_W_INNER): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln197', pynq_sysarr_test/conv_sysarr.cpp:197) and 'select' operation ('select_ln192_2', pynq_sysarr_test/conv_sysarr.cpp:192).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.064+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln190', pynq_sysarr_test/conv_sysarr.cpp:190)) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-878.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.055+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln190', pynq_sysarr_test/conv_sysarr.cpp:190)) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-878.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:44.050+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'runWeight2Reg' consists of the following:&#x9;'phi' operation ('ci', pynq_sysarr_test/conv_sysarr.cpp:44) with incoming values : ('add_ln44', pynq_sysarr_test/conv_sysarr.cpp:44) [93]  (0 ns)&#xA;&#x9;'add' operation ('tmp', pynq_sysarr_test/conv_sysarr.cpp:44) [103]  (0 ns)&#xA;&#x9;'add' operation ('mul52', pynq_sysarr_test/conv_sysarr.cpp:44) [104]  (3.79 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.737+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (3.786ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.735+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-882] User specified resource constraint cannot be honored operation type mul(II = 1)..&#xA;Resolution: For help on HLS 200-882 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-882.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.697+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'input_dram_read_1' consists of the following:&#x9;'add' operation ('tmp', pynq_sysarr_test/conv_sysarr.cpp:302) [74]  (0 ns)&#xA;&#x9;'add' operation ('mul51', pynq_sysarr_test/conv_sysarr.cpp:302) [75]  (3.84 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.442+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (3.8445ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.440+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.438+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (pynq_sysarr_test/conv_sysarr.cpp:528) on 'shl' operation ('addr', pynq_sysarr_test/conv_sysarr.cpp:528) due to incompatible operation sets." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.077+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'output_dram_write.1' to 'output_dram_write_1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.067+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'input_dram_read.1' to 'input_dram_read_1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.050+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'weight_dram_read.1' to 'weight_dram_read_1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.049+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'write_mm2s.1' to 'write_mm2s_1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.047+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'write_s2mm.1' to 'write_s2mm_1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.046+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-959] Unable to rewind loop 'LOOP_R_INNER_LOOP_H_INNER_LOOP_W_INNER' in function 'runSIMD': initialization section preceding the loop contains control flow.&#xA;Resolution: For help on HLS 200-959 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-959.html" projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:43.039+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.0'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:42.269+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.3'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:42.124+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.1'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:42.123+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l2_reduction.2'." projectName="pynq_sysarr_test" solutionName="solution1" date="2021-05-18T06:39:42.122+0000" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
