{
  "doc-d2fd5e9039a63352ee73f215fc8aeb15": {
    "entity_names": [
      "Maximum Speedup Ratio",
      "T",
      "Clock Cycle",
      "Throughput Rate",
      "Pipelined Total Time",
      "k",
      "Tₖ",
      "Maximum Throughput Rate",
      "Ideal Continuous Input",
      "Non-Pipelined Total Time",
      "T₀",
      "Task Count",
      "Number of Pipeline Stages",
      "Speedup Ratio",
      "n",
      "Total Time",
      "Δt",
      "Pipeline Throughput Rate"
    ],
    "count": 18,
    "create_time": 1761735535,
    "update_time": 1761735535,
    "_id": "doc-d2fd5e9039a63352ee73f215fc8aeb15"
  },
  "doc-06dc541c0ea968720bb78e8c162eb159": {
    "entity_names": [
      "MAR",
      "Main Memory",
      "Instruction Cycle",
      "Control Bus",
      "Effective Address",
      "PC",
      "Fetch Cycle",
      "IR",
      "ALU",
      "Execution Cycle",
      "Address Bus",
      "Program Breakpoint",
      "CU",
      "MDR",
      "Data Flow",
      "Interrupt Cycle",
      "SP",
      "Indirect Addressing Cycle",
      "Stack",
      "Data Bus"
    ],
    "count": 20,
    "create_time": 1761735558,
    "update_time": 1761735558,
    "_id": "doc-06dc541c0ea968720bb78e8c162eb159"
  },
  "doc-7c0bc146aeae05e551f80c74f57bf6cc": {
    "entity_names": [
      "输出设备",
      "运算器部件",
      "输入设备",
      "指令信息",
      "PC",
      "控制总线",
      "控制信号",
      "CPU",
      "内存储器",
      "硬布线控制器",
      "IR",
      "指令转移地址",
      "主存",
      "地址总线",
      "接口电路",
      "数据总线",
      "控制器",
      "微程序控制器"
    ],
    "count": 18,
    "create_time": 1761735670,
    "update_time": 1761735670,
    "_id": "doc-7c0bc146aeae05e551f80c74f57bf6cc"
  },
  "doc-cc56d9863e6de5d5a6e95e87766d0742": {
    "entity_names": [
      "SIMD",
      "Serial Processor",
      "Pipe-lining",
      "SISD",
      "Parallel Hardware",
      "Serial Hardware",
      "MIMD",
      "Multiple Data Streams",
      "Pipelining",
      "Vector Register",
      "Case Statement",
      "Traditional Serial Computer Architecture",
      "Vectorized Instruction Set",
      "Private Memory",
      "Theoretical Architecture",
      "ALU",
      "Multi-Module Cross-Organization",
      "Single Data Stream",
      "Multicomputer System",
      "Thread-Level Parallelism",
      "Shared Memory",
      "Instruction Control Component",
      "Memory",
      "Vector Processor",
      "Switch Statement",
      "Single Address Space",
      "MISD",
      "For Loop",
      "Numerical Simulation",
      "Single Instruction Stream",
      "Multiprocessor System",
      "Data-Level Parallelism",
      "Multiple Instruction Streams",
      "Message Passing",
      "Processor"
    ],
    "count": 35,
    "create_time": 1761735677,
    "update_time": 1761735677,
    "_id": "doc-cc56d9863e6de5d5a6e95e87766d0742"
  },
  "doc-062a2e851dd9b26735dc96a7d8a4b551": {
    "entity_names": [
      "统一时钟CLK",
      "WB",
      "MEM",
      "数据存储器",
      "流水段寄存器",
      "EX",
      "流水线中将同时存在5条不同的指令并行执行",
      "时钟周期",
      "IF",
      "流水线的逻辑结构",
      "指令",
      "ID"
    ],
    "count": 12,
    "create_time": 1761735723,
    "update_time": 1761735723,
    "_id": "doc-062a2e851dd9b26735dc96a7d8a4b551"
  },
  "doc-cc2d0105e935d9886fe36f0b3286af0f": {
    "entity_names": [
      "Instruction Register",
      "Clock Pulse",
      "Instruction Decoder",
      "Hardwired Controller",
      "Control Unit",
      "CPU",
      "Timing Generator",
      "Microprogramming Method",
      "RISC",
      "Micro-operation Command",
      "Instruction Opcode",
      "Combinational Logic Controller",
      "Flag"
    ],
    "count": 13,
    "create_time": 1761735740,
    "update_time": 1761735740,
    "_id": "doc-cc2d0105e935d9886fe36f0b3286af0f"
  },
  "doc-91a81db4ce70f9dbc729e1840db41cff": {
    "entity_names": [
      "Control Signal Generation",
      "Combinational Logic Circuits",
      "Control Storage Unit",
      "Speed",
      "Hardwired Controller",
      "Regularity",
      "Instruction Execution",
      "Microprogrammed Controller",
      "Combination Logic Controller",
      "Maintainability",
      "Functionality",
      "Flexibility"
    ],
    "count": 12,
    "create_time": 1761735802,
    "update_time": 1761735802,
    "_id": "doc-91a81db4ce70f9dbc729e1840db41cff"
  },
  "doc-fe06e06cd53b2ace66af32c5e482dce9": {
    "entity_names": [
      "Control Storage",
      "Microcommand",
      "Sequence Control Field",
      "Main Memory",
      "Machine Instruction",
      "Microprogram Controller",
      "Microcycle",
      "Instruction Register",
      "Address Register",
      "RAM",
      "Operation Control Field",
      "Program",
      "Microoperation",
      "Microprogram",
      "Microinstruction Address Register",
      "Microinstruction",
      "Microinstruction Register",
      "Microcommand Compatibility",
      "ROM",
      "Microcommand Mutual Exclusivity"
    ],
    "count": 20,
    "create_time": 1761735817,
    "update_time": 1761735817,
    "_id": "doc-fe06e06cd53b2ace66af32c5e482dce9"
  },
  "doc-01427518a698286307aa6708cae3234c": {
    "entity_names": [
      "Branch Instruction",
      "Pipeline Stall",
      "NOP Instruction",
      "Branch Prediction",
      "Control Hazard",
      "Dynamic Branch Prediction",
      "Cache Miss",
      "Static Branch Prediction",
      "Delay Loss Time Slot C",
      "Program Counter"
    ],
    "count": 10,
    "create_time": 1761735853,
    "update_time": 1761735853,
    "_id": "doc-01427518a698286307aa6708cae3234c"
  },
  "doc-7e297f32d868dbd2d51d7a047e223119": {
    "entity_names": [
      "CPU",
      "Arithmetic Logic Unit",
      "Data Processing",
      "Operation Control",
      "Program Execution",
      "Controller",
      "Interrupt Handling",
      "Instruction Control",
      "Time Control"
    ],
    "count": 9,
    "create_time": 1761735897,
    "update_time": 1761735897,
    "_id": "doc-7e297f32d868dbd2d51d7a047e223119"
  },
  "doc-643c2ebb8e3d3384d19f217865cc3b8f": {
    "entity_names": [
      "Instruction Register",
      "Fetch Phase",
      "Clock Cycle",
      "Beat",
      "Execution Phase",
      "JMPX Instruction",
      "Indirect Addressing Cycle",
      "Machine Cycle",
      "CPU",
      "Main Memory",
      "Input/Output Device",
      "Stack Pointer",
      "Interrupt Cycle",
      "Pulse",
      "Execute Phase",
      "Instruction Cycle",
      "Program Counter"
    ],
    "count": 17,
    "create_time": 1761735901,
    "update_time": 1761735901,
    "_id": "doc-643c2ebb8e3d3384d19f217865cc3b8f"
  },
  "doc-2a63536239036e36be43b7e72d560b24": {
    "entity_names": [
      "Multi Bus Structure Data Path",
      "Internal Bus",
      "Performance",
      "Data Transfer Conflict",
      "System Bus",
      "Hardware Complexity",
      "CPU Internal Multi Bus Architecture",
      "Registers",
      "Single Cycle Processor",
      "ALU",
      "Instruction Execution Efficiency",
      "Dedicated Data Path",
      "Single Bus Structure Data Path",
      "CPU Internal Single Bus Architecture"
    ],
    "count": 14,
    "create_time": 1761735988,
    "update_time": 1761735988,
    "_id": "doc-2a63536239036e36be43b7e72d560b24"
  },
  "doc-acb6520440fa5141fe4d034f3e5e6edf": {
    "entity_names": [
      "Arithmetic Logic Unit",
      "Assembly Language",
      "Zero Flag",
      "Main Memory",
      "Sign Flag",
      "General Purpose Register Group",
      "Program Counter",
      "Base Index Register",
      "Instruction Register",
      "Accumulator",
      "CPU",
      "User Visible Register",
      "Memory Data Register",
      "Stack Pointer",
      "Memory Address Register",
      "Overflow Flag",
      "User Invisible Register",
      "Program Status Word Register",
      "Temporary Register",
      "Carry Flag",
      "Shift Register",
      "Machine Language",
      "Data Bus",
      "Register"
    ],
    "count": 24,
    "create_time": 1761736000,
    "update_time": 1761736000,
    "_id": "doc-acb6520440fa5141fe4d034f3e5e6edf"
  },
  "doc-ea027e504c6e7bd731aebc2b71512e1c": {
    "entity_names": [
      "Multi-Threaded Execution",
      "Cache",
      "Multi-Core Processor",
      "Interleaved Execution",
      "Single-Core System",
      "Main Memory",
      "Core",
      "Parallel Execution",
      "Multi-Process Execution",
      "On-Chip Multi-Processor"
    ],
    "count": 10,
    "create_time": 1761736029,
    "update_time": 1761736029,
    "_id": "doc-ea027e504c6e7bd731aebc2b71512e1c"
  },
  "doc-53c573d4212b8c79ccafbdbdcd65d8e9": {
    "entity_names": [
      "Synchronous Event",
      "Interrupt Return Instruction",
      "Instruction i",
      "Asynchronous Event",
      "Interrupt Request Signal",
      "CPU",
      "Exception Handling Procedure",
      "Exception",
      "Operating System",
      "Fatal Error",
      "Instruction i+1",
      "Interrupt",
      "Interrupt Handling Procedure",
      "User Program",
      "Exception Return Instruction",
      "Device Driver"
    ],
    "count": 16,
    "create_time": 1761736070,
    "update_time": 1761736070,
    "_id": "doc-53c573d4212b8c79ccafbdbdcd65d8e9"
  },
  "doc-d405a4a8ff3786f94e93e3a9b7786551": {
    "entity_names": [
      "Software Identification",
      "Interrupt Response Process",
      "Save Breakpoint and Program State",
      "Hardware Identification",
      "Interrupt Type Number",
      "Interrupt Service Program",
      "Identify Exception and Interrupt and Transfer to Handler",
      "CPU",
      "Breakpoint",
      "Single Interrupt or Exception Handling",
      "Exception Response Process",
      "Exception Status Register",
      "Interrupt Vector",
      "Disable Interrupts",
      "Unified Exception or Interrupt Query Program",
      "Exception",
      "Interrupt Vector Table",
      "Stack",
      "Program Status Word (PSW)",
      "Interrupt",
      "Specific Register",
      "Interrupt Allowance (IF) Trigger"
    ],
    "count": 22,
    "create_time": 1761736121,
    "update_time": 1761736121,
    "_id": "doc-d405a4a8ff3786f94e93e3a9b7786551"
  },
  "doc-7b1e3d6a0816b7c4daa74cc9c66df994": {
    "entity_names": [
      "微指令寄存器",
      "微指令地址寄存器",
      "μPC",
      "控制存储器",
      "微地址形成部件",
      "CM",
      "间址周期微程序",
      "μIR",
      "微程序",
      "中断周期微程序",
      "机器指令",
      "取指微程序",
      "指令寄存器",
      "主存",
      "微程序控制器"
    ],
    "count": 15,
    "create_time": 1761736164,
    "update_time": 1761736164,
    "_id": "doc-7b1e3d6a0816b7c4daa74cc9c66df994"
  },
  "doc-951a0e05d8d102dbb38963722260d96a": {
    "entity_names": [
      "Data Memory",
      "Load Instruction",
      "Load-Use Data Hazard",
      "Add Instruction",
      "Pipeline Hazard",
      "Memory Access Conflict",
      "Data Hazard",
      "NOP Instruction",
      "Compiler Optimization",
      "L1 Cache",
      "Register Write Port",
      "Non-OutOfOrder Execution",
      "Execute Stage",
      "Write-Back Stage",
      "Instruction Pipeline",
      "Structural Hazard",
      "Forwarding Path",
      "Instruction Fetch Stage",
      "Resource Conflict",
      "Memory Stage",
      "Clock Cycle",
      "Register File",
      "Execution Stage",
      "Control Hazard",
      "Read After Write Conflict",
      "Register Read Port",
      "Instruction Memory"
    ],
    "count": 27,
    "create_time": 1761736232,
    "update_time": 1761736232,
    "_id": "doc-951a0e05d8d102dbb38963722260d96a"
  },
  "doc-62d730248fb05de6d5c2902d76480b63": {
    "entity_names": [
      "Main Memory",
      "Memory Parity Error",
      "Controller Error",
      "Operating System Kernel",
      "Illegal Instruction",
      "System Call",
      "Division By Zero",
      "CPU",
      "Breakpoint",
      "Trap",
      "Segment",
      "Exception Service Routine",
      "Abort",
      "Fault",
      "Single Step Tracking",
      "x86 Machine",
      "Stack Overflow",
      "MIPS Architecture",
      "Bus Error",
      "Overflow",
      "Page Fault",
      "Disk",
      "Programmable Exception",
      "Page",
      "Segment Fault",
      "Hard Fault Interrupt",
      "Address Out Of Bounds"
    ],
    "count": 27,
    "create_time": 1761736302,
    "update_time": 1761736302,
    "_id": "doc-62d730248fb05de6d5c2902d76480b63"
  },
  "doc-3ac380505fdc239a4da36a89716b6444": {
    "entity_names": [
      "Clock Cycle",
      "Simple Superscalar CPU",
      "Out-of-Order Execution",
      "Dynamic Pipeline Scheduling",
      "Advanced Pipeline Technology",
      "CPI",
      "Multiple Issuance Technology",
      "Superpipeline Technology",
      "Compiler",
      "Very Long Instruction Word Technology",
      "Functional Unit",
      "Instruction-Level Parallelism",
      "Dynamic Branch Prediction",
      "Instruction Throughput",
      "Pipeline Register Overhead",
      "Superscalar Pipeline Technology",
      "Figure 5.19"
    ],
    "count": 17,
    "create_time": 1761736317,
    "update_time": 1761736317,
    "_id": "doc-3ac380505fdc239a4da36a89716b6444"
  },
  "doc-96defdcda60eaf79fff26bdc712404aa": {
    "entity_names": [
      "控制存储器容量",
      "微操作",
      "微指令的操作控制字段",
      "互斥性微命令",
      "微指令的编码方式",
      "操作并行性",
      "小段",
      "控制存储器",
      "微命令",
      "3位字段",
      "相容性微命令",
      "译码电路",
      "微指令字长",
      "字段直接编码方式",
      "字段间接编码方式",
      "直接编码方式"
    ],
    "count": 16,
    "create_time": 1761736390,
    "update_time": 1761736390,
    "_id": "doc-96defdcda60eaf79fff26bdc712404aa"
  },
  "doc-2459f394250f45963236273137f4db0c": {
    "entity_names": [
      "Latch",
      "Adder",
      "Decoder",
      "General Purpose Register Group",
      "Memory",
      "Arithmetic Logic Unit",
      "Shift Register",
      "No Feedback",
      "Output Feedback",
      "Sequential Logic Element",
      "Clock Signal",
      "Combinational Logic Element",
      "Multiplexer",
      "Three-State Gate",
      "Status Register",
      "Data Path",
      "Program Counter",
      "Register"
    ],
    "count": 18,
    "create_time": 1761736397,
    "update_time": 1761736397,
    "_id": "doc-2459f394250f45963236273137f4db0c"
  },
  "doc-5ea0f23d1c767bafc743ff484eb189e1": {
    "entity_names": [
      "Fetch Stage",
      "Memory Access Stage",
      "1ns",
      "5-Stage Pipeline",
      "Pipeline Design Principle",
      "Data Path",
      "Decode Stage",
      "Stage Length",
      "Pipeline Processor Time",
      "Execute Stage",
      "Write-Back Stage",
      "Instruction Pipeline Stages",
      "100ps",
      "750ps",
      "Performance Efficiency",
      "Clock Frequency",
      "Clock Cycle",
      "N",
      "150ps",
      "Instruction Execution Time",
      "Single Cycle Implementation",
      "200ps",
      "Single Cycle Processor Time"
    ],
    "count": 23,
    "create_time": 1761736493,
    "update_time": 1761736493,
    "_id": "doc-5ea0f23d1c767bafc743ff484eb189e1"
  },
  "doc-de401d6e0254effcba3f6fcd81cefe60": {
    "entity_names": [
      "Control Signal Generation",
      "Microcommand Sequence",
      "Arithmetic Logic Unit",
      "Hardware Synchronization",
      "Computational Core",
      "Operation Code",
      "Timing Circuit",
      "General Purpose Register Group",
      "Data Path",
      "Program Counter",
      "Instruction Register",
      "CPU",
      "Counter",
      "Accumulator Register",
      "Instruction Decoder",
      "Shifter Register",
      "Control Unit",
      "Conditional Test",
      "Program Status Word Register",
      "Microoperation Signal Generator",
      "Control Signal",
      "Instruction Execution",
      "运算器",
      "Register"
    ],
    "count": 24,
    "create_time": 1761736511,
    "update_time": 1761736511,
    "_id": "doc-de401d6e0254effcba3f6fcd81cefe60"
  },
  "doc-cf0a63e25f70bb6e12f2ee7720496542": {
    "entity_names": [
      "Exception and Interrupt Handling Logic",
      "Control Unit",
      "CPU",
      "Instruction Execution",
      "Data Flow",
      "General Purpose Registers",
      "ALU",
      "Status Register",
      "Data Path",
      "Control Signals"
    ],
    "count": 10,
    "create_time": 1761736564,
    "update_time": 1761736564,
    "_id": "doc-cf0a63e25f70bb6e12f2ee7720496542"
  },
  "doc-48932a772d41e90269193af10a0bbbb3": {
    "entity_names": [
      "写回",
      "LOAD/STORE型指令",
      "流水段",
      "取指",
      "数据和指令在存储器中按边界对齐",
      "超标量处理机",
      "指令格式",
      "访存",
      "时间上的并行技术",
      "功能部件",
      "执行/计算地址",
      "指令长度",
      "译码/读寄存器",
      "空间上的并行技术",
      "指令流水线",
      "时钟周期",
      "每条指令的时钟周期数",
      "源寄存器",
      "指令集"
    ],
    "count": 19,
    "create_time": 1761736565,
    "update_time": 1761736565,
    "_id": "doc-48932a772d41e90269193af10a0bbbb3"
  },
  "doc-7c0597dc102c9fca5be6ec61fc5d051b": {
    "entity_names": [
      "微指令的格式",
      "μPC",
      "微指令的地址形成方式",
      "电源加电后",
      "微地址形成部件",
      "垂直型微指令",
      "字段直接编码",
      "水平型微指令",
      "取指周期微程序",
      "微指令的后继地址字段",
      "硬件直接产生微程序入口地址",
      "字段间接编码",
      "机器指令的操作码",
      "后继微地址",
      "直接编码",
      "标志",
      "断定方式",
      "增量计数器法"
    ],
    "count": 18,
    "create_time": 1761736661,
    "update_time": 1761736661,
    "_id": "doc-7c0597dc102c9fca5be6ec61fc5d051b"
  },
  "doc-56dad084d2f83de29d62a2ae33cfc843": {
    "entity_names": [
      "Multiple Interrupt",
      "Non-Maskable Interrupt Request Line NMI",
      "Hardware Fault",
      "Non-Maskable Interrupt",
      "NMI",
      "INTR",
      "Interrupt Controller",
      "Interrupt Response Cycle",
      "Hardware Detection",
      "Single Interrupt",
      "CPU",
      "Non-Vector Interrupt",
      "Special Event",
      "Interrupt Request Signal Line",
      "Exception",
      "Vector Interrupt",
      "Instruction Execution",
      "Interrupt",
      "I/O Interrupt",
      "Maskable Interrupt Request Line INTR",
      "Maskable Interrupt"
    ],
    "count": 21,
    "create_time": 1761736663,
    "update_time": 1761736663,
    "_id": "doc-56dad084d2f83de29d62a2ae33cfc843"
  },
  "doc-f67ff7c347b613bc05733f64a51c9c17": {
    "entity_names": [
      "Hardware Multithreading",
      "Thread Switching",
      "Intel Hyper-Threading",
      "Clock Cycle",
      "Pipeline Stall",
      "Fine-Grained Multithreading",
      "Coarse-Grained Multithreading",
      "Simultaneous Multithreading",
      "Instruction-Level Parallelism",
      "High-Speed Cache",
      "Cache Miss",
      "Functional Unit",
      "General Purpose Register Group",
      "Thread-Level Parallelism",
      "Program Counter"
    ],
    "count": 15,
    "create_time": 1761736745,
    "update_time": 1761736745,
    "_id": "doc-f67ff7c347b613bc05733f64a51c9c17"
  },
  "doc-3c7856616d478c58fdce251c9a2b68ac": {
    "entity_names": [
      "Instruction Execution Cycle",
      "Clock Cycle",
      "Instruction Parallel Execution",
      "Pipeline Processor",
      "CPI",
      "Multi Cycle Processor",
      "Single Cycle Processor",
      "Execution Step",
      "Instruction Serial Execution",
      "Processor"
    ],
    "count": 10,
    "create_time": 1761736784,
    "update_time": 1761736784,
    "_id": "doc-3c7856616d478c58fdce251c9a2b68ac"
  },
  "doc-0efa36a872f0b1511a047f0591cba52c": {
    "entity_names": [
      "Control Signal PCin",
      "Temporary Register Z",
      "Arithmetic Logic Unit",
      "Memory Cycle",
      "General Purpose Register",
      "Program Counter",
      "Control Signal ALUin",
      "Instruction Register",
      "Accumulator",
      "Control Signal Zout",
      "Memory Data Register",
      "Instruction Fetch",
      "Memory Address Register",
      "Bus",
      "Write Operation",
      "Memory",
      "Control Unit",
      "Control Signal PCout",
      "Control Signal MDRin",
      "Temporary Register Y",
      "Transfer Operation",
      "Control Signal MARin",
      "Control Signal ACCin",
      "Control Signal MDRout",
      "Single Bus Data Path",
      "Clock Cycle",
      "Control Signal Rin",
      "Address Field",
      "Arithmetic Operation",
      "Read Operation",
      "Control Signal Rout",
      "Control Signal IRin",
      "Program Counter Update",
      "Control Signal Yin"
    ],
    "count": 34,
    "create_time": 1761736816,
    "update_time": 1761736816,
    "_id": "doc-0efa36a872f0b1511a047f0591cba52c"
  },
  "doc-514f22df13c84be41bf310afe9ba497b": {
    "entity_names": [
      "Shared Memory Multiprocessor",
      "Race Condition",
      "Northbridge Chip",
      "Local Memory",
      "Memory Controller",
      "Shared Variable",
      "Front-Side Bus",
      "Processor Synchronization",
      "Lock Mechanism",
      "Non-Uniform Memory Access",
      "Remote Memory",
      "Unified Memory Access",
      "QPI Bus"
    ],
    "count": 13,
    "create_time": 1761736826,
    "update_time": 1761736826,
    "_id": "doc-514f22df13c84be41bf310afe9ba497b"
  }
}