IOX
===

Register Listing for IOX
------------------------

+------------------------------------------------------------------------------+-------------------------------------------------------+
| Register                                                                     | Address                                               |
+==============================================================================+=======================================================+
| :ref:`IOX_SFR_AFSEL_CRAFSEL0 <IOX_SFR_AFSEL_CRAFSEL0>`                       | :ref:`0x5012f000 <IOX_SFR_AFSEL_CRAFSEL0>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL1 <IOX_SFR_AFSEL_CRAFSEL1>`                       | :ref:`0x5012f004 <IOX_SFR_AFSEL_CRAFSEL1>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL2 <IOX_SFR_AFSEL_CRAFSEL2>`                       | :ref:`0x5012f008 <IOX_SFR_AFSEL_CRAFSEL2>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL3 <IOX_SFR_AFSEL_CRAFSEL3>`                       | :ref:`0x5012f00c <IOX_SFR_AFSEL_CRAFSEL3>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL4 <IOX_SFR_AFSEL_CRAFSEL4>`                       | :ref:`0x5012f010 <IOX_SFR_AFSEL_CRAFSEL4>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL5 <IOX_SFR_AFSEL_CRAFSEL5>`                       | :ref:`0x5012f014 <IOX_SFR_AFSEL_CRAFSEL5>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL6 <IOX_SFR_AFSEL_CRAFSEL6>`                       | :ref:`0x5012f018 <IOX_SFR_AFSEL_CRAFSEL6>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL7 <IOX_SFR_AFSEL_CRAFSEL7>`                       | :ref:`0x5012f01c <IOX_SFR_AFSEL_CRAFSEL7>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT0 <IOX_SFR_INTCR_CRINT0>`                           | :ref:`0x5012f100 <IOX_SFR_INTCR_CRINT0>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT1 <IOX_SFR_INTCR_CRINT1>`                           | :ref:`0x5012f104 <IOX_SFR_INTCR_CRINT1>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT2 <IOX_SFR_INTCR_CRINT2>`                           | :ref:`0x5012f108 <IOX_SFR_INTCR_CRINT2>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT3 <IOX_SFR_INTCR_CRINT3>`                           | :ref:`0x5012f10c <IOX_SFR_INTCR_CRINT3>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT4 <IOX_SFR_INTCR_CRINT4>`                           | :ref:`0x5012f110 <IOX_SFR_INTCR_CRINT4>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT5 <IOX_SFR_INTCR_CRINT5>`                           | :ref:`0x5012f114 <IOX_SFR_INTCR_CRINT5>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT6 <IOX_SFR_INTCR_CRINT6>`                           | :ref:`0x5012f118 <IOX_SFR_INTCR_CRINT6>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT7 <IOX_SFR_INTCR_CRINT7>`                           | :ref:`0x5012f11c <IOX_SFR_INTCR_CRINT7>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTFR <IOX_SFR_INTFR>`                                         | :ref:`0x5012f120 <IOX_SFR_INTFR>`                     |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO0 <IOX_SFR_GPIOOUT_CRGO0>`                         | :ref:`0x5012f130 <IOX_SFR_GPIOOUT_CRGO0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO1 <IOX_SFR_GPIOOUT_CRGO1>`                         | :ref:`0x5012f134 <IOX_SFR_GPIOOUT_CRGO1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO2 <IOX_SFR_GPIOOUT_CRGO2>`                         | :ref:`0x5012f138 <IOX_SFR_GPIOOUT_CRGO2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO3 <IOX_SFR_GPIOOUT_CRGO3>`                         | :ref:`0x5012f13c <IOX_SFR_GPIOOUT_CRGO3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE0 <IOX_SFR_GPIOOE_CRGOE0>`                         | :ref:`0x5012f140 <IOX_SFR_GPIOOE_CRGOE0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE1 <IOX_SFR_GPIOOE_CRGOE1>`                         | :ref:`0x5012f144 <IOX_SFR_GPIOOE_CRGOE1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE2 <IOX_SFR_GPIOOE_CRGOE2>`                         | :ref:`0x5012f148 <IOX_SFR_GPIOOE_CRGOE2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE3 <IOX_SFR_GPIOOE_CRGOE3>`                         | :ref:`0x5012f14c <IOX_SFR_GPIOOE_CRGOE3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU0 <IOX_SFR_GPIOPU_CRGPU0>`                         | :ref:`0x5012f150 <IOX_SFR_GPIOPU_CRGPU0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU1 <IOX_SFR_GPIOPU_CRGPU1>`                         | :ref:`0x5012f154 <IOX_SFR_GPIOPU_CRGPU1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU2 <IOX_SFR_GPIOPU_CRGPU2>`                         | :ref:`0x5012f158 <IOX_SFR_GPIOPU_CRGPU2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU3 <IOX_SFR_GPIOPU_CRGPU3>`                         | :ref:`0x5012f15c <IOX_SFR_GPIOPU_CRGPU3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI0 <IOX_SFR_GPIOIN_SRGI0>`                           | :ref:`0x5012f160 <IOX_SFR_GPIOIN_SRGI0>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI1 <IOX_SFR_GPIOIN_SRGI1>`                           | :ref:`0x5012f164 <IOX_SFR_GPIOIN_SRGI1>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI2 <IOX_SFR_GPIOIN_SRGI2>`                           | :ref:`0x5012f168 <IOX_SFR_GPIOIN_SRGI2>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI3 <IOX_SFR_GPIOIN_SRGI3>`                           | :ref:`0x5012f16c <IOX_SFR_GPIOIN_SRGI3>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_PIOSEL <IOX_SFR_PIOSEL>`                                       | :ref:`0x5012f200 <IOX_SFR_PIOSEL>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0>`   | :ref:`0x5012f230 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1>`   | :ref:`0x5012f234 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2>`   | :ref:`0x5012f238 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3>`   | :ref:`0x5012f23c <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0>` | :ref:`0x5012f240 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1>` | :ref:`0x5012f244 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2>` | :ref:`0x5012f248 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3>` | :ref:`0x5012f24c <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0>` | :ref:`0x5012f250 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1>` | :ref:`0x5012f254 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2>` | :ref:`0x5012f258 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3>` | :ref:`0x5012f25c <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+

IOX_SFR_AFSEL_CRAFSEL0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x0 = 0x5012f000`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL0

        {
            "reg": [
                {"name": "crafsel0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL0 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x4 = 0x5012f004`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL1

        {
            "reg": [
                {"name": "crafsel1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL1 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x8 = 0x5012f008`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL2

        {
            "reg": [
                {"name": "crafsel2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL2 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc = 0x5012f00c`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL3

        {
            "reg": [
                {"name": "crafsel3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL3 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL4
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x10 = 0x5012f010`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL4

        {
            "reg": [
                {"name": "crafsel4",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL4 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL5
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x14 = 0x5012f014`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL5

        {
            "reg": [
                {"name": "crafsel5",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL5 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL6
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x18 = 0x5012f018`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL6

        {
            "reg": [
                {"name": "crafsel6",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL6 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL7
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c = 0x5012f01c`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL7

        {
            "reg": [
                {"name": "crafsel7",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL7 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_INTCR_CRINT0
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x100 = 0x5012f100`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT0

        {
            "reg": [
                {"name": "crint0",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT0 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT1
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x104 = 0x5012f104`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT1

        {
            "reg": [
                {"name": "crint1",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT1 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT2
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x108 = 0x5012f108`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT2

        {
            "reg": [
                {"name": "crint2",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT2 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT3
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x10c = 0x5012f10c`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT3

        {
            "reg": [
                {"name": "crint3",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT3 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT4
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x110 = 0x5012f110`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT4

        {
            "reg": [
                {"name": "crint4",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT4 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT5
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x114 = 0x5012f114`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT5

        {
            "reg": [
                {"name": "crint5",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT5 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT6
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x118 = 0x5012f118`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT6

        {
            "reg": [
                {"name": "crint6",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT6 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT7
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x11c = 0x5012f11c`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT7

        {
            "reg": [
                {"name": "crint7",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT7 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTFR
^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x120 = 0x5012f120`


    .. wavedrom::
        :caption: IOX_SFR_INTFR

        {
            "reg": [
                {"name": "frint",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-------+---------------------------------------------------------------------------------+
| Field | Name  | Description                                                                     |
+=======+=======+=================================================================================+
| [7:0] | FRINT | frint flag register. `1` means event happened, write back `1` in respective bit |
|       |       | position to clear the flag                                                      |
+-------+-------+---------------------------------------------------------------------------------+

IOX_SFR_GPIOOUT_CRGO0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x130 = 0x5012f130`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO0

        {
            "reg": [
                {"name": "crgo0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO0 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x134 = 0x5012f134`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO1

        {
            "reg": [
                {"name": "crgo1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO1 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x138 = 0x5012f138`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO2

        {
            "reg": [
                {"name": "crgo2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO2 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x13c = 0x5012f13c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO3

        {
            "reg": [
                {"name": "crgo3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO3 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOE_CRGOE0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x140 = 0x5012f140`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE0

        {
            "reg": [
                {"name": "crgoe0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE0 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x144 = 0x5012f144`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE1

        {
            "reg": [
                {"name": "crgoe1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE1 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x148 = 0x5012f148`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE2

        {
            "reg": [
                {"name": "crgoe2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE2 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x14c = 0x5012f14c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE3

        {
            "reg": [
                {"name": "crgoe3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE3 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x150 = 0x5012f150`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU0

        {
            "reg": [
                {"name": "crgpu0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU0 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x154 = 0x5012f154`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU1

        {
            "reg": [
                {"name": "crgpu1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU1 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x158 = 0x5012f158`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU2

        {
            "reg": [
                {"name": "crgpu2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU2 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x15c = 0x5012f15c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU3

        {
            "reg": [
                {"name": "crgpu3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU3 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOIN_SRGI0
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x160 = 0x5012f160`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI0

        {
            "reg": [
                {"name": "srgi0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI0 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI1
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x164 = 0x5012f164`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI1

        {
            "reg": [
                {"name": "srgi1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI1 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI2
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x168 = 0x5012f168`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI2

        {
            "reg": [
                {"name": "srgi2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI2 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI3
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x16c = 0x5012f16c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI3

        {
            "reg": [
                {"name": "srgi3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI3 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_PIOSEL
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x200 = 0x5012f200`


    .. wavedrom::
        :caption: IOX_SFR_PIOSEL

        {
            "reg": [
                {"name": "piosel",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+------------------------------------+
| Field  | Name   | Description                        |
+========+========+====================================+
| [31:0] | PIOSEL | piosel read/write control register |
+--------+--------+------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x230 = 0x5012f230`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0

        {
            "reg": [
                {"name": "cr_cfg_schmsel0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL0 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x234 = 0x5012f234`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1

        {
            "reg": [
                {"name": "cr_cfg_schmsel1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL1 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x238 = 0x5012f238`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2

        {
            "reg": [
                {"name": "cr_cfg_schmsel2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL2 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x23c = 0x5012f23c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3

        {
            "reg": [
                {"name": "cr_cfg_schmsel3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL3 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x240 = 0x5012f240`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0

        {
            "reg": [
                {"name": "cr_cfg_slewslow0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW0 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x244 = 0x5012f244`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1

        {
            "reg": [
                {"name": "cr_cfg_slewslow1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW1 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x248 = 0x5012f248`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2

        {
            "reg": [
                {"name": "cr_cfg_slewslow2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW2 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x24c = 0x5012f24c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3

        {
            "reg": [
                {"name": "cr_cfg_slewslow3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW3 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x250 = 0x5012f250`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0

        {
            "reg": [
                {"name": "cr_cfg_drvsel0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL0 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x254 = 0x5012f254`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1

        {
            "reg": [
                {"name": "cr_cfg_drvsel1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL1 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x258 = 0x5012f258`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2

        {
            "reg": [
                {"name": "cr_cfg_drvsel2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL2 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x25c = 0x5012f25c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3

        {
            "reg": [
                {"name": "cr_cfg_drvsel3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL3 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

