Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jan  7 02:01:36 2022
| Host         : Derrick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
SYNTH-10   Warning           Wide multiplier                                         8           
TIMING-20  Warning           Non-clocked latch                                       16          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u_cpu/dp/r4W/q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_cpu/dp/r4W/q_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_cpu/dp/r4W/q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.412      -10.165                     33                 5865        0.119        0.000                      0                 5865        3.000        0.000                       0                  1754  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -0.412      -10.165                     33                 5669        0.119        0.000                      0                 5669        8.750        0.000                       0                  1649  
  timer_clk_clk_pll        2.564        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          5.578        0.000                      0                   33        0.421        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        4.199        0.000                      0                   65        0.723        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         11.120        0.000                      0                   32        3.236        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :           33  Failing Endpoints,  Worst Slack       -0.412ns,  Total Violation      -10.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.160ns  (logic 3.508ns (48.996%)  route 3.652ns (51.004%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.636    17.724    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X44Y129        LUT6 (Prop_lut6_I1_O)        0.124    17.848 r  u_cpu/dp/r2D/q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    17.848    u_cpu/dp/pcreg/q_reg[31]_1[12]
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[12]/C
                         clock pessimism             -0.506    17.492    
                         clock uncertainty           -0.087    17.405    
    SLICE_X44Y129        FDCE (Setup_fdce_C_D)        0.031    17.436    u_cpu/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         17.436    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.160ns  (logic 3.508ns (48.997%)  route 3.652ns (51.003%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.636    17.724    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X44Y129        LUT6 (Prop_lut6_I1_O)        0.124    17.848 r  u_cpu/dp/r2D/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.848    u_cpu/dp/pcreg/q_reg[31]_1[3]
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[3]/C
                         clock pessimism             -0.506    17.492    
                         clock uncertainty           -0.087    17.405    
    SLICE_X44Y129        FDCE (Setup_fdce_C_D)        0.031    17.436    u_cpu/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.436    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.155ns  (logic 3.508ns (49.026%)  route 3.647ns (50.974%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.632    17.719    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X45Y129        LUT6 (Prop_lut6_I1_O)        0.124    17.844 r  u_cpu/dp/r2D/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    17.844    u_cpu/dp/pcreg/q_reg[31]_1[13]
    SLICE_X45Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[13]/C
                         clock pessimism             -0.506    17.492    
                         clock uncertainty           -0.087    17.405    
    SLICE_X45Y129        FDCE (Setup_fdce_C_D)        0.029    17.434    u_cpu/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                         -17.844    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.144ns  (logic 3.508ns (49.105%)  route 3.636ns (50.895%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.620    17.708    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124    17.832 r  u_cpu/dp/r2D/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.832    u_cpu/dp/pcreg/q_reg[31]_1[5]
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[5]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X45Y128        FDCE (Setup_fdce_C_D)        0.029    17.433    u_cpu/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                         -17.832    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.394ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.141ns  (logic 3.508ns (49.126%)  route 3.633ns (50.874%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.617    17.705    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124    17.829 r  u_cpu/dp/r2D/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    17.829    u_cpu/dp/pcreg/q_reg[31]_1[6]
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[6]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X45Y128        FDCE (Setup_fdce_C_D)        0.031    17.435    u_cpu/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         17.435    
                         arrival time                         -17.829    
  -------------------------------------------------------------------
                         slack                                 -0.394    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.134ns  (logic 3.508ns (49.174%)  route 3.626ns (50.826%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.610    17.698    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.124    17.822 r  u_cpu/dp/r2D/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.822    u_cpu/dp/pcreg/q_reg[31]_1[2]
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X45Y128        FDCE (Setup_fdce_C_D)        0.032    17.436    u_cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.436    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.123ns  (logic 3.508ns (49.247%)  route 3.615ns (50.753%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.600    17.687    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X44Y128        LUT6 (Prop_lut6_I1_O)        0.124    17.811 r  u_cpu/dp/r2D/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    17.811    u_cpu/dp/pcreg/q_reg[31]_1[7]
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[7]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X44Y128        FDCE (Setup_fdce_C_D)        0.032    17.436    u_cpu/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         17.436    
                         arrival time                         -17.811    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.120ns  (logic 3.508ns (49.269%)  route 3.612ns (50.731%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.596    17.684    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X44Y128        LUT6 (Prop_lut6_I1_O)        0.124    17.808 r  u_cpu/dp/r2D/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    17.808    u_cpu/dp/pcreg/q_reg[31]_1[8]
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[8]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X44Y128        FDCE (Setup_fdce_C_D)        0.031    17.435    u_cpu/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         17.435    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.114ns  (logic 3.508ns (49.315%)  route 3.606ns (50.685%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.590    17.678    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.802 r  u_cpu/dp/r2D/q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    17.802    u_cpu/dp/pcreg/q_reg[31]_1[16]
    SLICE_X41Y126        FDCE                                         r  u_cpu/dp/pcreg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X41Y126        FDCE                                         r  u_cpu/dp/pcreg/q_reg[16]/C
                         clock pessimism             -0.506    17.491    
                         clock uncertainty           -0.087    17.404    
    SLICE_X41Y126        FDCE (Setup_fdce_C_D)        0.031    17.435    u_cpu/dp/pcreg/q_reg[16]
  -------------------------------------------------------------------
                         required time                         17.435    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        7.108ns  (logic 3.508ns (49.355%)  route 3.600ns (50.645%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 17.993 - 20.000 ) 
    Source Clock Delay      (SCD):    0.688ns = ( 10.688 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316    12.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606     4.192 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.906    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.002 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.291     8.293    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     8.417 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.567     8.984    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.080 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.608    10.688    u_cpu/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X42Y120        RAMD32                                       r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    12.031 r  u_cpu/dp/rf/rf_reg_r1_0_31_12_17/RAMB/O
                         net (fo=1, routed)           0.416    12.448    u_cpu/dp/r2D/rd10[14]
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.348    12.796 r  u_cpu/dp/r2D/q[14]_i_1__4/O
                         net (fo=2, routed)           0.452    13.248    u_cpu/dp/r2D/q_reg[21]_0[14]
    SLICE_X40Y121        LUT6 (Prop_lut6_I0_O)        0.124    13.372 r  u_cpu/dp/r2D/q[14]_i_5__0/O
                         net (fo=1, routed)           0.396    13.768    u_cpu/dp/r2D/q[14]_i_5__0_n_1
    SLICE_X39Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.892 r  u_cpu/dp/r2D/q[14]_i_3__1/O
                         net (fo=3, routed)           0.477    14.369    u_cpu/dp/r2D/q[14]_i_3__1_n_1
    SLICE_X39Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.493 f  u_cpu/dp/r2D/pc_tp0_carry__0_i_19/O
                         net (fo=1, routed)           0.673    15.166    u_cpu/dp/r2D/pc_tp0_carry__0_i_19_n_1
    SLICE_X44Y124        LUT6 (Prop_lut6_I4_O)        0.124    15.290 r  u_cpu/dp/r2D/pc_tp0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.290    u_cpu/dp/r2D_n_129
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.822 r  u_cpu/dp/pc_tp0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    15.831    u_cpu/dp/pc_tp0_carry__0_n_1
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.059 f  u_cpu/dp/pc_tp0_carry__1/CO[2]
                         net (fo=1, routed)           0.296    16.355    u_cpu/dp/r2D/CO[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.313    16.668 r  u_cpu/dp/r2D/q[31]_i_9__0/O
                         net (fo=1, routed)           0.296    16.964    u_cpu/dp/r2D/q[31]_i_9__0_n_1
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.088 r  u_cpu/dp/r2D/q[31]_i_4__1/O
                         net (fo=32, routed)          0.584    17.672    u_cpu/dp/r2D/q[31]_i_4__1_n_1
    SLICE_X47Y127        LUT6 (Prop_lut6_I1_O)        0.124    17.796 r  u_cpu/dp/r2D/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    17.796    u_cpu/dp/pcreg/q_reg[31]_1[9]
    SLICE_X47Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.486    17.993    u_cpu/dp/pcreg/cpu_clk
    SLICE_X47Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism             -0.506    17.487    
                         clock uncertainty           -0.087    17.400    
    SLICE_X47Y127        FDCE (Setup_fdce_C_D)        0.031    17.431    u_cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                         -17.796    
  -------------------------------------------------------------------
                         slack                                 -0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/timer_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    10.745    confreg/timer_r1[31]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[31]/C
                         clock pessimism             -0.593    10.548    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.078    10.626    confreg/timer_r2_reg[31]
  -------------------------------------------------------------------
                         required time                        -10.626    
                         arrival time                          10.745    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/timer_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    10.745    confreg/timer_r1[30]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[30]/C
                         clock pessimism             -0.593    10.548    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.076    10.624    confreg/timer_r2_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.624    
                         arrival time                          10.745    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/timer_r1_reg[24]/Q
                         net (fo=1, routed)           0.056    10.745    confreg/timer_r1[24]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[24]/C
                         clock pessimism             -0.593    10.548    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.075    10.623    confreg/timer_r2_reg[24]
  -------------------------------------------------------------------
                         required time                        -10.623    
                         arrival time                          10.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/timer_r1_reg[27]/Q
                         net (fo=1, routed)           0.059    10.748    confreg/timer_r1[27]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[27]/C
                         clock pessimism             -0.592    10.549    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.076    10.625    confreg/timer_r2_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.625    
                         arrival time                          10.748    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/timer_r1_reg[29]/Q
                         net (fo=1, routed)           0.062    10.751    confreg/timer_r1[29]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[29]/C
                         clock pessimism             -0.592    10.549    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.078    10.627    confreg/timer_r2_reg[29]
  -------------------------------------------------------------------
                         required time                        -10.627    
                         arrival time                          10.751    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/timer_r1_reg[28]/Q
                         net (fo=1, routed)           0.056    10.745    confreg/timer_r1[28]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r2_reg[28]/C
                         clock pessimism             -0.593    10.548    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.071    10.619    confreg/timer_r2_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.619    
                         arrival time                          10.745    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/timer_r1_reg[25]/Q
                         net (fo=1, routed)           0.058    10.747    confreg/timer_r1[25]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[25]/C
                         clock pessimism             -0.592    10.549    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.071    10.620    confreg/timer_r2_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.620    
                         arrival time                          10.747    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/timer_r1_reg[23]/Q
                         net (fo=1, routed)           0.065    10.755    confreg/timer_r1[23]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r2_reg[23]/C
                         clock pessimism             -0.592    10.549    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.075    10.624    confreg/timer_r2_reg[23]
  -------------------------------------------------------------------
                         required time                        -10.624    
                         arrival time                          10.755    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 confreg/io_simu_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X35Y98         FDRE                                         r  confreg/io_simu_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/io_simu_reg[21]/Q
                         net (fo=1, routed)           0.087    10.776    u_cpu/dp/r2M/conf_rdata_reg_reg[31][21]
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.045    10.821 r  u_cpu/dp/r2M/conf_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.821    confreg/conf_rdata_reg_reg[31]_2[21]
    SLICE_X34Y98         FDRE                                         r  confreg/conf_rdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X34Y98         FDRE                                         r  confreg/conf_rdata_reg_reg[21]/C
                         clock pessimism             -0.580    10.561    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.120    10.681    confreg/conf_rdata_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.681    
                         arrival time                          10.821    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 confreg/cr7_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.524ns  (logic 0.276ns (52.638%)  route 0.248ns (47.363%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 11.141 - 10.000 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 10.547 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.568    10.547    confreg/num_a_g_reg[6]_1
    SLICE_X32Y100        FDRE                                         r  confreg/cr7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    10.688 r  confreg/cr7_reg[28]/Q
                         net (fo=1, routed)           0.053    10.741    confreg/cr7[28]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.045    10.786 r  confreg/conf_rdata_reg[28]_i_4/O
                         net (fo=1, routed)           0.113    10.899    u_cpu/dp/r2M/conf_rdata_reg_reg[28]_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.045    10.944 r  u_cpu/dp/r2M/conf_rdata_reg[28]_i_2/O
                         net (fo=1, routed)           0.082    11.026    u_cpu/dp/r2M/conf_rdata_reg[28]_i_2_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.045    11.071 r  u_cpu/dp/r2M/conf_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    11.071    confreg/conf_rdata_reg_reg[31]_2[28]
    SLICE_X33Y98         FDRE                                         r  confreg/conf_rdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.841    11.141    confreg/num_a_g_reg[6]_1
    SLICE_X33Y98         FDRE                                         r  confreg/conf_rdata_reg_reg[28]/C
                         clock pessimism             -0.322    10.820    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092    10.912    confreg/conf_rdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.912    
                         arrival time                          11.071    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y121   u_cpu/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.250ns (16.740%)  route 6.217ns (83.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           6.217     4.376    confreg/timer_reg[28]
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.500 r  confreg/timer[28]_i_5/O
                         net (fo=1, routed)           0.000     4.500    confreg/timer[28]_i_5_n_1
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.108 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.108    confreg/timer_reg[28]_i_1_n_5
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.384     7.641    
                         clock uncertainty           -0.077     7.564    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109     7.673    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 1.186ns (16.020%)  route 6.217ns (83.980%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           6.217     4.376    confreg/timer_reg[28]
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.500 r  confreg/timer[28]_i_5/O
                         net (fo=1, routed)           0.000     4.500    confreg/timer[28]_i_5_n_1
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.044 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.044    confreg/timer_reg[28]_i_1_n_6
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.384     7.641    
                         clock uncertainty           -0.077     7.564    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109     7.673    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 1.069ns (14.672%)  route 6.217ns (85.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           6.217     4.376    confreg/timer_reg[28]
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.500 r  confreg/timer[28]_i_5/O
                         net (fo=1, routed)           0.000     4.500    confreg/timer[28]_i_5_n_1
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.927 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.927    confreg/timer_reg[28]_i_1_n_7
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.384     7.641    
                         clock uncertainty           -0.077     7.564    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109     7.673    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.894ns (12.572%)  route 6.217ns (87.428%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           6.217     4.376    confreg/timer_reg[28]
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.500 r  confreg/timer[28]_i_5/O
                         net (fo=1, routed)           0.000     4.500    confreg/timer[28]_i_5_n_1
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.752 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.752    confreg/timer_reg[28]_i_1_n_8
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.384     7.641    
                         clock uncertainty           -0.077     7.564    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109     7.673    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.864ns (42.516%)  route 2.520ns (57.484%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.697 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.697    confreg/timer_reg[20]_i_1_n_1
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.020 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    confreg/timer_reg[24]_i_1_n_7
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.856ns (42.411%)  route 2.520ns (57.589%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.697 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.697    confreg/timer_reg[20]_i_1_n_1
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.012 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    confreg/timer_reg[24]_i_1_n_5
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.780ns (41.393%)  route 2.520ns (58.607%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.697 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.697    confreg/timer_reg[20]_i_1_n_1
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.936 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    confreg/timer_reg[24]_i_1_n_6
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.760ns (41.119%)  route 2.520ns (58.881%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.697 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.697    confreg/timer_reg[20]_i_1_n_1
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.916 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    confreg/timer_reg[24]_i_1_n_8
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.747ns (40.940%)  route 2.520ns (59.060%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.903 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    confreg/timer_reg[20]_i_1_n_7
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.739ns (40.829%)  route 2.520ns (59.171%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.634    -2.364    confreg/timer_clk
    SLICE_X35Y87         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.520     0.612    confreg/write_timer_begin_r2
    SLICE_X30Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.736 r  confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.736    confreg/timer[0]_i_3_n_1
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.112 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    confreg/timer_reg[0]_i_1_n_1
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.229 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.229    confreg/timer_reg[4]_i_1_n_1
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.346 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    confreg/timer_reg[8]_i_1_n_1
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.463 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.463    confreg/timer_reg[12]_i_1_n_1
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.580 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.580    confreg/timer_reg[16]_i_1_n_1
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.895 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    confreg/timer_reg[20]_i_1_n_5
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.426     7.599    
                         clock uncertainty           -0.077     7.522    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.109     7.631    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  5.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[18]
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.078    -0.446    confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[6]
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.078    -0.446    confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[29]
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.078    -0.446    confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[15]
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.076    -0.448    confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[5]
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.076    -0.448    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[28]
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.076    -0.448    confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.523    confreg/timer_clk
    SLICE_X33Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.326    confreg/conf_wdata_r1[22]
    SLICE_X33Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841    -0.289    confreg/timer_clk
    SLICE_X33Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.234    -0.523    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.075    -0.448    confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[10]
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.075    -0.449    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[13]
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.075    -0.449    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569    -0.524    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.327    confreg/conf_wdata_r1[21]
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840    -0.290    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.234    -0.524    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.075    -0.449    confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y93    confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X31Y95    confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y92    confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y92    confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y94    confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y94    confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y94    confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y97    confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y93    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y93    confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y95    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y95    confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y94    confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y94    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y93    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y93    confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y95    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y95    confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y92    confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y94    confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y94    confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.518ns (7.746%)  route 6.169ns (92.254%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 10.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[20]/Q
                         net (fo=2, routed)           6.169     4.328    confreg/timer_reg[20]
    SLICE_X28Y92         FDRE                                         r  confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.517    10.765    confreg/num_a_g_reg[6]_1
    SLICE_X28Y92         FDRE                                         r  confreg/timer_r1_reg[20]/C
                         clock pessimism             -0.591    10.174    
                         clock uncertainty           -0.207     9.967    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)       -0.061     9.906    confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          9.906    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.518ns (7.865%)  route 6.068ns (92.135%))
  Logic Levels:           0  
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 10.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.637    -2.361    confreg/timer_clk
    SLICE_X30Y90         FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518    -1.843 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           6.068     4.225    confreg/timer_reg[5]
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.513    10.761    confreg/num_a_g_reg[6]_1
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism             -0.591    10.170    
                         clock uncertainty           -0.207     9.963    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)       -0.093     9.870    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 0.518ns (7.894%)  route 6.044ns (92.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 10.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[25]/Q
                         net (fo=2, routed)           6.044     4.203    confreg/timer_reg[25]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.518    10.766    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.591    10.175    
                         clock uncertainty           -0.207     9.968    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.093     9.875    confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.518ns (7.900%)  route 6.039ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 10.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[31]/Q
                         net (fo=2, routed)           6.039     4.198    confreg/timer_reg[31]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.517    10.765    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[31]/C
                         clock pessimism             -0.591    10.174    
                         clock uncertainty           -0.207     9.967    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.092     9.875    confreg/timer_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 0.518ns (7.904%)  route 6.036ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 10.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           6.036     4.194    confreg/timer_reg[28]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.517    10.765    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[28]/C
                         clock pessimism             -0.591    10.174    
                         clock uncertainty           -0.207     9.967    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.093     9.874    confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.518ns (7.885%)  route 6.051ns (92.115%))
  Logic Levels:           0  
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 10.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.637    -2.361    confreg/timer_clk
    SLICE_X30Y89         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.843 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           6.051     4.208    confreg/timer_reg[2]
    SLICE_X32Y88         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.514    10.762    confreg/num_a_g_reg[6]_1
    SLICE_X32Y88         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.591    10.171    
                         clock uncertainty           -0.207     9.964    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)       -0.067     9.897    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.518ns (7.974%)  route 5.978ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 10.765 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           5.978     4.137    confreg/timer_reg[30]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.517    10.765    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.591    10.174    
                         clock uncertainty           -0.207     9.967    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.093     9.874    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.518ns (7.986%)  route 5.968ns (92.014%))
  Logic Levels:           0  
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 10.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.637    -2.361    confreg/timer_clk
    SLICE_X30Y90         FDRE                                         r  confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518    -1.843 r  confreg/timer_reg[6]/Q
                         net (fo=2, routed)           5.968     4.125    confreg/timer_reg[6]
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.513    10.761    confreg/num_a_g_reg[6]_1
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.591    10.170    
                         clock uncertainty           -0.207     9.963    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)       -0.093     9.870    confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 0.518ns (8.010%)  route 5.949ns (91.990%))
  Logic Levels:           0  
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 10.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[27]/Q
                         net (fo=2, routed)           5.949     4.108    confreg/timer_reg[27]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.518    10.766    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[27]/C
                         clock pessimism             -0.591    10.175    
                         clock uncertainty           -0.207     9.968    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.093     9.875    confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 0.518ns (8.030%)  route 5.933ns (91.970%))
  Logic Levels:           0  
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 10.766 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.639    -2.359    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.841 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           5.933     4.092    confreg/timer_reg[29]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870     4.783 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         2.037     8.545    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.645 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.511     9.156    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.247 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        1.518    10.766    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.591    10.175    
                         clock uncertainty           -0.207     9.968    
    SLICE_X28Y96         FDRE (Setup_fdre_C_D)       -0.092     9.876    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.425ns  (logic 0.164ns (6.764%)  route 2.261ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 9.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569     9.476    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     9.640 r  confreg/timer_reg[24]/Q
                         net (fo=2, routed)           2.261    11.900    confreg/timer_reg[24]
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X31Y96         FDRE                                         r  confreg/timer_r1_reg[24]/C
                         clock pessimism              0.086    11.226    
                         clock uncertainty            0.207    11.434    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.046    11.480    confreg/timer_r1_reg[24]
  -------------------------------------------------------------------
                         required time                        -11.480    
                         arrival time                          11.900    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.430ns  (logic 0.164ns (6.749%)  route 2.266ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 11.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 9.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568     9.475    confreg/timer_clk
    SLICE_X30Y92         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     9.639 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           2.266    11.905    confreg/timer_reg[15]
    SLICE_X34Y90         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.838    11.138    confreg/num_a_g_reg[6]_1
    SLICE_X34Y90         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism              0.086    11.224    
                         clock uncertainty            0.207    11.432    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.052    11.484    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                        -11.484    
                         arrival time                          11.905    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.424ns  (logic 0.164ns (6.765%)  route 2.260ns (93.235%))
  Logic Levels:           0  
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 11.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 9.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568     9.475    confreg/timer_clk
    SLICE_X30Y90         FDRE                                         r  confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     9.639 r  confreg/timer_reg[4]/Q
                         net (fo=2, routed)           2.260    11.899    confreg/timer_reg[4]
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.836    11.136    confreg/num_a_g_reg[6]_1
    SLICE_X33Y87         FDRE                                         r  confreg/timer_r1_reg[4]/C
                         clock pessimism              0.086    11.222    
                         clock uncertainty            0.207    11.430    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.046    11.476    confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.476    
                         arrival time                          11.899    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.432ns  (logic 0.164ns (6.742%)  route 2.268ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 11.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 9.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568     9.475    confreg/timer_clk
    SLICE_X30Y90         FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     9.639 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           2.268    11.907    confreg/timer_reg[7]
    SLICE_X34Y89         FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.837    11.137    confreg/num_a_g_reg[6]_1
    SLICE_X34Y89         FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism              0.086    11.223    
                         clock uncertainty            0.207    11.431    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.052    11.483    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.483    
                         arrival time                          11.907    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.441ns  (logic 0.164ns (6.720%)  route 2.277ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 11.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.526ns = ( 9.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.567     9.474    confreg/timer_clk
    SLICE_X30Y89         FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     9.638 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           2.277    11.914    confreg/timer_reg[1]
    SLICE_X34Y89         FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.837    11.137    confreg/num_a_g_reg[6]_1
    SLICE_X34Y89         FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism              0.086    11.223    
                         clock uncertainty            0.207    11.431    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.059    11.490    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.490    
                         arrival time                          11.914    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.429ns  (logic 0.164ns (6.752%)  route 2.265ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 9.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569     9.476    confreg/timer_clk
    SLICE_X30Y93         FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     9.640 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           2.265    11.905    confreg/timer_reg[16]
    SLICE_X33Y93         FDRE                                         r  confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X33Y93         FDRE                                         r  confreg/timer_r1_reg[16]/C
                         clock pessimism              0.086    11.226    
                         clock uncertainty            0.207    11.434    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.046    11.480    confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                        -11.480    
                         arrival time                          11.905    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.429ns  (logic 0.164ns (6.752%)  route 2.265ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 11.139 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 9.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569     9.476    confreg/timer_clk
    SLICE_X30Y93         FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     9.640 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           2.265    11.905    confreg/timer_reg[19]
    SLICE_X28Y92         FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.839    11.139    confreg/num_a_g_reg[6]_1
    SLICE_X28Y92         FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.086    11.225    
                         clock uncertainty            0.207    11.433    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.047    11.480    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                        -11.480    
                         arrival time                          11.905    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.433ns  (logic 0.164ns (6.740%)  route 2.269ns (93.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 9.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569     9.476    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     9.640 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           2.269    11.909    confreg/timer_reg[29]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.086    11.226    
                         clock uncertainty            0.207    11.434    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.047    11.481    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                        -11.481    
                         arrival time                          11.909    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.453ns  (logic 0.164ns (6.685%)  route 2.289ns (93.315%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 11.139 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 9.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568     9.475    confreg/timer_clk
    SLICE_X30Y91         FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     9.639 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           2.289    11.928    confreg/timer_reg[9]
    SLICE_X31Y90         FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.839    11.139    confreg/num_a_g_reg[6]_1
    SLICE_X31Y90         FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism              0.086    11.225    
                         clock uncertainty            0.207    11.433    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.066    11.499    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                        -11.499    
                         arrival time                          11.928    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll fall@10.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.736%)  route 2.271ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 9.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.345     8.367 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.907 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.569     9.476    confreg/timer_clk
    SLICE_X30Y95         FDRE                                         r  confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     9.640 r  confreg/timer_reg[25]/Q
                         net (fo=2, routed)           2.271    11.911    confreg/timer_reg[25]
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663     8.281 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.870 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.108     9.978    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    10.034 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.237    10.272    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.301 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.840    11.140    confreg/num_a_g_reg[6]_1
    SLICE_X28Y96         FDRE                                         r  confreg/timer_r1_reg[25]/C
                         clock pessimism              0.086    11.226    
                         clock uncertainty            0.207    11.434    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.047    11.481    confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                        -11.481    
                         arrival time                          11.911    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.670ns (14.350%)  route 3.999ns (85.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.292     2.296    confreg/SR[0]
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y96         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.670ns (14.350%)  route 3.999ns (85.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.292     2.296    confreg/SR[0]
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y96         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.670ns (14.350%)  route 3.999ns (85.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.292     2.296    confreg/SR[0]
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y96         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.670ns (14.350%)  route 3.999ns (85.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.292     2.296    confreg/SR[0]
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y96         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y96         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.670ns (14.621%)  route 3.912ns (85.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.206     2.210    confreg/SR[0]
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[20]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.670ns (14.621%)  route 3.912ns (85.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.206     2.210    confreg/SR[0]
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.670ns (14.621%)  route 3.912ns (85.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.206     2.210    confreg/SR[0]
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[22]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[22]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.670ns (14.621%)  route 3.912ns (85.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 8.025 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.206     2.210    confreg/SR[0]
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.517     8.025    confreg/timer_clk
    SLICE_X30Y94         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.591     7.435    
                         clock uncertainty           -0.207     7.227    
    SLICE_X30Y94         FDRE (Setup_fdre_C_R)       -0.732     6.495    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.670ns (15.067%)  route 3.777ns (84.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.070     2.074    confreg/SR[0]
    SLICE_X30Y92         FDRE                                         r  confreg/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X30Y92         FDRE                                         r  confreg/timer_reg[12]/C
                         clock pessimism             -0.591     7.434    
                         clock uncertainty           -0.207     7.226    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.732     6.494    confreg/timer_reg[12]
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.670ns (15.067%)  route 3.777ns (84.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 8.024 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 f  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 r  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.070     2.074    confreg/SR[0]
    SLICE_X30Y92         FDRE                                         r  confreg/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    12.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.870     4.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.417    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.508 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.516     8.024    confreg/timer_clk
    SLICE_X30Y92         FDRE                                         r  confreg/timer_reg[13]/C
                         clock pessimism             -0.591     7.434    
                         clock uncertainty           -0.207     7.226    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.732     6.494    confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.261%)  route 0.105ns (42.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns = ( 9.709 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X32Y99         FDRE                                         r  confreg/conf_wdata_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/conf_wdata_r_reg[25]/Q
                         net (fo=1, routed)           0.105    10.795    confreg/conf_wdata_r[25]
    SLICE_X31Y100        FDRE                                         r  confreg/conf_wdata_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.838     9.709    confreg/timer_clk
    SLICE_X31Y100        FDRE                                         r  confreg/conf_wdata_r1_reg[25]/C
                         clock pessimism              0.086     9.794    
                         clock uncertainty            0.207    10.002    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.070    10.072    confreg/conf_wdata_r1_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.072    
                         arrival time                          10.795    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.421%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 9.711 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X32Y99         FDRE                                         r  confreg/conf_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/conf_wdata_r_reg[2]/Q
                         net (fo=1, routed)           0.118    10.808    confreg/conf_wdata_r[2]
    SLICE_X32Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841     9.711    confreg/timer_clk
    SLICE_X32Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
                         clock pessimism              0.086     9.797    
                         clock uncertainty            0.207    10.004    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.070    10.074    confreg/conf_wdata_r1_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.074    
                         arrival time                          10.808    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 9.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X33Y95         FDRE                                         r  confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.103    10.792    confreg/conf_wdata_r[15]
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840     9.710    confreg/timer_clk
    SLICE_X33Y94         FDRE                                         r  confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.086     9.796    
                         clock uncertainty            0.207    10.003    
    SLICE_X33Y94         FDRE (Hold_fdre_C_D)         0.047    10.050    confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.050    
                         arrival time                          10.792    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 9.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X31Y94         FDRE                                         r  confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.105    10.794    confreg/conf_wdata_r[5]
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840     9.710    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
                         clock pessimism              0.086     9.796    
                         clock uncertainty            0.207    10.003    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.047    10.050    confreg/conf_wdata_r1_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.050    
                         arrival time                          10.794    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 9.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X35Y99         FDRE                                         r  confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.109    10.798    confreg/conf_wdata_r[28]
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840     9.710    confreg/timer_clk
    SLICE_X35Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
                         clock pessimism              0.086     9.796    
                         clock uncertainty            0.207    10.003    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.047    10.050    confreg/conf_wdata_r1_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.050    
                         arrival time                          10.798    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.830%)  route 0.112ns (44.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 9.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X33Y95         FDRE                                         r  confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.112    10.800    confreg/conf_wdata_r[19]
    SLICE_X32Y96         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840     9.710    confreg/timer_clk
    SLICE_X32Y96         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.086     9.796    
                         clock uncertainty            0.207    10.003    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.047    10.050    confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                        -10.050    
                         arrival time                          10.800    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 9.711 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X34Y97         FDRE                                         r  confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164    10.712 r  confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.122    10.834    confreg/conf_wdata_r[16]
    SLICE_X32Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841     9.711    confreg/timer_clk
    SLICE_X32Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
                         clock pessimism              0.086     9.797    
                         clock uncertainty            0.207    10.004    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.070    10.074    confreg/conf_wdata_r1_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.074    
                         arrival time                          10.834    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns = ( 9.709 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X32Y94         FDRE                                         r  confreg/conf_wdata_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141    10.689 r  confreg/conf_wdata_r_reg[11]/Q
                         net (fo=1, routed)           0.121    10.809    confreg/conf_wdata_r[11]
    SLICE_X32Y92         FDRE                                         r  confreg/conf_wdata_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.839     9.709    confreg/timer_clk
    SLICE_X32Y92         FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
                         clock pessimism              0.086     9.795    
                         clock uncertainty            0.207    10.002    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.046    10.048    confreg/conf_wdata_r1_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.048    
                         arrival time                          10.809    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.656%)  route 0.098ns (43.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 9.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 10.548 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.569    10.548    confreg/num_a_g_reg[6]_1
    SLICE_X33Y95         FDRE                                         r  confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128    10.676 r  confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.098    10.774    confreg/conf_wdata_r[4]
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.840     9.710    confreg/timer_clk
    SLICE_X31Y95         FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.086     9.796    
                         clock uncertainty            0.207    10.003    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)        -0.006     9.997    confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.997    
                         arrival time                          10.774    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll fall@10.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.540%)  route 0.162ns (53.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 9.711 - 10.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 10.549 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463    10.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345     8.367 f  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.881    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.907 f  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.787     9.695    u_cpu/dp/rf/cpu_clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.740 r  u_cpu/dp/rf//rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=1, routed)           0.213     9.953    u_cpu_n_121
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.979 r  rf_reg_r1_0_31_0_5_i_1/O
                         net (fo=1021, routed)        0.570    10.549    confreg/num_a_g_reg[6]_1
    SLICE_X32Y99         FDRE                                         r  confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141    10.690 r  confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.162    10.852    confreg/conf_wdata_r[27]
    SLICE_X31Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507    10.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.663     8.281 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     8.841    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.870 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.841     9.711    confreg/timer_clk
    SLICE_X31Y97         FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
                         clock pessimism              0.086     9.797    
                         clock uncertainty            0.207    10.004    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.070    10.074    confreg/conf_wdata_r1_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.074    
                         arrival time                          10.852    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 0.670ns (8.249%)  route 7.452ns (91.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.745     5.749    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y128        FDCE                                         f  u_cpu/dp/pcreg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[7]/C
                         clock pessimism             -0.428    17.570    
                         clock uncertainty           -0.087    17.482    
    SLICE_X44Y128        FDCE (Recov_fdce_C_CLR)     -0.613    16.869    u_cpu/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 0.670ns (8.249%)  route 7.452ns (91.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.745     5.749    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y128        FDCE                                         f  u_cpu/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[8]/C
                         clock pessimism             -0.428    17.570    
                         clock uncertainty           -0.087    17.482    
    SLICE_X44Y128        FDCE (Recov_fdce_C_CLR)     -0.613    16.869    u_cpu/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.670ns (8.254%)  route 7.448ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.741     5.745    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y128        FDCE                                         f  u_cpu/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism             -0.428    17.570    
                         clock uncertainty           -0.087    17.482    
    SLICE_X45Y128        FDCE (Recov_fdce_C_CLR)     -0.613    16.869    u_cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.670ns (8.254%)  route 7.448ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.741     5.745    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y128        FDCE                                         f  u_cpu/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[5]/C
                         clock pessimism             -0.428    17.570    
                         clock uncertainty           -0.087    17.482    
    SLICE_X45Y128        FDCE (Recov_fdce_C_CLR)     -0.613    16.869    u_cpu/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.124ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.670ns (8.254%)  route 7.448ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 17.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.741     5.745    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y128        FDCE                                         f  u_cpu/dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.490    17.997    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y128        FDCE                                         r  u_cpu/dp/pcreg/q_reg[6]/C
                         clock pessimism             -0.428    17.570    
                         clock uncertainty           -0.087    17.482    
    SLICE_X45Y128        FDCE (Recov_fdce_C_CLR)     -0.613    16.869    u_cpu/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                 11.124    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 0.670ns (8.598%)  route 7.123ns (91.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.416     5.420    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y129        FDCE                                         f  u_cpu/dp/pcreg/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[12]/C
                         clock pessimism             -0.428    17.571    
                         clock uncertainty           -0.087    17.483    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.613    16.870    u_cpu/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         16.870    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 0.670ns (8.598%)  route 7.123ns (91.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.416     5.420    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y129        FDCE                                         f  u_cpu/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[3]/C
                         clock pessimism             -0.428    17.571    
                         clock uncertainty           -0.087    17.483    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.613    16.870    u_cpu/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.870    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.670ns (8.603%)  route 7.118ns (91.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.412     5.416    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y129        FDCE                                         f  u_cpu/dp/pcreg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.491    17.998    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y129        FDCE                                         r  u_cpu/dp/pcreg/q_reg[13]/C
                         clock pessimism             -0.428    17.571    
                         clock uncertainty           -0.087    17.483    
    SLICE_X45Y129        FDCE (Recov_fdce_C_CLR)     -0.613    16.870    u_cpu/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.870    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.670ns (8.770%)  route 6.970ns (91.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 17.995 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.263     5.267    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y127        FDCE                                         f  u_cpu/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.488    17.995    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[10]/C
                         clock pessimism             -0.428    17.568    
                         clock uncertainty           -0.087    17.480    
    SLICE_X44Y127        FDCE (Recov_fdce_C_CLR)     -0.613    16.867    u_cpu/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         16.867    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 0.670ns (8.770%)  route 6.970ns (91.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 17.995 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.316     2.798    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.606    -5.808 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.094    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.626    -2.372    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.854 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          1.707    -0.148    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.152     0.004 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         5.263     5.267    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X44Y127        FDCE                                         f  u_cpu/dp/pcreg/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241    22.652    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.870    14.783 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.417    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.508 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         1.488    17.995    u_cpu/dp/pcreg/cpu_clk
    SLICE_X44Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[11]/C
                         clock pessimism             -0.428    17.568    
                         clock uncertainty           -0.087    17.480    
    SLICE_X44Y127        FDCE (Recov_fdce_C_CLR)     -0.613    16.867    u_cpu/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.867    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 11.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.236ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.209ns (6.752%)  route 2.886ns (93.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.221     2.568    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y125        FDCE                                         f  u_cpu/dp/pcreg/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.817    -0.312    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y125        FDCE                                         r  u_cpu/dp/pcreg/q_reg[21]/C
                         clock pessimism             -0.197    -0.509    
    SLICE_X45Y125        FDCE (Remov_fdce_C_CLR)     -0.159    -0.668    u_cpu/dp/pcreg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[26]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.209ns (6.752%)  route 2.886ns (93.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.221     2.568    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X45Y125        FDPE                                         f  u_cpu/dp/pcreg/q_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.817    -0.312    u_cpu/dp/pcreg/cpu_clk
    SLICE_X45Y125        FDPE                                         r  u_cpu/dp/pcreg/q_reg[26]/C
                         clock pessimism             -0.197    -0.509    
    SLICE_X45Y125        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.671    u_cpu/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.241ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.209ns (6.735%)  route 2.894ns (93.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.229     2.576    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X41Y126        FDCE                                         f  u_cpu/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X41Y126        FDCE                                         r  u_cpu/dp/pcreg/q_reg[0]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    u_cpu/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.241ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[16]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.209ns (6.735%)  route 2.894ns (93.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.229     2.576    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X41Y126        FDCE                                         f  u_cpu/dp/pcreg/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X41Y126        FDCE                                         r  u_cpu/dp/pcreg/q_reg[16]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    u_cpu/dp/pcreg/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.244ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[23]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.209ns (6.735%)  route 2.894ns (93.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.229     2.576    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X41Y126        FDPE                                         f  u_cpu/dp/pcreg/q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X41Y126        FDPE                                         r  u_cpu/dp/pcreg/q_reg[23]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X41Y126        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.668    u_cpu/dp/pcreg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.246ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.209ns (6.726%)  route 2.899ns (93.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.233     2.580    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X40Y126        FDCE                                         f  u_cpu/dp/pcreg/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X40Y126        FDCE                                         r  u_cpu/dp/pcreg/q_reg[20]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X40Y126        FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    u_cpu/dp/pcreg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.249ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[22]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.209ns (6.726%)  route 2.899ns (93.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.233     2.580    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X40Y126        FDPE                                         f  u_cpu/dp/pcreg/q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X40Y126        FDPE                                         r  u_cpu/dp/pcreg/q_reg[22]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X40Y126        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.668    u_cpu/dp/pcreg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[25]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.209ns (6.726%)  route 2.899ns (93.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.233     2.580    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X40Y126        FDPE                                         f  u_cpu/dp/pcreg/q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.821    -0.309    u_cpu/dp/pcreg/cpu_clk
    SLICE_X40Y126        FDPE                                         r  u_cpu/dp/pcreg/q_reg[25]/C
                         clock pessimism             -0.197    -0.506    
    SLICE_X40Y126        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.668    u_cpu/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.264ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[17]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.209ns (6.689%)  route 2.916ns (93.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.250     2.598    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X47Y127        FDCE                                         f  u_cpu/dp/pcreg/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.819    -0.310    u_cpu/dp/pcreg/cpu_clk
    SLICE_X47Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[17]/C
                         clock pessimism             -0.197    -0.507    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.666    u_cpu/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/dp/pcreg/q_reg[9]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.209ns (6.689%)  route 2.916ns (93.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.713    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.345    -1.633 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.119    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.566    -0.527    cpu_clk
    SLICE_X34Y103        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  cpu_resetn_reg/Q
                         net (fo=12, routed)          0.666     0.302    confreg/cpu_resetn
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.347 f  confreg/temp_b[63]_i_1/O
                         net (fo=993, routed)         2.250     2.598    u_cpu/dp/pcreg/q_reg[31]_2[0]
    SLICE_X47Y127        FDCE                                         f  u_cpu/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.663    -1.719 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.159    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.130 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=626, routed)         0.819    -0.310    u_cpu/dp/pcreg/cpu_clk
    SLICE_X47Y127        FDCE                                         r  u_cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism             -0.197    -0.507    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.159    -0.666    u_cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  3.264    





