v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 51300 46100 1 90 0 gnd-1.sym
C 51700 44900 1 90 0 crystal-1.sym
{
T 51200 45100 5 10 0 0 90 0 1
device=CRYSTAL
T 51400 45100 5 10 1 1 90 0 1
refdes=U201
T 51000 45100 5 10 0 0 90 0 1
symversion=0.1
T 51600 44900 5 10 1 1 180 0 1
value=18MHz
T 51700 44900 5 10 0 0 180 0 1
footprint=crystal_HC49-U_flat
}
C 40600 48800 1 0 0 input-2.sym
{
T 41200 49500 5 10 0 0 0 0 1
device=none
T 41100 48900 5 10 0 1 0 7 1
value=INPUT
T 40600 49000 5 10 1 1 0 0 1
net=VCC5V:1
}
N 42000 48900 43700 48900 4
N 42900 48700 42900 48900 4
N 43700 48700 43700 48900 4
C 42700 48700 1 270 0 capacitor-1.sym
{
T 43400 48500 5 10 0 0 270 0 1
device=CAPACITOR
T 43600 48500 5 10 0 0 270 0 1
symversion=0.1
T 42700 48700 5 10 0 0 0 0 1
footprint=0805xs
T 42700 48700 5 10 1 1 0 0 1
value=0.1u
T 43200 48500 5 10 1 1 270 0 1
refdes=C201
}
C 43500 48700 1 270 0 capacitor-2.sym
{
T 43500 48700 5 10 1 1 0 0 1
value=4.7u
T 44200 48500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44400 48500 5 10 0 0 270 0 1
symversion=0.1
T 43500 48700 5 10 0 0 0 0 1
footprint=TANT_B
T 44000 48500 5 10 1 1 270 0 1
refdes=C202
}
C 43200 47200 1 0 0 gnd-1.sym
N 42900 47800 42900 47700 4
N 42900 47700 43700 47700 4
N 43700 47700 43700 47800 4
N 43300 47500 43300 47700 4
C 43900 44700 1 270 0 capacitor-1.sym
{
T 44600 44500 5 10 0 0 270 0 1
device=CAPACITOR
T 44800 44500 5 10 0 0 270 0 1
symversion=0.1
T 43900 44700 5 10 0 0 0 0 1
footprint=0805xs
T 43900 44700 5 10 1 1 0 0 1
value=0.1u
T 44400 44500 5 10 1 1 270 0 1
refdes=C203
}
C 46500 43700 1 0 0 ADNS-2051.sym
{
T 46995 49000 5 10 1 1 0 0 1
refdes=U202
T 46495 43700 5 10 0 1 0 0 1
device=ADNS-2051
T 46495 43700 5 10 0 1 0 0 1
footprint=ADNS-2051-smd
}
C 52500 46600 1 0 1 input-2.sym
{
T 51900 47300 5 10 0 0 0 6 1
device=none
T 52000 46700 5 10 0 1 0 1 1
value=INPUT
T 52500 46800 5 10 1 1 0 6 1
net=VCC5V:1
}
N 50500 46700 51100 46700 4
N 50500 46200 51000 46200 4
C 51000 45100 1 90 0 gnd-1.sym
N 50500 45200 50700 45200 4
C 50800 47100 1 0 0 resistor-2.sym
{
T 51200 47450 5 10 0 0 0 0 1
device=RESISTOR
T 51000 47400 5 10 1 1 0 0 1
refdes=R201
T 50800 47100 5 10 0 0 0 0 1
footprint=0805xs
T 51100 47100 5 10 1 1 0 0 1
value=15k
}
C 52300 47100 1 90 0 gnd-1.sym
N 50800 47200 50500 47200 4
N 51700 47200 52000 47200 4
C 42200 45300 1 0 0 connector2-1.sym
{
T 42400 46300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 42200 46100 5 10 1 1 0 0 1
refdes=CONN201
T 42200 45300 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2
}
C 44800 44700 1 270 0 capacitor-2.sym
{
T 44800 44700 5 10 1 1 0 0 1
value=2.2u
T 45500 44500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45700 44500 5 10 0 0 270 0 1
symversion=0.1
T 44800 44700 5 10 0 0 0 0 1
footprint=TANT_B
T 45300 44500 5 10 1 1 270 0 1
refdes=C204
}
N 44100 44700 44100 45000 4
N 44100 45000 46500 45000 4
N 45000 44700 45000 45000 4
N 46500 44500 46000 44500 4
N 46000 44500 46000 43500 4
N 46000 43500 44100 43500 4
N 44100 43500 44100 43800 4
N 45000 43800 45000 43500 4
C 42000 46300 1 0 0 input-2.sym
{
T 42600 47000 5 10 0 0 0 0 1
device=none
T 42500 46400 5 10 0 1 0 7 1
value=INPUT
T 42000 46500 5 10 1 1 0 0 1
net=VCC5V:1
}
N 43400 46400 44200 46400 4
N 44200 45800 44200 46400 4
N 43900 45500 46500 45500 4
N 43900 45800 44200 45800 4
C 53100 52000 1 0 1 io-1.sym
{
T 52900 52600 5 10 0 0 0 6 1
device=none
T 52200 52100 5 10 0 1 0 7 1
value=IO
T 52200 52200 5 10 1 1 0 6 1
net=B0:1
}
C 46000 47900 1 0 1 io-1.sym
{
T 45800 48500 5 10 0 0 0 6 1
device=none
T 45100 48000 5 10 0 1 0 7 1
value=IO
T 45100 48100 5 10 1 1 0 6 1
net=D2:1
}
C 50800 48100 1 0 0 io-1.sym
{
T 51000 48700 5 10 0 0 0 0 1
device=none
T 51700 48200 5 10 0 1 0 1 1
value=IO
T 51700 48300 5 10 1 1 0 0 1
net=D3:1
}
C 50800 47600 1 0 0 io-1.sym
{
T 51000 48200 5 10 0 0 0 0 1
device=none
T 51700 47700 5 10 0 1 0 1 1
value=IO
T 51700 47800 5 10 1 1 0 0 1
net=D4:1
}
C 45600 49600 1 0 1 io-1.sym
{
T 45400 50200 5 10 0 0 0 6 1
device=none
T 44700 49700 5 10 0 1 0 7 1
value=IO
T 44700 49800 5 10 1 1 0 6 1
net=D5:1
}
C 45600 48800 1 0 1 io-1.sym
{
T 45400 49400 5 10 0 0 0 6 1
device=none
T 44700 48900 5 10 0 1 0 7 1
value=IO
T 44700 49000 5 10 1 1 0 6 1
net=D6:1
}
C 45600 49200 1 0 1 io-1.sym
{
T 45400 49800 5 10 0 0 0 6 1
device=none
T 44700 49300 5 10 0 1 0 7 1
value=IO
T 44700 49400 5 10 1 1 0 6 1
net=D7:1
}
N 50500 45700 51600 45700 4
N 51600 45700 51600 45600 4
N 51600 44900 51600 44700 4
N 51600 44700 50500 44700 4
N 46000 48000 46500 48000 4
N 50800 48200 50500 48200 4
N 50500 47700 50800 47700 4
C 53100 51600 1 0 1 io-1.sym
{
T 52900 52200 5 10 0 0 0 6 1
device=none
T 52200 51700 5 10 0 1 0 7 1
value=IO
T 52200 51800 5 10 1 1 0 6 1
net=B1:1
}
C 53100 51200 1 0 1 io-1.sym
{
T 52900 51800 5 10 0 0 0 6 1
device=none
T 52200 51300 5 10 0 1 0 7 1
value=IO
T 52200 51400 5 10 1 1 0 6 1
net=B2:1
}
C 46000 45900 1 0 1 io-1.sym
{
T 45800 46500 5 10 0 0 0 6 1
device=none
T 45100 46000 5 10 0 1 0 7 1
value=IO
T 45100 46100 5 10 1 1 0 6 1
net=A0:1
}
C 46000 46400 1 0 1 io-1.sym
{
T 45800 47000 5 10 0 0 0 6 1
device=none
T 45100 46500 5 10 0 1 0 7 1
value=IO
T 45100 46600 5 10 1 1 0 6 1
net=A1:1
}
C 46000 46900 1 0 1 io-1.sym
{
T 45800 47500 5 10 0 0 0 6 1
device=none
T 45100 47000 5 10 0 1 0 7 1
value=IO
T 45100 47100 5 10 1 1 0 6 1
net=A2:1
}
C 46000 47400 1 0 1 io-1.sym
{
T 45800 48000 5 10 0 0 0 6 1
device=none
T 45100 47500 5 10 0 1 0 7 1
value=IO
T 45100 47600 5 10 1 1 0 6 1
net=A3:1
}
C 49300 50700 1 0 1 io-1.sym
{
T 49100 51300 5 10 0 0 0 6 1
device=none
T 48400 50800 5 10 0 1 0 7 1
value=IO
T 48400 50900 5 10 1 1 0 6 1
net=A6:1
}
C 49300 50200 1 0 1 io-1.sym
{
T 49100 50800 5 10 0 0 0 6 1
device=none
T 48400 50300 5 10 0 1 0 7 1
value=IO
T 48400 50400 5 10 1 1 0 6 1
net=A7:1
}
N 46500 47500 46000 47500 4
N 46500 47000 46000 47000 4
N 46500 46500 46000 46500 4
N 46500 46000 46000 46000 4
