INFO-FLOW: Workspace C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1 opened at Wed Jul 31 15:23:55 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Command       ap_part_info done; 0.523 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.628 sec.
Execute     ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Command   open_solution done; 0.797 sec.
Execute   set_part xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl vhdl 
Execute   source ./fir_demo_stream/solution1/directives.tcl 
Execute     set_directive_array_partition -type complete -dim 1 fir_stream filter 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
Execute     set_directive_interface -mode axis -register fir_stream input 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
Execute     set_directive_interface -mode s_axilite fir_stream filter 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
Execute     set_directive_interface -mode axis -register fir_stream output 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
Execute     set_directive_array_partition -type complete -dim 1 fir_stream signal 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
Execute     set_directive_interface -mode axis -register -register_mode both sha256d input 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
Execute     set_directive_interface -mode axis -register -register_mode both sha256d output 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
Execute     set_directive_array_partition -type complete -dim 1 sha256d input_data 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 sha256d state 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 sha256d data1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 sha256d data 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 sha256d data2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 1 sha256d m 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
Execute     set_directive_unroll sha256d/Load_Input 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Append_Zero 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Appened_Original_Size 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Store_first_block 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Store_second_block 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_array_partition -type complete -dim 1 sha256d/Transfrom m 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
Execute     set_directive_unroll sha256d/Load_Message_Schedule 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Extend_Message_Schedule 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline sha256d/Updates 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll sha256d/Store_Input_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Append_Zero_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Append_Orignal_Size_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Load_Message_Schedule_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_unroll sha256d/Extend_Message_Schedule_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline sha256d/Updates_2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Command   ap_source done; 0.174 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fir_demo_stream/sources/fir.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fir_demo_stream/sources/fir.cpp as C++
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       is_encrypted fir_demo_stream/sources/fir.cpp 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "fir_demo_stream/sources/fir.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E fir_demo_stream/sources/fir.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp
Command       clang done; 0.802 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.375 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp"  -o "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.cpp:1:
In file included from fir_demo_stream/sources/fir.hpp:1:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 0.939 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredfilter complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredfilter 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredsignal complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutput 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredinput_data complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredstate complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata1 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireddata2 complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredm complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++98 -directive=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.334 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++98 -directive=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.959 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.diag.yml C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.out.log 2> C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/xilinx-dataflow-lawyer.fir.pp.0.cpp.err.log 
Command       ap_eval done; 0.331 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/tidy-3.1.fir.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/tidy-3.1.fir.pp.0.cpp.out.log 2> C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/tidy-3.1.fir.pp.0.cpp.err.log 
Command         ap_eval done; 0.432 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/xilinx-legacy-rewriter.fir.pp.0.cpp.out.log 2> C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/xilinx-legacy-rewriter.fir.pp.0.cpp.err.log 
Command         ap_eval done; 0.234 sec.
Command       tidy_31 done; 0.67 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.844 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.bc
Command       clang done; 0.961 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/fir.g.bc -hls-opt -except-internalize sha256d -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.719 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.pp.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.398 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha256d -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.0.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.106 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.1.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.129 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] fir_demo_stream/sources/fir.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.g.1.bc to C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.1.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Load_Input' (fir_demo_stream/sources/fir.cpp:55) in function 'sha256d' completely with a factor of 80.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero' (fir_demo_stream/sources/fir.cpp:60) in function 'sha256d' completely with a factor of 47.
INFO: [HLS 200-489] Unrolling loop 'Appened_Original_Size' (fir_demo_stream/sources/fir.cpp:65) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Store_first_block' (fir_demo_stream/sources/fir.cpp:70) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Store_second_block' (fir_demo_stream/sources/fir.cpp:73) in function 'sha256d' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule' (fir_demo_stream/sources/fir.cpp:82) in function 'sha256d' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Extend_Message_Schedule' (fir_demo_stream/sources/fir.cpp:84) in function 'sha256d' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Store_Input_2' (fir_demo_stream/sources/fir.cpp:120) in function 'sha256d' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Append_Zero_2' (fir_demo_stream/sources/fir.cpp:125) in function 'sha256d' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Append_Orignal_Size_2' (fir_demo_stream/sources/fir.cpp:130) in function 'sha256d' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Load_Message_Schedule_2' (fir_demo_stream/sources/fir.cpp:148) in function 'sha256d' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Extend_Message_Schedule_2' (fir_demo_stream/sources/fir.cpp:150) in function 'sha256d' completely with a factor of 48.
WARNING: [XFORM 203-104] Completely partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:40:19), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input_data' (fir_demo_stream/sources/fir.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (fir_demo_stream/sources/fir.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1' (fir_demo_stream/sources/fir.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data' (fir_demo_stream/sources/fir.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2' (fir_demo_stream/sources/fir.cpp:119) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) accessed through non-constant indices on dimension 1 (fir_demo_stream/sources/fir.cpp:162:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'm.1' (fir_demo_stream/sources/fir.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'data.0' (fir_demo_stream/sources/fir.cpp:69) automatically.
INFO: [XFORM 203-102] Partitioning array 'data.1' (fir_demo_stream/sources/fir.cpp:69) automatically.
Command         transform done; 1.254 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'sha256d' (fir_demo_stream/sources/fir.cpp:34)...263 expression(s) balanced.
Command         transform done; 0.611 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.2.bc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Transfrom' (fir_demo_stream/sources/fir.cpp:78:42) in function 'sha256d' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'm' (fir_demo_stream/sources/fir.cpp:84:4)
Command         transform done; 4.898 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.503 sec.
Command     elaborate done; 14.707 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha256d' ...
Execute       ap_set_top_model sha256d 
Execute       get_model_list sha256d -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha256d 
Execute       get_model_list sha256d -filter all-wo-channel 
INFO-FLOW: Model list for configure: sha256d
INFO-FLOW: Configuring Module : sha256d ...
Execute       set_default_model sha256d 
Execute       apply_spec_resource_limit sha256d 
INFO-FLOW: Model list for preprocess: sha256d
INFO-FLOW: Preprocessing Module: sha256d ...
Execute       set_default_model sha256d 
Execute       cdfg_preprocess -model sha256d 
Execute       rtl_gen_preprocess sha256d 
INFO-FLOW: Model list for synthesis: sha256d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256d 
Execute       schedule -model sha256d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Updates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Updates_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.154 sec.
INFO: [HLS 200-111]  Elapsed time: 17.574 seconds; current allocated memory: 175.673 MB.
Execute       syn_report -verbosereport -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.verbose.sched.rpt 
Command       syn_report done; 0.312 sec.
Execute       db_write -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.sched.adb -f 
Command       db_write done; 0.334 sec.
INFO-FLOW: Finish scheduling sha256d.
Execute       set_default_model sha256d 
Execute       bind -model sha256d 
BIND OPTION: model=sha256d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 184.665 MB.
Execute       syn_report -verbosereport -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.verbose.bind.rpt 
Command       syn_report done; 0.52 sec.
Execute       db_write -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.bind.adb -f 
Command       db_write done; 0.395 sec.
INFO-FLOW: Finish binding sha256d.
Execute       get_model_list sha256d -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sha256d 
INFO-FLOW: Model list for RTL generation: sha256d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sha256d -vendor xilinx -mg_file C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256d/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_646_32_1_1' to 'sha256d_mux_646_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sha256d_mux_83_32_1_1' to 'sha256d_mux_83_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_646_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sha256d_mux_83_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256d'.
Command       create_rtl_model done; 0.656 sec.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 200.673 MB.
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256d -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/syn/systemc/sha256d -synmodules sha256d 
Execute       gen_rtl sha256d -istop -style xilinx -f -lang vhdl -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/syn/vhdl/sha256d 
Command       gen_rtl done; 0.178 sec.
Execute       gen_rtl sha256d -istop -style xilinx -f -lang vlog -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/syn/verilog/sha256d 
Command       gen_rtl done; 0.107 sec.
Execute       syn_report -csynth -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/syn/report/sha256d_csynth.rpt 
Execute       syn_report -rtlxml -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/syn/report/sha256d_csynth.xml 
Execute       syn_report -verbosereport -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.verbose.rpt 
Command       syn_report done; 0.596 sec.
Execute       db_write -model sha256d -f -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.adb 
Command       db_write done; 0.975 sec.
Execute       gen_tb_info sha256d -p C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d 
Execute       export_constraint_db -f -tool general -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute       syn_report -designview -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.design.xml 
Command       syn_report done; 0.168 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha256d -o C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sha256d 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain sha256d 
INFO-FLOW: Model list for RTL component generation: sha256d
INFO-FLOW: Handling components in module [sha256d] ... 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
INFO-FLOW: Found component sha256d_mux_646_3bkb.
INFO-FLOW: Append model sha256d_mux_646_3bkb
INFO-FLOW: Found component sha256d_mux_83_32cud.
INFO-FLOW: Append model sha256d_mux_83_32cud
INFO-FLOW: Found component sha256d_K.
INFO-FLOW: Append model sha256d_K
INFO-FLOW: Found component sha256d_m.
INFO-FLOW: Append model sha256d_m
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model sha256d
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha256d_mux_646_3bkb sha256d_mux_83_32cud sha256d_K sha256d_m regslice_core sha256d
INFO-FLOW: To file: write model sha256d_mux_646_3bkb
INFO-FLOW: To file: write model sha256d_mux_83_32cud
INFO-FLOW: To file: write model sha256d_K
INFO-FLOW: To file: write model sha256d_m
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model sha256d
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model sha256d -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.89 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sha256d_K_rom' using auto ROMs.
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sha256d_m_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sha256d xml_exists=0
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=6 #gSsdmPorts=18
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.dataonly.tcl 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute       sc_get_clocks sha256d 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 979.102 ; gain = 882.914
INFO: [VHDL 208-304] Generating VHDL RTL for sha256d.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256d.
Command     autosyn done; 10.628 sec.
Command   csynth_design done; 25.347 sec.
Command ap_source done; 26.431 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1 opened at Wed Jul 31 15:25:44 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Command       ap_part_info done; 0.53 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.611 sec.
Execute     ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Command   open_solution done; 0.772 sec.
Execute   cosim_design 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/test.cpp 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.hpp 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.cpp 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
INFO-FLOW: TB processing: C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/test.cpp C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.858 sec.
Execute     tidy_31 xilinx-tb31-process C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.492 sec.
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
INFO-FLOW: TB processing: C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.cpp C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.732 sec.
Execute     tidy_31 xilinx-tb31-process C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/./sim/autowrap/testbench/fir.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.741 sec.
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.172 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 15.906 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 28.633 sec.
Command ap_source done; 29.414 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1 opened at Wed Jul 31 15:27:07 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Command       ap_part_info done; 0.519 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.599 sec.
Execute     ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Command   open_solution done; 0.744 sec.
Execute   export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sha256d xml_exists=1
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=18
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256d
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256d
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/ip/pack.bat
Command   export_design done; 12.61 sec.
Command ap_source done; 13.381 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1 opened at Wed Jul 31 18:09:10 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.113 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.261 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.398 sec.
Command     ap_source done; 0.409 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Command       ap_part_info done; 1.074 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.178 sec.
Execute   csim_design -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/test.cpp 
Execute     is_xip C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/test.cpp 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.hpp 
Execute     is_xip C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.hpp 
Execute     is_encrypted C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.cpp 
Execute     is_xip C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/sources/fir.cpp 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.247 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.722 sec.
Command ap_source done; 9.943 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1 opened at Wed Jul 31 18:10:22 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.164 sec.
Command     ap_source done; 0.165 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5eg-fbvb900-1-e 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5eg:-fbvb900:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5eg-fbvb900-1-e'
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.113 sec.
Execute     ap_part_info -data single -name xczu5eg-fbvb900-1-e 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data resources 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Command   open_solution done; 1.381 sec.
Execute   export_design -rtl vhdl -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.162 sec.
Command     ap_source done; 0.163 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sha256d xml_exists=1
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.compgen.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=18
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256d
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sha256d
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.rtl_wrap.cfg.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.constraint.tcl 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/sha256d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.159 sec.
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-fbvb900-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/comp4601/deliver/Vivado_HLS/fir_demo_stream/solution1/impl/ip/pack.bat
Command   export_design done; 22.115 sec.
Command ap_source done; 23.514 sec.
Execute cleanup_all 
