/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [29:0] _02_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [19:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [28:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [18:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_0z & celloutsig_1_2z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z[0] & celloutsig_0_0z[15]);
  assign celloutsig_1_0z = !(in_data[174] ? in_data[186] : in_data[157]);
  assign celloutsig_0_4z = !(celloutsig_0_2z ? celloutsig_0_0z[22] : celloutsig_0_2z);
  assign celloutsig_0_6z = !(celloutsig_0_5z[1] ? _00_ : celloutsig_0_2z);
  assign celloutsig_0_28z = ~((celloutsig_0_15z[1] | celloutsig_0_17z[0]) & celloutsig_0_21z);
  assign celloutsig_0_36z = ~((celloutsig_0_16z | celloutsig_0_11z) & celloutsig_0_28z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[123]) & celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[0] | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_6z[3] | celloutsig_1_16z[1]) & celloutsig_1_2z[1]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z[19] | celloutsig_0_6z) & celloutsig_0_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_10z | celloutsig_0_11z) & celloutsig_0_11z);
  assign celloutsig_1_1z = in_data[120] ^ in_data[136];
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 4'h0;
    else _16_ <= celloutsig_0_0z[21:18];
  assign { _00_, _01_[2:0] } = _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[160])
    if (!clkin_data[160]) _02_ <= 30'h00000000;
    else _02_ <= { in_data[134:110], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[63:41] * in_data[29:7];
  assign celloutsig_1_10z = celloutsig_1_7z[9:3] * celloutsig_1_6z[7:1];
  assign celloutsig_0_9z = { celloutsig_0_5z[3:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z } * { celloutsig_0_0z[9:6], _00_, _01_[2:0], celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[155:151], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, 1'h1 } : { in_data[153:144], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_4z[4] ? _02_[24:13] : in_data[165:154];
  assign celloutsig_0_19z = celloutsig_0_18z[1] ? { celloutsig_0_0z[17:3], celloutsig_0_10z } : { celloutsig_0_9z[4:0], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_23z = celloutsig_0_18z[0] ? celloutsig_0_1z[3:1] : celloutsig_0_14z[18:16];
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[18], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_8z = ~^ { in_data[19:15], celloutsig_0_4z, _00_, _01_[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_19z[13:10], _00_, _01_[2:0] };
  assign celloutsig_1_11z = celloutsig_1_7z[14:5] >> _02_[12:3];
  assign celloutsig_1_12z = { celloutsig_1_6z[12:0], celloutsig_1_5z, celloutsig_1_6z } >> { _02_[28:22], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_16z = celloutsig_1_12z[6:0] >> celloutsig_1_13z[9:3];
  assign celloutsig_1_19z = { celloutsig_1_10z[6:5], celloutsig_1_17z, celloutsig_1_3z } >> { celloutsig_1_16z[4:2], celloutsig_1_17z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:3] >> celloutsig_0_0z[22:19];
  assign celloutsig_0_15z = celloutsig_0_0z[18:13] >> { celloutsig_0_0z[15:11], celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_1z[2:1], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_15z } >> in_data[87:59];
  assign celloutsig_0_7z = { celloutsig_0_0z[21:9], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } <<< { celloutsig_0_5z[3:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, _00_, _01_[2:0] };
  assign celloutsig_1_2z = in_data[134:130] ~^ { in_data[143:141], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_4z } ~^ { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[2:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } ~^ { celloutsig_1_6z[4:0], celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[75:70] ~^ { in_data[71:67], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_7z[3:1], celloutsig_0_12z, celloutsig_0_2z } ~^ in_data[68:64];
  always_latch
    if (clkin_data[128]) celloutsig_1_15z = 19'h00000;
    else if (clkin_data[192]) celloutsig_1_15z = { celloutsig_1_7z[16:14], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 20'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_14z = celloutsig_0_0z[21:2];
  assign celloutsig_0_35z = ~((celloutsig_0_10z & celloutsig_0_6z) | (celloutsig_0_10z & celloutsig_0_23z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z[11] & celloutsig_0_7z[6]) | (celloutsig_0_4z & _01_[2]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] & celloutsig_0_0z[14]) | (celloutsig_0_1z[3] & celloutsig_0_0z[11]));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
