// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MultiWakeupQueue(
  input         clock,
  input         reset,
  input         io_flush_redirect_valid,
  input         io_flush_redirect_bits_robIdx_flag,
  input  [7:0]  io_flush_redirect_bits_robIdx_value,
  input         io_flush_redirect_bits_level,
  input         io_flush_ldCancel_0_ld2Cancel,
  input         io_flush_ldCancel_1_ld2Cancel,
  input         io_flush_ldCancel_2_ld2Cancel,
  input         io_flush_og0Fail,
  input         io_enq_valid,
  input  [34:0] io_enq_bits_uop_fuType,
  input         io_enq_bits_uop_robIdx_flag,
  input  [7:0]  io_enq_bits_uop_robIdx_value,
  input  [7:0]  io_enq_bits_uop_pdest,
  input         io_enq_bits_uop_rfWen,
  input  [1:0]  io_enq_bits_uop_loadDependency_0,
  input  [1:0]  io_enq_bits_uop_loadDependency_1,
  input  [1:0]  io_enq_bits_uop_loadDependency_2,
  input  [1:0]  io_enq_bits_lat,
  output        io_deq_valid,
  output [34:0] io_deq_bits_fuType,
  output [7:0]  io_deq_bits_pdestCopy_0,
  output [7:0]  io_deq_bits_pdestCopy_1,
  output [7:0]  io_deq_bits_pdestCopy_2,
  output [7:0]  io_deq_bits_pdestCopy_3,
  output [7:0]  io_deq_bits_pdestCopy_4,
  output [7:0]  io_deq_bits_pdestCopy_5,
  output        io_deq_bits_rfWenCopy_0,
  output        io_deq_bits_rfWenCopy_1,
  output        io_deq_bits_rfWenCopy_2,
  output        io_deq_bits_rfWenCopy_3,
  output        io_deq_bits_rfWenCopy_4,
  output        io_deq_bits_rfWenCopy_5,
  output [1:0]  io_deq_bits_loadDependencyCopy_0_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_0_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_0_2,
  output [1:0]  io_deq_bits_loadDependencyCopy_1_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_1_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_1_2,
  output [1:0]  io_deq_bits_loadDependencyCopy_2_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_2_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_2_2,
  output [1:0]  io_deq_bits_loadDependencyCopy_3_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_3_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_3_2,
  output [1:0]  io_deq_bits_loadDependencyCopy_4_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_4_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_4_2,
  output [1:0]  io_deq_bits_loadDependencyCopy_5_0,
  output [1:0]  io_deq_bits_loadDependencyCopy_5_1,
  output [1:0]  io_deq_bits_loadDependencyCopy_5_2,
  output [7:0]  io_deq_bits_pdest,
  output        io_deq_bits_rfWen,
  output [1:0]  io_deq_bits_loadDependency_0,
  output [1:0]  io_deq_bits_loadDependency_1,
  output [1:0]  io_deq_bits_loadDependency_2
);

  wire        _pipes_1_io_deq_valid;
  wire [34:0] _pipes_1_io_deq_bits_fuType;
  wire        _pipes_1_io_deq_bits_robIdx_flag;
  wire [7:0]  _pipes_1_io_deq_bits_robIdx_value;
  wire [7:0]  _pipes_1_io_deq_bits_pdest;
  wire        _pipes_1_io_deq_bits_rfWen;
  wire [1:0]  _pipes_1_io_deq_bits_loadDependency_0;
  wire [1:0]  _pipes_1_io_deq_bits_loadDependency_1;
  wire [1:0]  _pipes_1_io_deq_bits_loadDependency_2;
  wire        _pipes_0_io_deq_valid;
  wire [34:0] _pipes_0_io_deq_bits_fuType;
  wire [7:0]  _pipes_0_io_deq_bits_pdest;
  wire        _pipes_0_io_deq_bits_rfWen;
  wire [1:0]  _pipes_0_io_deq_bits_loadDependency_0;
  wire [1:0]  _pipes_0_io_deq_bits_loadDependency_1;
  wire [1:0]  _pipes_0_io_deq_bits_loadDependency_2;
  reg         lastConnect_valid;
  reg  [34:0] lastConnect_bits_fuType;
  reg  [7:0]  lastConnect_bits_pdestCopy_0;
  reg  [7:0]  lastConnect_bits_pdestCopy_1;
  reg  [7:0]  lastConnect_bits_pdestCopy_2;
  reg  [7:0]  lastConnect_bits_pdestCopy_3;
  reg  [7:0]  lastConnect_bits_pdestCopy_4;
  reg  [7:0]  lastConnect_bits_pdestCopy_5;
  reg         lastConnect_bits_rfWenCopy_0;
  reg         lastConnect_bits_rfWenCopy_1;
  reg         lastConnect_bits_rfWenCopy_2;
  reg         lastConnect_bits_rfWenCopy_3;
  reg         lastConnect_bits_rfWenCopy_4;
  reg         lastConnect_bits_rfWenCopy_5;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_0_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_0_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_0_2;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_1_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_1_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_1_2;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_2_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_2_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_2_2;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_3_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_3_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_3_2;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_4_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_4_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_4_2;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_5_0;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_5_1;
  reg  [1:0]  lastConnect_bits_loadDependencyCopy_5_2;
  reg  [7:0]  lastConnect_bits_pdest;
  reg         lastConnect_bits_rfWen;
  reg  [1:0]  lastConnect_bits_loadDependency_0;
  reg  [1:0]  lastConnect_bits_loadDependency_1;
  reg  [1:0]  lastConnect_bits_loadDependency_2;
  wire        pipesValidVec_1 =
    _pipes_1_io_deq_valid
    & ~(io_flush_redirect_valid
        & (io_flush_redirect_bits_level
           & {_pipes_1_io_deq_bits_robIdx_flag,
              _pipes_1_io_deq_bits_robIdx_value} == {io_flush_redirect_bits_robIdx_flag,
                                                     io_flush_redirect_bits_robIdx_value}
           | _pipes_1_io_deq_bits_robIdx_flag ^ io_flush_redirect_bits_robIdx_flag
           ^ _pipes_1_io_deq_bits_robIdx_value > io_flush_redirect_bits_robIdx_value)
        | io_flush_ldCancel_0_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_0[1]
        | io_flush_ldCancel_1_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_1[1]
        | io_flush_ldCancel_2_ld2Cancel & _pipes_1_io_deq_bits_loadDependency_2[1]);
  wire [1:0]  lastConnect_bits_newExuInput_loadDependency_0 =
    (_pipes_0_io_deq_valid ? _pipes_0_io_deq_bits_loadDependency_0 : 2'h0)
    | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_0[0], 1'h0} : 2'h0);
  wire [1:0]  lastConnect_bits_newExuInput_loadDependency_1 =
    (_pipes_0_io_deq_valid ? _pipes_0_io_deq_bits_loadDependency_1 : 2'h0)
    | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_1[0], 1'h0} : 2'h0);
  wire [1:0]  lastConnect_bits_newExuInput_loadDependency_2 =
    (_pipes_0_io_deq_valid ? _pipes_0_io_deq_bits_loadDependency_2 : 2'h0)
    | (pipesValidVec_1 ? {_pipes_1_io_deq_bits_loadDependency_2[0], 1'h0} : 2'h0);
  wire [7:0]  lastConnect_bits_newExuInput_pdest =
    (_pipes_0_io_deq_valid ? _pipes_0_io_deq_bits_pdest : 8'h0)
    | (pipesValidVec_1 ? _pipes_1_io_deq_bits_pdest : 8'h0);
  wire        pipesOut_bits_rfWen =
    _pipes_0_io_deq_valid & _pipes_0_io_deq_bits_rfWen | pipesValidVec_1
    & _pipes_1_io_deq_bits_rfWen;
  always @(posedge clock) begin
    lastConnect_valid <= |{pipesValidVec_1, _pipes_0_io_deq_valid};
    lastConnect_bits_fuType <=
      (_pipes_0_io_deq_valid ? _pipes_0_io_deq_bits_fuType : 35'h0)
      | (pipesValidVec_1 ? _pipes_1_io_deq_bits_fuType : 35'h0);
    lastConnect_bits_pdestCopy_0 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_pdestCopy_1 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_pdestCopy_2 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_pdestCopy_3 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_pdestCopy_4 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_pdestCopy_5 <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_rfWenCopy_0 <= pipesOut_bits_rfWen;
    lastConnect_bits_rfWenCopy_1 <= pipesOut_bits_rfWen;
    lastConnect_bits_rfWenCopy_2 <= pipesOut_bits_rfWen;
    lastConnect_bits_rfWenCopy_3 <= pipesOut_bits_rfWen;
    lastConnect_bits_rfWenCopy_4 <= pipesOut_bits_rfWen;
    lastConnect_bits_rfWenCopy_5 <= pipesOut_bits_rfWen;
    lastConnect_bits_loadDependencyCopy_0_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_0_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_0_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_loadDependencyCopy_1_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_1_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_1_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_loadDependencyCopy_2_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_2_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_2_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_loadDependencyCopy_3_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_3_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_3_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_loadDependencyCopy_4_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_4_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_4_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_loadDependencyCopy_5_0 <=
      lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependencyCopy_5_1 <=
      lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependencyCopy_5_2 <=
      lastConnect_bits_newExuInput_loadDependency_2;
    lastConnect_bits_pdest <= lastConnect_bits_newExuInput_pdest;
    lastConnect_bits_rfWen <= pipesOut_bits_rfWen;
    lastConnect_bits_loadDependency_0 <= lastConnect_bits_newExuInput_loadDependency_0;
    lastConnect_bits_loadDependency_1 <= lastConnect_bits_newExuInput_loadDependency_1;
    lastConnect_bits_loadDependency_2 <= lastConnect_bits_newExuInput_loadDependency_2;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        lastConnect_valid = _RANDOM[4'h0][0];
        lastConnect_bits_fuType = {_RANDOM[4'h0][31:1], _RANDOM[4'h1][3:0]};
        lastConnect_bits_pdestCopy_0 = {_RANDOM[4'h7][31:27], _RANDOM[4'h8][2:0]};
        lastConnect_bits_pdestCopy_1 = _RANDOM[4'h8][10:3];
        lastConnect_bits_pdestCopy_2 = _RANDOM[4'h8][18:11];
        lastConnect_bits_pdestCopy_3 = _RANDOM[4'h8][26:19];
        lastConnect_bits_pdestCopy_4 = {_RANDOM[4'h8][31:27], _RANDOM[4'h9][2:0]};
        lastConnect_bits_pdestCopy_5 = _RANDOM[4'h9][10:3];
        lastConnect_bits_rfWenCopy_0 = _RANDOM[4'h9][11];
        lastConnect_bits_rfWenCopy_1 = _RANDOM[4'h9][12];
        lastConnect_bits_rfWenCopy_2 = _RANDOM[4'h9][13];
        lastConnect_bits_rfWenCopy_3 = _RANDOM[4'h9][14];
        lastConnect_bits_rfWenCopy_4 = _RANDOM[4'h9][15];
        lastConnect_bits_rfWenCopy_5 = _RANDOM[4'h9][16];
        lastConnect_bits_loadDependencyCopy_0_0 = _RANDOM[4'h9][18:17];
        lastConnect_bits_loadDependencyCopy_0_1 = _RANDOM[4'h9][20:19];
        lastConnect_bits_loadDependencyCopy_0_2 = _RANDOM[4'h9][22:21];
        lastConnect_bits_loadDependencyCopy_1_0 = _RANDOM[4'h9][24:23];
        lastConnect_bits_loadDependencyCopy_1_1 = _RANDOM[4'h9][26:25];
        lastConnect_bits_loadDependencyCopy_1_2 = _RANDOM[4'h9][28:27];
        lastConnect_bits_loadDependencyCopy_2_0 = _RANDOM[4'h9][30:29];
        lastConnect_bits_loadDependencyCopy_2_1 = {_RANDOM[4'h9][31], _RANDOM[4'hA][0]};
        lastConnect_bits_loadDependencyCopy_2_2 = _RANDOM[4'hA][2:1];
        lastConnect_bits_loadDependencyCopy_3_0 = _RANDOM[4'hA][4:3];
        lastConnect_bits_loadDependencyCopy_3_1 = _RANDOM[4'hA][6:5];
        lastConnect_bits_loadDependencyCopy_3_2 = _RANDOM[4'hA][8:7];
        lastConnect_bits_loadDependencyCopy_4_0 = _RANDOM[4'hA][10:9];
        lastConnect_bits_loadDependencyCopy_4_1 = _RANDOM[4'hA][12:11];
        lastConnect_bits_loadDependencyCopy_4_2 = _RANDOM[4'hA][14:13];
        lastConnect_bits_loadDependencyCopy_5_0 = _RANDOM[4'hA][16:15];
        lastConnect_bits_loadDependencyCopy_5_1 = _RANDOM[4'hA][18:17];
        lastConnect_bits_loadDependencyCopy_5_2 = _RANDOM[4'hA][20:19];
        lastConnect_bits_pdest = _RANDOM[4'hA][28:21];
        lastConnect_bits_rfWen = _RANDOM[4'hA][29];
        lastConnect_bits_loadDependency_0 = _RANDOM[4'hB][19:18];
        lastConnect_bits_loadDependency_1 = _RANDOM[4'hB][21:20];
        lastConnect_bits_loadDependency_2 = _RANDOM[4'hB][23:22];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PipeWithFlush pipes_0 (
    .io_enq_valid                 (io_enq_valid & io_enq_bits_lat == 2'h0),
    .io_enq_bits_fuType           (io_enq_bits_uop_fuType),
    .io_enq_bits_pdest            (io_enq_bits_uop_pdest),
    .io_enq_bits_rfWen            (io_enq_bits_uop_rfWen),
    .io_enq_bits_loadDependency_0 (io_enq_bits_uop_loadDependency_0),
    .io_enq_bits_loadDependency_1 (io_enq_bits_uop_loadDependency_1),
    .io_enq_bits_loadDependency_2 (io_enq_bits_uop_loadDependency_2),
    .io_deq_valid                 (_pipes_0_io_deq_valid),
    .io_deq_bits_fuType           (_pipes_0_io_deq_bits_fuType),
    .io_deq_bits_pdest            (_pipes_0_io_deq_bits_pdest),
    .io_deq_bits_rfWen            (_pipes_0_io_deq_bits_rfWen),
    .io_deq_bits_loadDependency_0 (_pipes_0_io_deq_bits_loadDependency_0),
    .io_deq_bits_loadDependency_1 (_pipes_0_io_deq_bits_loadDependency_1),
    .io_deq_bits_loadDependency_2 (_pipes_0_io_deq_bits_loadDependency_2)
  );
  PipeWithFlush_1 pipes_1 (
    .clock                               (clock),
    .reset                               (reset),
    .io_flush_redirect_valid             (io_flush_redirect_valid),
    .io_flush_redirect_bits_robIdx_flag  (io_flush_redirect_bits_robIdx_flag),
    .io_flush_redirect_bits_robIdx_value (io_flush_redirect_bits_robIdx_value),
    .io_flush_redirect_bits_level        (io_flush_redirect_bits_level),
    .io_flush_ldCancel_0_ld2Cancel       (io_flush_ldCancel_0_ld2Cancel),
    .io_flush_ldCancel_1_ld2Cancel       (io_flush_ldCancel_1_ld2Cancel),
    .io_flush_ldCancel_2_ld2Cancel       (io_flush_ldCancel_2_ld2Cancel),
    .io_flush_og0Fail                    (io_flush_og0Fail),
    .io_enq_valid                        (io_enq_valid & io_enq_bits_lat == 2'h2),
    .io_enq_bits_fuType                  (io_enq_bits_uop_fuType),
    .io_enq_bits_robIdx_flag             (io_enq_bits_uop_robIdx_flag),
    .io_enq_bits_robIdx_value            (io_enq_bits_uop_robIdx_value),
    .io_enq_bits_pdest                   (io_enq_bits_uop_pdest),
    .io_enq_bits_rfWen                   (io_enq_bits_uop_rfWen),
    .io_enq_bits_loadDependency_0        (io_enq_bits_uop_loadDependency_0),
    .io_enq_bits_loadDependency_1        (io_enq_bits_uop_loadDependency_1),
    .io_enq_bits_loadDependency_2        (io_enq_bits_uop_loadDependency_2),
    .io_deq_valid                        (_pipes_1_io_deq_valid),
    .io_deq_bits_fuType                  (_pipes_1_io_deq_bits_fuType),
    .io_deq_bits_robIdx_flag             (_pipes_1_io_deq_bits_robIdx_flag),
    .io_deq_bits_robIdx_value            (_pipes_1_io_deq_bits_robIdx_value),
    .io_deq_bits_pdest                   (_pipes_1_io_deq_bits_pdest),
    .io_deq_bits_rfWen                   (_pipes_1_io_deq_bits_rfWen),
    .io_deq_bits_loadDependency_0        (_pipes_1_io_deq_bits_loadDependency_0),
    .io_deq_bits_loadDependency_1        (_pipes_1_io_deq_bits_loadDependency_1),
    .io_deq_bits_loadDependency_2        (_pipes_1_io_deq_bits_loadDependency_2)
  );
  assign io_deq_valid = lastConnect_valid;
  assign io_deq_bits_fuType = lastConnect_bits_fuType;
  assign io_deq_bits_pdestCopy_0 = lastConnect_bits_pdestCopy_0;
  assign io_deq_bits_pdestCopy_1 = lastConnect_bits_pdestCopy_1;
  assign io_deq_bits_pdestCopy_2 = lastConnect_bits_pdestCopy_2;
  assign io_deq_bits_pdestCopy_3 = lastConnect_bits_pdestCopy_3;
  assign io_deq_bits_pdestCopy_4 = lastConnect_bits_pdestCopy_4;
  assign io_deq_bits_pdestCopy_5 = lastConnect_bits_pdestCopy_5;
  assign io_deq_bits_rfWenCopy_0 = lastConnect_bits_rfWenCopy_0;
  assign io_deq_bits_rfWenCopy_1 = lastConnect_bits_rfWenCopy_1;
  assign io_deq_bits_rfWenCopy_2 = lastConnect_bits_rfWenCopy_2;
  assign io_deq_bits_rfWenCopy_3 = lastConnect_bits_rfWenCopy_3;
  assign io_deq_bits_rfWenCopy_4 = lastConnect_bits_rfWenCopy_4;
  assign io_deq_bits_rfWenCopy_5 = lastConnect_bits_rfWenCopy_5;
  assign io_deq_bits_loadDependencyCopy_0_0 = lastConnect_bits_loadDependencyCopy_0_0;
  assign io_deq_bits_loadDependencyCopy_0_1 = lastConnect_bits_loadDependencyCopy_0_1;
  assign io_deq_bits_loadDependencyCopy_0_2 = lastConnect_bits_loadDependencyCopy_0_2;
  assign io_deq_bits_loadDependencyCopy_1_0 = lastConnect_bits_loadDependencyCopy_1_0;
  assign io_deq_bits_loadDependencyCopy_1_1 = lastConnect_bits_loadDependencyCopy_1_1;
  assign io_deq_bits_loadDependencyCopy_1_2 = lastConnect_bits_loadDependencyCopy_1_2;
  assign io_deq_bits_loadDependencyCopy_2_0 = lastConnect_bits_loadDependencyCopy_2_0;
  assign io_deq_bits_loadDependencyCopy_2_1 = lastConnect_bits_loadDependencyCopy_2_1;
  assign io_deq_bits_loadDependencyCopy_2_2 = lastConnect_bits_loadDependencyCopy_2_2;
  assign io_deq_bits_loadDependencyCopy_3_0 = lastConnect_bits_loadDependencyCopy_3_0;
  assign io_deq_bits_loadDependencyCopy_3_1 = lastConnect_bits_loadDependencyCopy_3_1;
  assign io_deq_bits_loadDependencyCopy_3_2 = lastConnect_bits_loadDependencyCopy_3_2;
  assign io_deq_bits_loadDependencyCopy_4_0 = lastConnect_bits_loadDependencyCopy_4_0;
  assign io_deq_bits_loadDependencyCopy_4_1 = lastConnect_bits_loadDependencyCopy_4_1;
  assign io_deq_bits_loadDependencyCopy_4_2 = lastConnect_bits_loadDependencyCopy_4_2;
  assign io_deq_bits_loadDependencyCopy_5_0 = lastConnect_bits_loadDependencyCopy_5_0;
  assign io_deq_bits_loadDependencyCopy_5_1 = lastConnect_bits_loadDependencyCopy_5_1;
  assign io_deq_bits_loadDependencyCopy_5_2 = lastConnect_bits_loadDependencyCopy_5_2;
  assign io_deq_bits_pdest = lastConnect_bits_pdest;
  assign io_deq_bits_rfWen = lastConnect_bits_rfWen;
  assign io_deq_bits_loadDependency_0 = lastConnect_bits_loadDependency_0;
  assign io_deq_bits_loadDependency_1 = lastConnect_bits_loadDependency_1;
  assign io_deq_bits_loadDependency_2 = lastConnect_bits_loadDependency_2;
endmodule

