
CELKA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004be0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004ca0  08004ca0  00005ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d34  08004d34  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  08004d34  08004d34  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d34  08004d34  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d34  08004d34  00005d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d38  08004d38  00005d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004d3c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000010  08004d4c  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08004d4c  00006230  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d165  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023fa  00000000  00000000  0001319d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00015598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a16  00000000  00000000  000162b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001454f  00000000  00000000  00016cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107de  00000000  00000000  0002b21d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fe6c  00000000  00000000  0003b9fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb867  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e28  00000000  00000000  000bb8ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000be6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004c88 	.word	0x08004c88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004c88 	.word	0x08004c88

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f004 fcfe 	bl	8004c30 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000234:	4b38      	ldr	r3, [pc, #224]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000236:	4a39      	ldr	r2, [pc, #228]	@ (800031c <MX_ADC1_Init+0xfc>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800023a:	4b37      	ldr	r3, [pc, #220]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800023c:	22c0      	movs	r2, #192	@ 0xc0
 800023e:	0612      	lsls	r2, r2, #24
 8000240:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000242:	4b35      	ldr	r3, [pc, #212]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000244:	2200      	movs	r2, #0
 8000246:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000248:	4b33      	ldr	r3, [pc, #204]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800024a:	2200      	movs	r2, #0
 800024c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800024e:	4b32      	ldr	r3, [pc, #200]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000250:	2280      	movs	r2, #128	@ 0x80
 8000252:	0392      	lsls	r2, r2, #14
 8000254:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000256:	4b30      	ldr	r3, [pc, #192]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000258:	2208      	movs	r2, #8
 800025a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800025c:	4b2e      	ldr	r3, [pc, #184]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800025e:	2200      	movs	r2, #0
 8000260:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000262:	4b2d      	ldr	r3, [pc, #180]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000264:	2200      	movs	r2, #0
 8000266:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000268:	4b2b      	ldr	r3, [pc, #172]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800026a:	2200      	movs	r2, #0
 800026c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800026e:	4b2a      	ldr	r3, [pc, #168]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000270:	2202      	movs	r2, #2
 8000272:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000274:	4b28      	ldr	r3, [pc, #160]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000276:	2220      	movs	r2, #32
 8000278:	2100      	movs	r1, #0
 800027a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 800027c:	4b26      	ldr	r3, [pc, #152]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800027e:	2298      	movs	r2, #152	@ 0x98
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000284:	4b24      	ldr	r3, [pc, #144]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000286:	2280      	movs	r2, #128	@ 0x80
 8000288:	00d2      	lsls	r2, r2, #3
 800028a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800028c:	4b22      	ldr	r3, [pc, #136]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800028e:	222c      	movs	r2, #44	@ 0x2c
 8000290:	2101      	movs	r1, #1
 8000292:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000294:	4b20      	ldr	r3, [pc, #128]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000296:	2200      	movs	r2, #0
 8000298:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_7CYCLES_5;
 800029a:	4b1f      	ldr	r3, [pc, #124]	@ (8000318 <MX_ADC1_Init+0xf8>)
 800029c:	2202      	movs	r2, #2
 800029e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_7CYCLES_5;
 80002a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000318 <MX_ADC1_Init+0xf8>)
 80002a2:	2202      	movs	r2, #2
 80002a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80002a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000318 <MX_ADC1_Init+0xf8>)
 80002a8:	223c      	movs	r2, #60	@ 0x3c
 80002aa:	2100      	movs	r1, #0
 80002ac:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80002ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000318 <MX_ADC1_Init+0xf8>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002b4:	4b18      	ldr	r3, [pc, #96]	@ (8000318 <MX_ADC1_Init+0xf8>)
 80002b6:	0018      	movs	r0, r3
 80002b8:	f001 f888 	bl	80013cc <HAL_ADC_Init>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d001      	beq.n	80002c4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80002c0:	f000 fa24 	bl	800070c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4a16      	ldr	r2, [pc, #88]	@ (8000320 <MX_ADC1_Init+0x100>)
 80002c8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2200      	movs	r2, #0
 80002d4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002d6:	1d3a      	adds	r2, r7, #4
 80002d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000318 <MX_ADC1_Init+0xf8>)
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f001 fbc7 	bl	8001a70 <HAL_ADC_ConfigChannel>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80002e6:	f000 fa11 	bl	800070c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000324 <MX_ADC1_Init+0x104>)
 80002ee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2204      	movs	r2, #4
 80002f4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000328 <MX_ADC1_Init+0x108>)
 80002fa:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002fc:	1d3a      	adds	r2, r7, #4
 80002fe:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <MX_ADC1_Init+0xf8>)
 8000300:	0011      	movs	r1, r2
 8000302:	0018      	movs	r0, r3
 8000304:	f001 fbb4 	bl	8001a70 <HAL_ADC_ConfigChannel>
 8000308:	1e03      	subs	r3, r0, #0
 800030a:	d001      	beq.n	8000310 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 800030c:	f000 f9fe 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000310:	46c0      	nop			@ (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	b004      	add	sp, #16
 8000316:	bd80      	pop	{r7, pc}
 8000318:	2000002c 	.word	0x2000002c
 800031c:	40012400 	.word	0x40012400
 8000320:	30001000 	.word	0x30001000
 8000324:	20000100 	.word	0x20000100
 8000328:	7fffff04 	.word	0x7fffff04

0800032c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800032c:	b590      	push	{r4, r7, lr}
 800032e:	b091      	sub	sp, #68	@ 0x44
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000334:	232c      	movs	r3, #44	@ 0x2c
 8000336:	18fb      	adds	r3, r7, r3
 8000338:	0018      	movs	r0, r3
 800033a:	2314      	movs	r3, #20
 800033c:	001a      	movs	r2, r3
 800033e:	2100      	movs	r1, #0
 8000340:	f004 fc76 	bl	8004c30 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000344:	2410      	movs	r4, #16
 8000346:	193b      	adds	r3, r7, r4
 8000348:	0018      	movs	r0, r3
 800034a:	231c      	movs	r3, #28
 800034c:	001a      	movs	r2, r3
 800034e:	2100      	movs	r1, #0
 8000350:	f004 fc6e 	bl	8004c30 <memset>
  if(adcHandle->Instance==ADC1)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a38      	ldr	r2, [pc, #224]	@ (800043c <HAL_ADC_MspInit+0x110>)
 800035a:	4293      	cmp	r3, r2
 800035c:	d16a      	bne.n	8000434 <HAL_ADC_MspInit+0x108>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800035e:	193b      	adds	r3, r7, r4
 8000360:	2280      	movs	r2, #128	@ 0x80
 8000362:	01d2      	lsls	r2, r2, #7
 8000364:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000366:	193b      	adds	r3, r7, r4
 8000368:	2200      	movs	r2, #0
 800036a:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800036c:	193b      	adds	r3, r7, r4
 800036e:	0018      	movs	r0, r3
 8000370:	f003 f8ba 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 8000374:	1e03      	subs	r3, r0, #0
 8000376:	d001      	beq.n	800037c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000378:	f000 f9c8 	bl	800070c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800037c:	4b30      	ldr	r3, [pc, #192]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 800037e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000380:	4b2f      	ldr	r3, [pc, #188]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 8000382:	2180      	movs	r1, #128	@ 0x80
 8000384:	0349      	lsls	r1, r1, #13
 8000386:	430a      	orrs	r2, r1
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40
 800038a:	4b2d      	ldr	r3, [pc, #180]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 800038c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800038e:	2380      	movs	r3, #128	@ 0x80
 8000390:	035b      	lsls	r3, r3, #13
 8000392:	4013      	ands	r3, r2
 8000394:	60fb      	str	r3, [r7, #12]
 8000396:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000398:	4b29      	ldr	r3, [pc, #164]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 800039a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800039c:	4b28      	ldr	r3, [pc, #160]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 800039e:	2101      	movs	r1, #1
 80003a0:	430a      	orrs	r2, r1
 80003a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80003a4:	4b26      	ldr	r3, [pc, #152]	@ (8000440 <HAL_ADC_MspInit+0x114>)
 80003a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003a8:	2201      	movs	r2, #1
 80003aa:	4013      	ands	r3, r2
 80003ac:	60bb      	str	r3, [r7, #8]
 80003ae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ADC1_BAT_Pin|ADC1_TEMP_Pin;
 80003b0:	212c      	movs	r1, #44	@ 0x2c
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2288      	movs	r2, #136	@ 0x88
 80003b6:	0152      	lsls	r2, r2, #5
 80003b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	2203      	movs	r2, #3
 80003be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2200      	movs	r2, #0
 80003c4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c6:	187a      	adds	r2, r7, r1
 80003c8:	23a0      	movs	r3, #160	@ 0xa0
 80003ca:	05db      	lsls	r3, r3, #23
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f002 fb02 	bl	80029d8 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 80003d4:	23c0      	movs	r3, #192	@ 0xc0
 80003d6:	039b      	lsls	r3, r3, #14
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 fe71 	bl	80010c0 <HAL_SYSCFG_SetPinBinding>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003e0:	4a19      	ldr	r2, [pc, #100]	@ (8000448 <HAL_ADC_MspInit+0x11c>)
 80003e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80003e4:	4b17      	ldr	r3, [pc, #92]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003e6:	2205      	movs	r2, #5
 80003e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80003ea:	4b16      	ldr	r3, [pc, #88]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80003f0:	4b14      	ldr	r3, [pc, #80]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80003f6:	4b13      	ldr	r3, [pc, #76]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003f8:	2280      	movs	r2, #128	@ 0x80
 80003fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80003fc:	4b11      	ldr	r3, [pc, #68]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 80003fe:	2280      	movs	r2, #128	@ 0x80
 8000400:	0092      	lsls	r2, r2, #2
 8000402:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 8000406:	2280      	movs	r2, #128	@ 0x80
 8000408:	0112      	lsls	r2, r2, #4
 800040a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800040c:	4b0d      	ldr	r3, [pc, #52]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 800040e:	2220      	movs	r2, #32
 8000410:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000412:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 8000414:	2200      	movs	r2, #0
 8000416:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000418:	4b0a      	ldr	r3, [pc, #40]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 800041a:	0018      	movs	r0, r3
 800041c:	f001 ffae 	bl	800237c <HAL_DMA_Init>
 8000420:	1e03      	subs	r3, r0, #0
 8000422:	d001      	beq.n	8000428 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8000424:	f000 f972 	bl	800070c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a06      	ldr	r2, [pc, #24]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 800042c:	651a      	str	r2, [r3, #80]	@ 0x50
 800042e:	4b05      	ldr	r3, [pc, #20]	@ (8000444 <HAL_ADC_MspInit+0x118>)
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000434:	46c0      	nop			@ (mov r8, r8)
 8000436:	46bd      	mov	sp, r7
 8000438:	b011      	add	sp, #68	@ 0x44
 800043a:	bd90      	pop	{r4, r7, pc}
 800043c:	40012400 	.word	0x40012400
 8000440:	40021000 	.word	0x40021000
 8000444:	20000090 	.word	0x20000090
 8000448:	40020008 	.word	0x40020008

0800044c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a0c      	ldr	r2, [pc, #48]	@ (800048c <HAL_ADC_MspDeInit+0x40>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d112      	bne.n	8000484 <HAL_ADC_MspDeInit+0x38>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800045e:	4b0c      	ldr	r3, [pc, #48]	@ (8000490 <HAL_ADC_MspDeInit+0x44>)
 8000460:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000462:	4b0b      	ldr	r3, [pc, #44]	@ (8000490 <HAL_ADC_MspDeInit+0x44>)
 8000464:	490b      	ldr	r1, [pc, #44]	@ (8000494 <HAL_ADC_MspDeInit+0x48>)
 8000466:	400a      	ands	r2, r1
 8000468:	641a      	str	r2, [r3, #64]	@ 0x40

    /**ADC1 GPIO Configuration
    PA8     ------> ADC1_IN8
    PA12 [PA10]     ------> ADC1_IN12
    */
    HAL_GPIO_DeInit(GPIOA, ADC1_BAT_Pin|ADC1_TEMP_Pin);
 800046a:	2388      	movs	r3, #136	@ 0x88
 800046c:	015a      	lsls	r2, r3, #5
 800046e:	23a0      	movs	r3, #160	@ 0xa0
 8000470:	05db      	lsls	r3, r3, #23
 8000472:	0011      	movs	r1, r2
 8000474:	0018      	movs	r0, r3
 8000476:	f002 fc19 	bl	8002cac <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800047e:	0018      	movs	r0, r3
 8000480:	f002 f806 	bl	8002490 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 8000484:	46c0      	nop			@ (mov r8, r8)
 8000486:	46bd      	mov	sp, r7
 8000488:	b002      	add	sp, #8
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40012400 	.word	0x40012400
 8000490:	40021000 	.word	0x40021000
 8000494:	ffefffff 	.word	0xffefffff

08000498 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]

	}
*/


	if(hlamp.status == LAMP_ON && hlamp.ADC_Results[TEMP_LOCATION] >= TEMP_TH)
 80004a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d10d      	bne.n	80004c4 <HAL_ADC_ConvCpltCallback+0x2c>
 80004a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	4a1b      	ldr	r2, [pc, #108]	@ (800051c <HAL_ADC_ConvCpltCallback+0x84>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d908      	bls.n	80004c4 <HAL_ADC_ConvCpltCallback+0x2c>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 80004b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000520 <HAL_ADC_ConvCpltCallback+0x88>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2296      	movs	r2, #150	@ 0x96
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	641a      	str	r2, [r3, #64]	@ 0x40
		hlamp.helth = LAMP_TEMP_ERR;
 80004bc:	4b16      	ldr	r3, [pc, #88]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004be:	2202      	movs	r2, #2
 80004c0:	709a      	strb	r2, [r3, #2]
 80004c2:	e024      	b.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
	}
	else if (hlamp.status == LAMP_ON && hlamp.ADC_Results[BATT_LOCATION] <= BATT_TH)
 80004c4:	4b14      	ldr	r3, [pc, #80]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d10d      	bne.n	80004e8 <HAL_ADC_ConvCpltCallback+0x50>
 80004cc:	4b12      	ldr	r3, [pc, #72]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	4a14      	ldr	r2, [pc, #80]	@ (8000524 <HAL_ADC_ConvCpltCallback+0x8c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d808      	bhi.n	80004e8 <HAL_ADC_ConvCpltCallback+0x50>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 80004d6:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <HAL_ADC_ConvCpltCallback+0x88>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2296      	movs	r2, #150	@ 0x96
 80004dc:	0052      	lsls	r2, r2, #1
 80004de:	641a      	str	r2, [r3, #64]	@ 0x40
		hlamp.helth = LAMP_BATT_ERR;
 80004e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004e2:	2201      	movs	r2, #1
 80004e4:	709a      	strb	r2, [r3, #2]
 80004e6:	e012      	b.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
	}
	else if(hlamp.status == LAMP_ON && hlamp.ADC_Results[TEMP_LOCATION] < TEMP_HIST && hlamp.ADC_Results[BATT_LOCATION] > BATT_HIST)
 80004e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d10e      	bne.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
 80004f0:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004f2:	689a      	ldr	r2, [r3, #8]
 80004f4:	23e1      	movs	r3, #225	@ 0xe1
 80004f6:	00db      	lsls	r3, r3, #3
 80004f8:	429a      	cmp	r2, r3
 80004fa:	d208      	bcs.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
 80004fc:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	4a09      	ldr	r2, [pc, #36]	@ (8000528 <HAL_ADC_ConvCpltCallback+0x90>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d903      	bls.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
	{
		hlamp.helth = LAMP_OK;
 8000506:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <HAL_ADC_ConvCpltCallback+0x80>)
 8000508:	2200      	movs	r2, #0
 800050a:	709a      	strb	r2, [r3, #2]
	}

}
 800050c:	e7ff      	b.n	800050e <HAL_ADC_ConvCpltCallback+0x76>
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	2000021c 	.word	0x2000021c
 800051c:	00000739 	.word	0x00000739
 8000520:	200000ec 	.word	0x200000ec
 8000524:	0000073a 	.word	0x0000073a
 8000528:	0000076c 	.word	0x0000076c

0800052c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000532:	4b0c      	ldr	r3, [pc, #48]	@ (8000564 <MX_DMA_Init+0x38>)
 8000534:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000536:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <MX_DMA_Init+0x38>)
 8000538:	2101      	movs	r1, #1
 800053a:	430a      	orrs	r2, r1
 800053c:	639a      	str	r2, [r3, #56]	@ 0x38
 800053e:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <MX_DMA_Init+0x38>)
 8000540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000542:	2201      	movs	r2, #1
 8000544:	4013      	ands	r3, r2
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2100      	movs	r1, #0
 800054e:	2009      	movs	r0, #9
 8000550:	f001 fed2 	bl	80022f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000554:	2009      	movs	r0, #9
 8000556:	f001 fee4 	bl	8002322 <HAL_NVIC_EnableIRQ>

}
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	b002      	add	sp, #8
 8000560:	bd80      	pop	{r7, pc}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	40021000 	.word	0x40021000

08000568 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b089      	sub	sp, #36	@ 0x24
 800056c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	240c      	movs	r4, #12
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	2314      	movs	r3, #20
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f004 fb59 	bl	8004c30 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800057e:	4b16      	ldr	r3, [pc, #88]	@ (80005d8 <MX_GPIO_Init+0x70>)
 8000580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000582:	4b15      	ldr	r3, [pc, #84]	@ (80005d8 <MX_GPIO_Init+0x70>)
 8000584:	2102      	movs	r1, #2
 8000586:	430a      	orrs	r2, r1
 8000588:	635a      	str	r2, [r3, #52]	@ 0x34
 800058a:	4b13      	ldr	r3, [pc, #76]	@ (80005d8 <MX_GPIO_Init+0x70>)
 800058c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800058e:	2202      	movs	r2, #2
 8000590:	4013      	ands	r3, r2
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4b10      	ldr	r3, [pc, #64]	@ (80005d8 <MX_GPIO_Init+0x70>)
 8000598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800059a:	4b0f      	ldr	r3, [pc, #60]	@ (80005d8 <MX_GPIO_Init+0x70>)
 800059c:	2101      	movs	r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005a2:	4b0d      	ldr	r3, [pc, #52]	@ (80005d8 <MX_GPIO_Init+0x70>)
 80005a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005a6:	2201      	movs	r2, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 80005ae:	193b      	adds	r3, r7, r4
 80005b0:	2280      	movs	r2, #128	@ 0x80
 80005b2:	0192      	lsls	r2, r2, #6
 80005b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b6:	193b      	adds	r3, r7, r4
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	2201      	movs	r2, #1
 80005c0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80005c2:	193a      	adds	r2, r7, r4
 80005c4:	23a0      	movs	r3, #160	@ 0xa0
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	0011      	movs	r1, r2
 80005ca:	0018      	movs	r0, r3
 80005cc:	f002 fa04 	bl	80029d8 <HAL_GPIO_Init>

}
 80005d0:	46c0      	nop			@ (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	b009      	add	sp, #36	@ 0x24
 80005d6:	bd90      	pop	{r4, r7, pc}
 80005d8:	40021000 	.word	0x40021000

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */


    extern LAMP_HandleTypedef hlamp;
    hlamp.ADC_Results[TEMP_LOCATION] = 0;
 80005e0:	4b22      	ldr	r3, [pc, #136]	@ (800066c <main+0x90>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
    hlamp.ADC_Results[BATT_LOCATION] = 4095;
 80005e6:	4b21      	ldr	r3, [pc, #132]	@ (800066c <main+0x90>)
 80005e8:	4a21      	ldr	r2, [pc, #132]	@ (8000670 <main+0x94>)
 80005ea:	60da      	str	r2, [r3, #12]
	hlamp.status = LAMP_OFF;
 80005ec:	4b1f      	ldr	r3, [pc, #124]	@ (800066c <main+0x90>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	701a      	strb	r2, [r3, #0]
	hlamp.setup  = LAMP_SETUP_OFF;
 80005f2:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <main+0x90>)
 80005f4:	2203      	movs	r2, #3
 80005f6:	705a      	strb	r2, [r3, #1]
	hlamp.button = 0;
 80005f8:	4b1c      	ldr	r3, [pc, #112]	@ (800066c <main+0x90>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	70da      	strb	r2, [r3, #3]
	hlamp.helth  = LAMP_OK;
 80005fe:	4b1b      	ldr	r3, [pc, #108]	@ (800066c <main+0x90>)
 8000600:	2200      	movs	r2, #0
 8000602:	709a      	strb	r2, [r3, #2]
	hlamp.pressed = FALSE;
 8000604:	4b19      	ldr	r3, [pc, #100]	@ (800066c <main+0x90>)
 8000606:	2200      	movs	r2, #0
 8000608:	711a      	strb	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fcdb 	bl	8000fc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f835 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
   MX_GPIO_Init();
 8000612:	f7ff ffa9 	bl	8000568 <MX_GPIO_Init>

   MX_TIM1_Init();
 8000616:	f000 f8f3 	bl	8000800 <MX_TIM1_Init>

 #ifdef IWDG_
   MX_IWDG_Init();
 #endif

   MX_TIM16_Init();
 800061a:	f000 fa45 	bl	8000aa8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */



   if(HAL_TIM_Base_Start_IT(&htim16) != HAL_OK)
 800061e:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <main+0x98>)
 8000620:	0018      	movs	r0, r3
 8000622:	f003 f971 	bl	8003908 <HAL_TIM_Base_Start_IT>
 8000626:	1e03      	subs	r3, r0, #0
 8000628:	d001      	beq.n	800062e <main+0x52>
   {
	   Error_Handler();
 800062a:	f000 f86f 	bl	800070c <Error_Handler>
   }
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800062e:	4b12      	ldr	r3, [pc, #72]	@ (8000678 <main+0x9c>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	2200      	movs	r2, #0
 8000634:	641a      	str	r2, [r3, #64]	@ 0x40

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8000636:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <main+0x9c>)
 8000638:	210c      	movs	r1, #12
 800063a:	0018      	movs	r0, r3
 800063c:	f003 fa40 	bl	8003ac0 <HAL_TIM_PWM_Start>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <main+0x6c>
	{
		Error_Handler();
 8000644:	f000 f862 	bl	800070c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(hlamp.pressed == TRUE)
 8000648:	4b08      	ldr	r3, [pc, #32]	@ (800066c <main+0x90>)
 800064a:	791b      	ldrb	r3, [r3, #4]
 800064c:	2b01      	cmp	r3, #1
 800064e:	d1fb      	bne.n	8000648 <main+0x6c>
	  {

		  hlamp.button++;
 8000650:	4b06      	ldr	r3, [pc, #24]	@ (800066c <main+0x90>)
 8000652:	78db      	ldrb	r3, [r3, #3]
 8000654:	3301      	adds	r3, #1
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b04      	ldr	r3, [pc, #16]	@ (800066c <main+0x90>)
 800065a:	70da      	strb	r2, [r3, #3]
		  hlamp.pressed = FALSE;
 800065c:	4b03      	ldr	r3, [pc, #12]	@ (800066c <main+0x90>)
 800065e:	2200      	movs	r2, #0
 8000660:	711a      	strb	r2, [r3, #4]

		  Lamp_Start();
 8000662:	f000 fbb7 	bl	8000dd4 <Lamp_Start>
		  Lamp_SetPower();
 8000666:	f000 fbf9 	bl	8000e5c <Lamp_SetPower>
	  if(hlamp.pressed == TRUE)
 800066a:	e7ed      	b.n	8000648 <main+0x6c>
 800066c:	2000021c 	.word	0x2000021c
 8000670:	00000fff 	.word	0x00000fff
 8000674:	200001d0 	.word	0x200001d0
 8000678:	200000ec 	.word	0x200000ec

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b08d      	sub	sp, #52	@ 0x34
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	2414      	movs	r4, #20
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	231c      	movs	r3, #28
 800068a:	001a      	movs	r2, r3
 800068c:	2100      	movs	r1, #0
 800068e:	f004 facf 	bl	8004c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000692:	003b      	movs	r3, r7
 8000694:	0018      	movs	r0, r3
 8000696:	2314      	movs	r3, #20
 8000698:	001a      	movs	r2, r3
 800069a:	2100      	movs	r1, #0
 800069c:	f004 fac8 	bl	8004c30 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	220a      	movs	r2, #10
 80006a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a6:	193b      	adds	r3, r7, r4
 80006a8:	2280      	movs	r2, #128	@ 0x80
 80006aa:	0052      	lsls	r2, r2, #1
 80006ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	0152      	lsls	r2, r2, #5
 80006b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2240      	movs	r2, #64	@ 0x40
 80006ba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2201      	movs	r2, #1
 80006c0:	619a      	str	r2, [r3, #24]

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	0018      	movs	r0, r3
 80006c6:	f002 fbdf 	bl	8002e88 <HAL_RCC_OscConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80006ce:	f000 f81d 	bl	800070c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d2:	003b      	movs	r3, r7
 80006d4:	2207      	movs	r2, #7
 80006d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d8:	003b      	movs	r3, r7
 80006da:	2200      	movs	r2, #0
 80006dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	003b      	movs	r3, r7
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006e4:	003b      	movs	r3, r7
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006ea:	003b      	movs	r3, r7
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f0:	003b      	movs	r3, r7
 80006f2:	2100      	movs	r1, #0
 80006f4:	0018      	movs	r0, r3
 80006f6:	f002 fdab 	bl	8003250 <HAL_RCC_ClockConfig>
 80006fa:	1e03      	subs	r3, r0, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006fe:	f000 f805 	bl	800070c <Error_Handler>
  }
}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b00d      	add	sp, #52	@ 0x34
 8000708:	bd90      	pop	{r4, r7, pc}
	...

0800070c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000710:	b672      	cpsid	i
}
 8000712:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100);
 8000714:	4b02      	ldr	r3, [pc, #8]	@ (8000720 <Error_Handler+0x14>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2264      	movs	r2, #100	@ 0x64
 800071a:	641a      	str	r2, [r3, #64]	@ 0x40
  while (1)
 800071c:	46c0      	nop			@ (mov r8, r8)
 800071e:	e7fd      	b.n	800071c <Error_Handler+0x10>
 8000720:	200000ec 	.word	0x200000ec

08000724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072a:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <HAL_MspInit+0x44>)
 800072c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <HAL_MspInit+0x44>)
 8000730:	2101      	movs	r1, #1
 8000732:	430a      	orrs	r2, r1
 8000734:	641a      	str	r2, [r3, #64]	@ 0x40
 8000736:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <HAL_MspInit+0x44>)
 8000738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073a:	2201      	movs	r2, #1
 800073c:	4013      	ands	r3, r2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000742:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <HAL_MspInit+0x44>)
 8000744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <HAL_MspInit+0x44>)
 8000748:	2180      	movs	r1, #128	@ 0x80
 800074a:	0549      	lsls	r1, r1, #21
 800074c:	430a      	orrs	r2, r1
 800074e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000750:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <HAL_MspInit+0x44>)
 8000752:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000754:	2380      	movs	r3, #128	@ 0x80
 8000756:	055b      	lsls	r3, r3, #21
 8000758:	4013      	ands	r3, r2
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b002      	add	sp, #8
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	40021000 	.word	0x40021000

0800076c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	e7fd      	b.n	8000770 <NMI_Handler+0x4>

08000774 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000778:	46c0      	nop			@ (mov r8, r8)
 800077a:	e7fd      	b.n	8000778 <HardFault_Handler+0x4>

0800077c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000780:	46c0      	nop			@ (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 fc78 	bl	8001088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80007a4:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <DMA1_Channel1_IRQHandler+0x14>)
 80007a6:	0018      	movs	r0, r3
 80007a8:	f001 ffd4 	bl	8002754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80007ac:	46c0      	nop			@ (mov r8, r8)
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	20000090 	.word	0x20000090

080007b8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80007bc:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <TIM14_IRQHandler+0x14>)
 80007be:	0018      	movs	r0, r3
 80007c0:	f003 fa56 	bl	8003c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	20000184 	.word	0x20000184

080007d0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80007d4:	4b03      	ldr	r3, [pc, #12]	@ (80007e4 <TIM16_IRQHandler+0x14>)
 80007d6:	0018      	movs	r0, r3
 80007d8:	f003 fa4a 	bl	8003c70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			@ (mov r8, r8)
 80007e4:	200001d0 	.word	0x200001d0

080007e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ec:	4b03      	ldr	r3, [pc, #12]	@ (80007fc <SystemInit+0x14>)
 80007ee:	2280      	movs	r2, #128	@ 0x80
 80007f0:	0512      	lsls	r2, r2, #20
 80007f2:	609a      	str	r2, [r3, #8]
#endif
}
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b09c      	sub	sp, #112	@ 0x70
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000806:	2360      	movs	r3, #96	@ 0x60
 8000808:	18fb      	adds	r3, r7, r3
 800080a:	0018      	movs	r0, r3
 800080c:	2310      	movs	r3, #16
 800080e:	001a      	movs	r2, r3
 8000810:	2100      	movs	r1, #0
 8000812:	f004 fa0d 	bl	8004c30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000816:	2354      	movs	r3, #84	@ 0x54
 8000818:	18fb      	adds	r3, r7, r3
 800081a:	0018      	movs	r0, r3
 800081c:	230c      	movs	r3, #12
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f004 fa05 	bl	8004c30 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000826:	2338      	movs	r3, #56	@ 0x38
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	231c      	movs	r3, #28
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f004 f9fd 	bl	8004c30 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	0018      	movs	r0, r3
 800083a:	2334      	movs	r3, #52	@ 0x34
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f004 f9f6 	bl	8004c30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000844:	4b54      	ldr	r3, [pc, #336]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000846:	4a55      	ldr	r2, [pc, #340]	@ (800099c <MX_TIM1_Init+0x19c>)
 8000848:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 800084a:	4b53      	ldr	r3, [pc, #332]	@ (8000998 <MX_TIM1_Init+0x198>)
 800084c:	2213      	movs	r2, #19
 800084e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000850:	4b51      	ldr	r3, [pc, #324]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000856:	4b50      	ldr	r3, [pc, #320]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000858:	4a51      	ldr	r2, [pc, #324]	@ (80009a0 <MX_TIM1_Init+0x1a0>)
 800085a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085c:	4b4e      	ldr	r3, [pc, #312]	@ (8000998 <MX_TIM1_Init+0x198>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000862:	4b4d      	ldr	r3, [pc, #308]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000864:	2200      	movs	r2, #0
 8000866:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000868:	4b4b      	ldr	r3, [pc, #300]	@ (8000998 <MX_TIM1_Init+0x198>)
 800086a:	2280      	movs	r2, #128	@ 0x80
 800086c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800086e:	4b4a      	ldr	r3, [pc, #296]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000870:	0018      	movs	r0, r3
 8000872:	f002 ff27 	bl	80036c4 <HAL_TIM_Base_Init>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800087a:	f7ff ff47 	bl	800070c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087e:	2160      	movs	r1, #96	@ 0x60
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2280      	movs	r2, #128	@ 0x80
 8000884:	0152      	lsls	r2, r2, #5
 8000886:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000888:	187a      	adds	r2, r7, r1
 800088a:	4b43      	ldr	r3, [pc, #268]	@ (8000998 <MX_TIM1_Init+0x198>)
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f003 fbf0 	bl	8004074 <HAL_TIM_ConfigClockSource>
 8000894:	1e03      	subs	r3, r0, #0
 8000896:	d001      	beq.n	800089c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000898:	f7ff ff38 	bl	800070c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800089c:	4b3e      	ldr	r3, [pc, #248]	@ (8000998 <MX_TIM1_Init+0x198>)
 800089e:	0018      	movs	r0, r3
 80008a0:	f003 f8ae 	bl	8003a00 <HAL_TIM_PWM_Init>
 80008a4:	1e03      	subs	r3, r0, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80008a8:	f7ff ff30 	bl	800070c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ac:	2154      	movs	r1, #84	@ 0x54
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008c0:	187a      	adds	r2, r7, r1
 80008c2:	4b35      	ldr	r3, [pc, #212]	@ (8000998 <MX_TIM1_Init+0x198>)
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f004 f892 	bl	80049f0 <HAL_TIMEx_MasterConfigSynchronization>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80008d0:	f7ff ff1c 	bl	800070c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008d4:	2138      	movs	r1, #56	@ 0x38
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2260      	movs	r2, #96	@ 0x60
 80008da:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 500-1;
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	22f4      	movs	r2, #244	@ 0xf4
 80008e0:	32ff      	adds	r2, #255	@ 0xff
 80008e2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2200      	movs	r2, #0
 80008f4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008fc:	1879      	adds	r1, r7, r1
 80008fe:	4b26      	ldr	r3, [pc, #152]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000900:	220c      	movs	r2, #12
 8000902:	0018      	movs	r0, r3
 8000904:	f003 fab6 	bl	8003e74 <HAL_TIM_PWM_ConfigChannel>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800090c:	f7ff fefe 	bl	800070c <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8000910:	4b21      	ldr	r3, [pc, #132]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	69da      	ldr	r2, [r3, #28]
 8000916:	4b20      	ldr	r3, [pc, #128]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4922      	ldr	r1, [pc, #136]	@ (80009a4 <MX_TIM1_Init+0x1a4>)
 800091c:	400a      	ands	r2, r1
 800091e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2280      	movs	r2, #128	@ 0x80
 8000942:	0192      	lsls	r2, r2, #6
 8000944:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2280      	movs	r2, #128	@ 0x80
 800095c:	0492      	lsls	r2, r2, #18
 800095e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	2200      	movs	r2, #0
 8000964:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2200      	movs	r2, #0
 800096a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2200      	movs	r2, #0
 8000970:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000972:	1d3a      	adds	r2, r7, #4
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000976:	0011      	movs	r1, r2
 8000978:	0018      	movs	r0, r3
 800097a:	f004 f89b 	bl	8004ab4 <HAL_TIMEx_ConfigBreakDeadTime>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8000982:	f7ff fec3 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000986:	4b04      	ldr	r3, [pc, #16]	@ (8000998 <MX_TIM1_Init+0x198>)
 8000988:	0018      	movs	r0, r3
 800098a:	f000 f925 	bl	8000bd8 <HAL_TIM_MspPostInit>

}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	b01c      	add	sp, #112	@ 0x70
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)
 8000998:	200000ec 	.word	0x200000ec
 800099c:	40012c00 	.word	0x40012c00
 80009a0:	000003e7 	.word	0x000003e7
 80009a4:	fffff7ff 	.word	0xfffff7ff

080009a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009ae:	2310      	movs	r3, #16
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	0018      	movs	r0, r3
 80009b4:	2310      	movs	r3, #16
 80009b6:	001a      	movs	r2, r3
 80009b8:	2100      	movs	r1, #0
 80009ba:	f004 f939 	bl	8004c30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	0018      	movs	r0, r3
 80009c2:	230c      	movs	r3, #12
 80009c4:	001a      	movs	r2, r3
 80009c6:	2100      	movs	r1, #0
 80009c8:	f004 f932 	bl	8004c30 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009ce:	4a1f      	ldr	r2, [pc, #124]	@ (8000a4c <MX_TIM3_Init+0xa4>)
 80009d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12000;
 80009d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009d4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a50 <MX_TIM3_Init+0xa8>)
 80009d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 30000;
 80009de:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009e0:	4a1c      	ldr	r2, [pc, #112]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e4:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009ec:	2280      	movs	r2, #128	@ 0x80
 80009ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009f0:	4b15      	ldr	r3, [pc, #84]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 80009f2:	0018      	movs	r0, r3
 80009f4:	f002 fe66 	bl	80036c4 <HAL_TIM_Base_Init>
 80009f8:	1e03      	subs	r3, r0, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80009fc:	f7ff fe86 	bl	800070c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a00:	2110      	movs	r1, #16
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2280      	movs	r2, #128	@ 0x80
 8000a06:	0152      	lsls	r2, r2, #5
 8000a08:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a0a:	187a      	adds	r2, r7, r1
 8000a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f003 fb2f 	bl	8004074 <HAL_TIM_ConfigClockSource>
 8000a16:	1e03      	subs	r3, r0, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a1a:	f7ff fe77 	bl	800070c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2220      	movs	r2, #32
 8000a22:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a2a:	1d3a      	adds	r2, r7, #4
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_TIM3_Init+0xa0>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f003 ffdd 	bl	80049f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000a3a:	f7ff fe67 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b008      	add	sp, #32
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	20000138 	.word	0x20000138
 8000a4c:	40000400 	.word	0x40000400
 8000a50:	00002ee0 	.word	0x00002ee0
 8000a54:	00007530 	.word	0x00007530

08000a58 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a9c <MX_TIM14_Init+0x44>)
 8000a60:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 12000;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a64:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa0 <MX_TIM14_Init+0x48>)
 8000a66:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a68:	4b0b      	ldr	r3, [pc, #44]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 5000;
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a70:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa4 <MX_TIM14_Init+0x4c>)
 8000a72:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a80:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <MX_TIM14_Init+0x40>)
 8000a82:	0018      	movs	r0, r3
 8000a84:	f002 fe1e 	bl	80036c4 <HAL_TIM_Base_Init>
 8000a88:	1e03      	subs	r3, r0, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000a8c:	f7ff fe3e 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000a90:	46c0      	nop			@ (mov r8, r8)
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	20000184 	.word	0x20000184
 8000a9c:	40002000 	.word	0x40002000
 8000aa0:	00002ee0 	.word	0x00002ee0
 8000aa4:	00001388 	.word	0x00001388

08000aa8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000aac:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000aae:	4a11      	ldr	r2, [pc, #68]	@ (8000af4 <MX_TIM16_Init+0x4c>)
 8000ab0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1200;
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ab4:	2296      	movs	r2, #150	@ 0x96
 8000ab6:	00d2      	lsls	r2, r2, #3
 8000ab8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aba:	4b0d      	ldr	r3, [pc, #52]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 8000ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ac2:	2264      	movs	r2, #100	@ 0x64
 8000ac4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000acc:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ad4:	2280      	movs	r2, #128	@ 0x80
 8000ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000ad8:	4b05      	ldr	r3, [pc, #20]	@ (8000af0 <MX_TIM16_Init+0x48>)
 8000ada:	0018      	movs	r0, r3
 8000adc:	f002 fdf2 	bl	80036c4 <HAL_TIM_Base_Init>
 8000ae0:	1e03      	subs	r3, r0, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000ae4:	f7ff fe12 	bl	800070c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	200001d0 	.word	0x200001d0
 8000af4:	40014400 	.word	0x40014400

08000af8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a2f      	ldr	r2, [pc, #188]	@ (8000bc4 <HAL_TIM_Base_MspInit+0xcc>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d10e      	bne.n	8000b28 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b10:	2180      	movs	r1, #128	@ 0x80
 8000b12:	0109      	lsls	r1, r1, #4
 8000b14:	430a      	orrs	r2, r1
 8000b16:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b18:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	011b      	lsls	r3, r3, #4
 8000b20:	4013      	ands	r3, r2
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8000b26:	e048      	b.n	8000bba <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM3)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a27      	ldr	r2, [pc, #156]	@ (8000bcc <HAL_TIM_Base_MspInit+0xd4>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d10c      	bne.n	8000b4c <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b32:	4b25      	ldr	r3, [pc, #148]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b36:	4b24      	ldr	r3, [pc, #144]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b38:	2102      	movs	r1, #2
 8000b3a:	430a      	orrs	r2, r1
 8000b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b3e:	4b22      	ldr	r3, [pc, #136]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b42:	2202      	movs	r2, #2
 8000b44:	4013      	ands	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]
}
 8000b4a:	e036      	b.n	8000bba <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM14)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a1f      	ldr	r2, [pc, #124]	@ (8000bd0 <HAL_TIM_Base_MspInit+0xd8>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d116      	bne.n	8000b84 <HAL_TIM_Base_MspInit+0x8c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000b56:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b5c:	2180      	movs	r1, #128	@ 0x80
 8000b5e:	0209      	lsls	r1, r1, #8
 8000b60:	430a      	orrs	r2, r1
 8000b62:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b64:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b68:	2380      	movs	r3, #128	@ 0x80
 8000b6a:	021b      	lsls	r3, r3, #8
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2100      	movs	r1, #0
 8000b76:	2013      	movs	r0, #19
 8000b78:	f001 fbbe 	bl	80022f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000b7c:	2013      	movs	r0, #19
 8000b7e:	f001 fbd0 	bl	8002322 <HAL_NVIC_EnableIRQ>
}
 8000b82:	e01a      	b.n	8000bba <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM16)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a12      	ldr	r2, [pc, #72]	@ (8000bd4 <HAL_TIM_Base_MspInit+0xdc>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d115      	bne.n	8000bba <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b92:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b94:	2180      	movs	r1, #128	@ 0x80
 8000b96:	0289      	lsls	r1, r1, #10
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <HAL_TIM_Base_MspInit+0xd0>)
 8000b9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ba0:	2380      	movs	r3, #128	@ 0x80
 8000ba2:	029b      	lsls	r3, r3, #10
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2100      	movs	r1, #0
 8000bae:	2015      	movs	r0, #21
 8000bb0:	f001 fba2 	bl	80022f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000bb4:	2015      	movs	r0, #21
 8000bb6:	f001 fbb4 	bl	8002322 <HAL_NVIC_EnableIRQ>
}
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b006      	add	sp, #24
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	40012c00 	.word	0x40012c00
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40000400 	.word	0x40000400
 8000bd0:	40002000 	.word	0x40002000
 8000bd4:	40014400 	.word	0x40014400

08000bd8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000bd8:	b590      	push	{r4, r7, lr}
 8000bda:	b089      	sub	sp, #36	@ 0x24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	240c      	movs	r4, #12
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	0018      	movs	r0, r3
 8000be6:	2314      	movs	r3, #20
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f004 f820 	bl	8004c30 <memset>
  if(timHandle->Instance==TIM1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a16      	ldr	r2, [pc, #88]	@ (8000c50 <HAL_TIM_MspPostInit+0x78>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d126      	bne.n	8000c48 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <HAL_TIM_MspPostInit+0x7c>)
 8000bfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_TIM_MspPostInit+0x7c>)
 8000c00:	2102      	movs	r1, #2
 8000c02:	430a      	orrs	r2, r1
 8000c04:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <HAL_TIM_MspPostInit+0x7c>)
 8000c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB7     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_PWM_Pin;
 8000c12:	0021      	movs	r1, r4
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	2280      	movs	r2, #128	@ 0x80
 8000c18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	2200      	movs	r2, #0
 8000c2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	2201      	movs	r2, #1
 8000c30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM1_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	4a08      	ldr	r2, [pc, #32]	@ (8000c58 <HAL_TIM_MspPostInit+0x80>)
 8000c36:	0019      	movs	r1, r3
 8000c38:	0010      	movs	r0, r2
 8000c3a:	f001 fecd 	bl	80029d8 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN1_PB7);
 8000c3e:	23c0      	movs	r3, #192	@ 0xc0
 8000c40:	029b      	lsls	r3, r3, #10
 8000c42:	0018      	movs	r0, r3
 8000c44:	f000 fa3c 	bl	80010c0 <HAL_SYSCFG_SetPinBinding>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c48:	46c0      	nop			@ (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b009      	add	sp, #36	@ 0x24
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	40012c00 	.word	0x40012c00
 8000c54:	40021000 	.word	0x40021000
 8000c58:	50000400 	.word	0x50000400

08000c5c <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a1b      	ldr	r2, [pc, #108]	@ (8000cd8 <HAL_TIM_Base_MspDeInit+0x7c>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d106      	bne.n	8000c7c <HAL_TIM_Base_MspDeInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000c70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c72:	4b1a      	ldr	r3, [pc, #104]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000c74:	491a      	ldr	r1, [pc, #104]	@ (8000ce0 <HAL_TIM_Base_MspDeInit+0x84>)
 8000c76:	400a      	ands	r2, r1
 8000c78:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspDeInit 1 */

  /* USER CODE END TIM16_MspDeInit 1 */
  }
}
 8000c7a:	e028      	b.n	8000cce <HAL_TIM_Base_MspDeInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a18      	ldr	r2, [pc, #96]	@ (8000ce4 <HAL_TIM_Base_MspDeInit+0x88>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d106      	bne.n	8000c94 <HAL_TIM_Base_MspDeInit+0x38>
    __HAL_RCC_TIM3_CLK_DISABLE();
 8000c86:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c8a:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000c8c:	2102      	movs	r1, #2
 8000c8e:	438a      	bics	r2, r1
 8000c90:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000c92:	e01c      	b.n	8000cce <HAL_TIM_Base_MspDeInit+0x72>
  else if(tim_baseHandle->Instance==TIM14)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <HAL_TIM_Base_MspDeInit+0x8c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d109      	bne.n	8000cb2 <HAL_TIM_Base_MspDeInit+0x56>
    __HAL_RCC_TIM14_CLK_DISABLE();
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000ca4:	4911      	ldr	r1, [pc, #68]	@ (8000cec <HAL_TIM_Base_MspDeInit+0x90>)
 8000ca6:	400a      	ands	r2, r1
 8000ca8:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM14_IRQn);
 8000caa:	2013      	movs	r0, #19
 8000cac:	f001 fb49 	bl	8002342 <HAL_NVIC_DisableIRQ>
}
 8000cb0:	e00d      	b.n	8000cce <HAL_TIM_Base_MspDeInit+0x72>
  else if(tim_baseHandle->Instance==TIM16)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf0 <HAL_TIM_Base_MspDeInit+0x94>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d108      	bne.n	8000cce <HAL_TIM_Base_MspDeInit+0x72>
    __HAL_RCC_TIM16_CLK_DISABLE();
 8000cbc:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000cbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cc0:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_TIM_Base_MspDeInit+0x80>)
 8000cc2:	490c      	ldr	r1, [pc, #48]	@ (8000cf4 <HAL_TIM_Base_MspDeInit+0x98>)
 8000cc4:	400a      	ands	r2, r1
 8000cc6:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM16_IRQn);
 8000cc8:	2015      	movs	r0, #21
 8000cca:	f001 fb3a 	bl	8002342 <HAL_NVIC_DisableIRQ>
}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b002      	add	sp, #8
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	40012c00 	.word	0x40012c00
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	fffff7ff 	.word	0xfffff7ff
 8000ce4:	40000400 	.word	0x40000400
 8000ce8:	40002000 	.word	0x40002000
 8000cec:	ffff7fff 	.word	0xffff7fff
 8000cf0:	40014400 	.word	0x40014400
 8000cf4:	fffdffff 	.word	0xfffdffff

08000cf8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	static GPIO_PinState button 	= GPIO_PIN_SET;
	static GPIO_PinState buttonOld = GPIO_PIN_SET;

	if(htim->Instance == TIM14)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a19      	ldr	r2, [pc, #100]	@ (8000d6c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d10b      	bne.n	8000d22 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		hlamp.setup = LAMP_SETUP_OFF;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	@ (8000d70 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	705a      	strb	r2, [r3, #1]


		if(HAL_TIM_Base_Stop(htim) != HAL_OK)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	0018      	movs	r0, r3
 8000d14:	f002 fdd2 	bl	80038bc <HAL_TIM_Base_Stop>
 8000d18:	1e03      	subs	r3, r0, #0
 8000d1a:	d022      	beq.n	8000d62 <HAL_TIM_PeriodElapsedCallback+0x6a>
		{
			Error_Handler();
 8000d1c:	f7ff fcf6 	bl	800070c <Error_Handler>

#ifdef IWDG_
	  HAL_IWDG_Refresh(&hiwdg);
#endif
	}
}
 8000d20:	e01f      	b.n	8000d62 <HAL_TIM_PeriodElapsedCallback+0x6a>
	else if(htim->Instance == TIM16)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a13      	ldr	r2, [pc, #76]	@ (8000d74 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d11a      	bne.n	8000d62 <HAL_TIM_PeriodElapsedCallback+0x6a>
	  button = HAL_GPIO_ReadPin(PUSH_BUTTON_GPIO_Port, PUSH_BUTTON_Pin);
 8000d2c:	2380      	movs	r3, #128	@ 0x80
 8000d2e:	019a      	lsls	r2, r3, #6
 8000d30:	23a0      	movs	r3, #160	@ 0xa0
 8000d32:	05db      	lsls	r3, r3, #23
 8000d34:	0011      	movs	r1, r2
 8000d36:	0018      	movs	r0, r3
 8000d38:	f002 f888 	bl	8002e4c <HAL_GPIO_ReadPin>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	001a      	movs	r2, r3
 8000d40:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000d42:	701a      	strb	r2, [r3, #0]
	  if(buttonOld == GPIO_PIN_SET && button == GPIO_PIN_RESET)
 8000d44:	4b0d      	ldr	r3, [pc, #52]	@ (8000d7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d106      	bne.n	8000d5a <HAL_TIM_PeriodElapsedCallback+0x62>
 8000d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d102      	bne.n	8000d5a <HAL_TIM_PeriodElapsedCallback+0x62>
		  hlamp.pressed = TRUE;
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	711a      	strb	r2, [r3, #4]
	  buttonOld = button;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000d5c:	781a      	ldrb	r2, [r3, #0]
 8000d5e:	4b07      	ldr	r3, [pc, #28]	@ (8000d7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000d60:	701a      	strb	r2, [r3, #0]
}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b002      	add	sp, #8
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			@ (mov r8, r8)
 8000d6c:	40002000 	.word	0x40002000
 8000d70:	2000021c 	.word	0x2000021c
 8000d74:	40014400 	.word	0x40014400
 8000d78:	20000004 	.word	0x20000004
 8000d7c:	20000005 	.word	0x20000005

08000d80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d80:	480d      	ldr	r0, [pc, #52]	@ (8000db8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d84:	f7ff fd30 	bl	80007e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000d88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000d8a:	e003      	b.n	8000d94 <LoopCopyDataInit>

08000d8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000d8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000d90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000d92:	3104      	adds	r1, #4

08000d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000d94:	480a      	ldr	r0, [pc, #40]	@ (8000dc0 <LoopForever+0xa>)
  ldr r3, =_edata
 8000d96:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <LoopForever+0xe>)
  adds r2, r0, r1
 8000d98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000d9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000d9c:	d3f6      	bcc.n	8000d8c <CopyDataInit>
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <LoopForever+0x12>)
  b LoopFillZerobss
 8000da0:	e002      	b.n	8000da8 <LoopFillZerobss>

08000da2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000da4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da6:	3204      	adds	r2, #4

08000da8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000da8:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <LoopForever+0x16>)
  cmp r2, r3
 8000daa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000dac:	d3f9      	bcc.n	8000da2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000dae:	f003 ff47 	bl	8004c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000db2:	f7ff fc13 	bl	80005dc <main>

08000db6 <LoopForever>:

LoopForever:
    b LoopForever
 8000db6:	e7fe      	b.n	8000db6 <LoopForever>
  ldr   r0, =_estack
 8000db8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000dbc:	08004d3c 	.word	0x08004d3c
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000dc4:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000dc8:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000dcc:	20000230 	.word	0x20000230

08000dd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC1_IRQHandler>
	...

08000dd4 <Lamp_Start>:

LAMP_HandleTypedef hlamp;


void Lamp_Start(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0

	if(hlamp.status == LAMP_OFF)
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <Lamp_Start+0x70>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d12e      	bne.n	8000e3e <Lamp_Start+0x6a>
	{
		hlamp.status = LAMP_ON;
 8000de0:	4b18      	ldr	r3, [pc, #96]	@ (8000e44 <Lamp_Start+0x70>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]

	    MX_DMA_Init();
 8000de6:	f7ff fba1 	bl	800052c <MX_DMA_Init>
		MX_ADC1_Init();
 8000dea:	f7ff fa19 	bl	8000220 <MX_ADC1_Init>
	    MX_TIM14_Init();
 8000dee:	f7ff fe33 	bl	8000a58 <MX_TIM14_Init>
	    MX_TIM3_Init();
 8000df2:	f7ff fdd9 	bl	80009a8 <MX_TIM3_Init>

		// start 5s setup timer
		if(HAL_TIM_Base_Start_IT(&htim14) != HAL_OK)
 8000df6:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <Lamp_Start+0x74>)
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f002 fd85 	bl	8003908 <HAL_TIM_Base_Start_IT>
 8000dfe:	1e03      	subs	r3, r0, #0
 8000e00:	d001      	beq.n	8000e06 <Lamp_Start+0x32>
		{
			Error_Handler();
 8000e02:	f7ff fc83 	bl	800070c <Error_Handler>
		}


		hlamp.setup = LAMP_SETUP_ON;
 8000e06:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <Lamp_Start+0x70>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	705a      	strb	r2, [r3, #1]

		// start adc timer
		if(HAL_TIM_Base_Start(&htim3) != HAL_OK)
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <Lamp_Start+0x78>)
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f002 fd0e 	bl	8003830 <HAL_TIM_Base_Start>
 8000e14:	1e03      	subs	r3, r0, #0
 8000e16:	d001      	beq.n	8000e1c <Lamp_Start+0x48>
		{
			Error_Handler();
 8000e18:	f7ff fc78 	bl	800070c <Error_Handler>
		}



		if(HAL_ADC_Start_DMA(&hadc1, hlamp.ADC_Results, 2) != HAL_OK)
 8000e1c:	490c      	ldr	r1, [pc, #48]	@ (8000e50 <Lamp_Start+0x7c>)
 8000e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <Lamp_Start+0x80>)
 8000e20:	2202      	movs	r2, #2
 8000e22:	0018      	movs	r0, r3
 8000e24:	f000 fd14 	bl	8001850 <HAL_ADC_Start_DMA>
 8000e28:	1e03      	subs	r3, r0, #0
 8000e2a:	d001      	beq.n	8000e30 <Lamp_Start+0x5c>
		{
			Error_Handler();
 8000e2c:	f7ff fc6e 	bl	800070c <Error_Handler>
		}
		hlamp.helth = LAMP_OK;
 8000e30:	4b04      	ldr	r3, [pc, #16]	@ (8000e44 <Lamp_Start+0x70>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	709a      	strb	r2, [r3, #2]
		__HAL_TIM_SET_COUNTER(&htim3, 29995);
 8000e36:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <Lamp_Start+0x78>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a07      	ldr	r2, [pc, #28]	@ (8000e58 <Lamp_Start+0x84>)
 8000e3c:	625a      	str	r2, [r3, #36]	@ 0x24

	}

}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	2000021c 	.word	0x2000021c
 8000e48:	20000184 	.word	0x20000184
 8000e4c:	20000138 	.word	0x20000138
 8000e50:	20000224 	.word	0x20000224
 8000e54:	2000002c 	.word	0x2000002c
 8000e58:	0000752b 	.word	0x0000752b

08000e5c <Lamp_SetPower>:


void Lamp_SetPower(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0

	if(hlamp.setup == LAMP_SETUP_ON)
 8000e60:	4b27      	ldr	r3, [pc, #156]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000e62:	785b      	ldrb	r3, [r3, #1]
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	d12b      	bne.n	8000ec0 <Lamp_SetPower+0x64>
	{
		switch(hlamp.button)
 8000e68:	4b25      	ldr	r3, [pc, #148]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000e6a:	78db      	ldrb	r3, [r3, #3]
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d011      	beq.n	8000e94 <Lamp_SetPower+0x38>
 8000e70:	dc16      	bgt.n	8000ea0 <Lamp_SetPower+0x44>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d002      	beq.n	8000e7c <Lamp_SetPower+0x20>
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d006      	beq.n	8000e88 <Lamp_SetPower+0x2c>
 8000e7a:	e011      	b.n	8000ea0 <Lamp_SetPower+0x44>
		{
		case 1:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 8000e7c:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2296      	movs	r2, #150	@ 0x96
 8000e82:	0052      	lsls	r2, r2, #1
 8000e84:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000e86:	e027      	b.n	8000ed8 <Lamp_SetPower+0x7c>
		case 2:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 600);
 8000e88:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2296      	movs	r2, #150	@ 0x96
 8000e8e:	0092      	lsls	r2, r2, #2
 8000e90:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000e92:	e021      	b.n	8000ed8 <Lamp_SetPower+0x7c>
		case 3:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1000);
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	22fa      	movs	r2, #250	@ 0xfa
 8000e9a:	0092      	lsls	r2, r2, #2
 8000e9c:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8000e9e:	e01b      	b.n	8000ed8 <Lamp_SetPower+0x7c>
		default:
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000ea0:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	641a      	str	r2, [r3, #64]	@ 0x40
		    Lamp_DeInit();
 8000ea8:	f000 f82e 	bl	8000f08 <Lamp_DeInit>

		    hlamp.button = 0;
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	70da      	strb	r2, [r3, #3]
		    hlamp.status = LAMP_OFF;
 8000eb2:	4b13      	ldr	r3, [pc, #76]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
		    hlamp.setup = LAMP_SETUP_OFF;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000eba:	2203      	movs	r2, #3
 8000ebc:	705a      	strb	r2, [r3, #1]
			break;
 8000ebe:	e00b      	b.n	8000ed8 <Lamp_SetPower+0x7c>

	}
	// turn off lamp
	else
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000ec0:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	641a      	str	r2, [r3, #64]	@ 0x40

		Lamp_DeInit();
 8000ec8:	f000 f81e 	bl	8000f08 <Lamp_DeInit>
		hlamp.status = LAMP_OFF;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
		hlamp.button = 0;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	70da      	strb	r2, [r3, #3]
	}

	//forcee low state (batt, Temp)
	if((hlamp.helth != LAMP_OK) && (hlamp.status != LAMP_OFF))
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000eda:	789b      	ldrb	r3, [r3, #2]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d00b      	beq.n	8000ef8 <Lamp_SetPower+0x9c>
 8000ee0:	4b07      	ldr	r3, [pc, #28]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d007      	beq.n	8000ef8 <Lamp_SetPower+0x9c>
	{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <Lamp_SetPower+0xa8>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2296      	movs	r2, #150	@ 0x96
 8000eee:	0052      	lsls	r2, r2, #1
 8000ef0:	641a      	str	r2, [r3, #64]	@ 0x40
		hlamp.button = 3;
 8000ef2:	4b03      	ldr	r3, [pc, #12]	@ (8000f00 <Lamp_SetPower+0xa4>)
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	70da      	strb	r2, [r3, #3]
	}

}
 8000ef8:	46c0      	nop			@ (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	2000021c 	.word	0x2000021c
 8000f04:	200000ec 	.word	0x200000ec

08000f08 <Lamp_DeInit>:

void Lamp_DeInit(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	//#############ADC_Deinit################################
	if(HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f84 <Lamp_DeInit+0x7c>)
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 fd2c 	bl	800196c <HAL_ADC_Stop_DMA>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <Lamp_DeInit+0x14>
	{
		Error_Handler();
 8000f18:	f7ff fbf8 	bl	800070c <Error_Handler>
	}


	if(HAL_ADC_DeInit(&hadc1) != HAL_OK)
 8000f1c:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <Lamp_DeInit+0x7c>)
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 fbfa 	bl	8001718 <HAL_ADC_DeInit>
 8000f24:	1e03      	subs	r3, r0, #0
 8000f26:	d001      	beq.n	8000f2c <Lamp_DeInit+0x24>
	{
		Error_Handler();
 8000f28:	f7ff fbf0 	bl	800070c <Error_Handler>
	}

	if(HAL_DMA_DeInit(&hdma_adc1)!=HAL_OK)
 8000f2c:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <Lamp_DeInit+0x80>)
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f001 faae 	bl	8002490 <HAL_DMA_DeInit>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d001      	beq.n	8000f3c <Lamp_DeInit+0x34>
	{
			Error_Handler();
 8000f38:	f7ff fbe8 	bl	800070c <Error_Handler>
	//#######################################################



	//###########5sTIM_Deinit################################
	if(HAL_TIM_Base_Stop_IT(&htim14) != HAL_OK)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <Lamp_DeInit+0x84>)
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f002 fd30 	bl	80039a4 <HAL_TIM_Base_Stop_IT>
 8000f44:	1e03      	subs	r3, r0, #0
 8000f46:	d001      	beq.n	8000f4c <Lamp_DeInit+0x44>
	{
		Error_Handler();
 8000f48:	f7ff fbe0 	bl	800070c <Error_Handler>
	}

	if(HAL_TIM_Base_DeInit(&htim14) != HAL_OK)
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <Lamp_DeInit+0x84>)
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f002 fc10 	bl	8003774 <HAL_TIM_Base_DeInit>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d001      	beq.n	8000f5c <Lamp_DeInit+0x54>
	{
		Error_Handler();
 8000f58:	f7ff fbd8 	bl	800070c <Error_Handler>




	//###########ADC_Triger_Deinit##########################
	if(HAL_TIM_Base_Stop(&htim3) != HAL_OK)
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <Lamp_DeInit+0x88>)
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f002 fcac 	bl	80038bc <HAL_TIM_Base_Stop>
 8000f64:	1e03      	subs	r3, r0, #0
 8000f66:	d001      	beq.n	8000f6c <Lamp_DeInit+0x64>
	{
		Error_Handler();
 8000f68:	f7ff fbd0 	bl	800070c <Error_Handler>
	}
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <Lamp_DeInit+0x88>)
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f002 fc00 	bl	8003774 <HAL_TIM_Base_DeInit>
 8000f74:	1e03      	subs	r3, r0, #0
 8000f76:	d001      	beq.n	8000f7c <Lamp_DeInit+0x74>
	{
		Error_Handler();
 8000f78:	f7ff fbc8 	bl	800070c <Error_Handler>
	}
	//######################################################

}
 8000f7c:	46c0      	nop			@ (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	2000002c 	.word	0x2000002c
 8000f88:	20000090 	.word	0x20000090
 8000f8c:	20000184 	.word	0x20000184
 8000f90:	20000138 	.word	0x20000138

08000f94 <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	0c12      	lsrs	r2, r2, #16
 8000fa4:	43d2      	mvns	r2, r2
 8000fa6:	401a      	ands	r2, r3
 8000fa8:	0011      	movs	r1, r2
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	041b      	lsls	r3, r3, #16
 8000fae:	0c1a      	lsrs	r2, r3, #16
 8000fb0:	4b03      	ldr	r3, [pc, #12]	@ (8000fc0 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40010000 	.word	0x40010000

08000fc4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f000 f80f 	bl	8000ff4 <HAL_InitTick>
 8000fd6:	1e03      	subs	r3, r0, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	2201      	movs	r2, #1
 8000fde:	701a      	strb	r2, [r3, #0]
 8000fe0:	e001      	b.n	8000fe6 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fe2:	f7ff fb9f 	bl	8000724 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781b      	ldrb	r3, [r3, #0]
}
 8000fea:	0018      	movs	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	b002      	add	sp, #8
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001004:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <HAL_InitTick+0x88>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d02b      	beq.n	8001064 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 800100c:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <HAL_InitTick+0x8c>)
 800100e:	681c      	ldr	r4, [r3, #0]
 8001010:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <HAL_InitTick+0x88>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	0019      	movs	r1, r3
 8001016:	23fa      	movs	r3, #250	@ 0xfa
 8001018:	0098      	lsls	r0, r3, #2
 800101a:	f7ff f875 	bl	8000108 <__udivsi3>
 800101e:	0003      	movs	r3, r0
 8001020:	0019      	movs	r1, r3
 8001022:	0020      	movs	r0, r4
 8001024:	f7ff f870 	bl	8000108 <__udivsi3>
 8001028:	0003      	movs	r3, r0
 800102a:	0018      	movs	r0, r3
 800102c:	f001 f999 	bl	8002362 <HAL_SYSTICK_Config>
 8001030:	1e03      	subs	r3, r0, #0
 8001032:	d112      	bne.n	800105a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b03      	cmp	r3, #3
 8001038:	d80a      	bhi.n	8001050 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	2301      	movs	r3, #1
 800103e:	425b      	negs	r3, r3
 8001040:	2200      	movs	r2, #0
 8001042:	0018      	movs	r0, r3
 8001044:	f001 f958 	bl	80022f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001048:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <HAL_InitTick+0x90>)
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	e00d      	b.n	800106c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001050:	230f      	movs	r3, #15
 8001052:	18fb      	adds	r3, r7, r3
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
 8001058:	e008      	b.n	800106c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800105a:	230f      	movs	r3, #15
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
 8001062:	e003      	b.n	800106c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001064:	230f      	movs	r3, #15
 8001066:	18fb      	adds	r3, r7, r3
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800106c:	230f      	movs	r3, #15
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	781b      	ldrb	r3, [r3, #0]
}
 8001072:	0018      	movs	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	b005      	add	sp, #20
 8001078:	bd90      	pop	{r4, r7, pc}
 800107a:	46c0      	nop			@ (mov r8, r8)
 800107c:	2000000c 	.word	0x2000000c
 8001080:	20000000 	.word	0x20000000
 8001084:	20000008 	.word	0x20000008

08001088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800108c:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <HAL_IncTick+0x1c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	001a      	movs	r2, r3
 8001092:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <HAL_IncTick+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	18d2      	adds	r2, r2, r3
 8001098:	4b03      	ldr	r3, [pc, #12]	@ (80010a8 <HAL_IncTick+0x20>)
 800109a:	601a      	str	r2, [r3, #0]
}
 800109c:	46c0      	nop			@ (mov r8, r8)
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	2000000c 	.word	0x2000000c
 80010a8:	2000022c 	.word	0x2000022c

080010ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  return uwTick;
 80010b0:	4b02      	ldr	r3, [pc, #8]	@ (80010bc <HAL_GetTick+0x10>)
 80010b2:	681b      	ldr	r3, [r3, #0]
}
 80010b4:	0018      	movs	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	2000022c 	.word	0x2000022c

080010c0 <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	0018      	movs	r0, r3
 80010cc:	f7ff ff62 	bl	8000f94 <LL_SYSCFG_ConfigPinMux>
}
 80010d0:	46c0      	nop			@ (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b002      	add	sp, #8
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	431a      	orrs	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b002      	add	sp, #8
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	ff3fffff 	.word	0xff3fffff

08001100 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	23c0      	movs	r3, #192	@ 0xc0
 800110e:	041b      	lsls	r3, r3, #16
 8001110:	4013      	ands	r3, r2
}
 8001112:	0018      	movs	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}

0800111a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	2104      	movs	r1, #4
 800112e:	400a      	ands	r2, r1
 8001130:	2107      	movs	r1, #7
 8001132:	4091      	lsls	r1, r2
 8001134:	000a      	movs	r2, r1
 8001136:	43d2      	mvns	r2, r2
 8001138:	401a      	ands	r2, r3
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	2104      	movs	r1, #4
 800113e:	400b      	ands	r3, r1
 8001140:	6879      	ldr	r1, [r7, #4]
 8001142:	4099      	lsls	r1, r3
 8001144:	000b      	movs	r3, r1
 8001146:	431a      	orrs	r2, r3
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800114c:	46c0      	nop			@ (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	b004      	add	sp, #16
 8001152:	bd80      	pop	{r7, pc}

08001154 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	2104      	movs	r1, #4
 8001166:	400a      	ands	r2, r1
 8001168:	2107      	movs	r1, #7
 800116a:	4091      	lsls	r1, r2
 800116c:	000a      	movs	r2, r1
 800116e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2104      	movs	r1, #4
 8001174:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001176:	40da      	lsrs	r2, r3
 8001178:	0013      	movs	r3, r2
}
 800117a:	0018      	movs	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}

08001182 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68da      	ldr	r2, [r3, #12]
 800118e:	23c0      	movs	r3, #192	@ 0xc0
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	4013      	ands	r3, r2
 8001194:	d101      	bne.n	800119a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800119a:	2300      	movs	r3, #0
}
 800119c:	0018      	movs	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b4:	68ba      	ldr	r2, [r7, #8]
 80011b6:	211f      	movs	r1, #31
 80011b8:	400a      	ands	r2, r1
 80011ba:	210f      	movs	r1, #15
 80011bc:	4091      	lsls	r1, r2
 80011be:	000a      	movs	r2, r1
 80011c0:	43d2      	mvns	r2, r2
 80011c2:	401a      	ands	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	0e9b      	lsrs	r3, r3, #26
 80011c8:	210f      	movs	r1, #15
 80011ca:	4019      	ands	r1, r3
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	201f      	movs	r0, #31
 80011d0:	4003      	ands	r3, r0
 80011d2:	4099      	lsls	r1, r3
 80011d4:	000b      	movs	r3, r1
 80011d6:	431a      	orrs	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011dc:	46c0      	nop			@ (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b004      	add	sp, #16
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	025b      	lsls	r3, r3, #9
 80011f6:	0a5b      	lsrs	r3, r3, #9
 80011f8:	431a      	orrs	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011fe:	46c0      	nop			@ (mov r8, r8)
 8001200:	46bd      	mov	sp, r7
 8001202:	b002      	add	sp, #8
 8001204:	bd80      	pop	{r7, pc}

08001206 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	0252      	lsls	r2, r2, #9
 8001218:	0a52      	lsrs	r2, r2, #9
 800121a:	43d2      	mvns	r2, r2
 800121c:	401a      	ands	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b002      	add	sp, #8
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	68ba      	ldr	r2, [r7, #8]
 800123e:	0212      	lsls	r2, r2, #8
 8001240:	43d2      	mvns	r2, r2
 8001242:	401a      	ands	r2, r3
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	021b      	lsls	r3, r3, #8
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	400b      	ands	r3, r1
 800124c:	4904      	ldr	r1, [pc, #16]	@ (8001260 <LL_ADC_SetChannelSamplingTime+0x34>)
 800124e:	400b      	ands	r3, r1
 8001250:	431a      	orrs	r2, r3
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	46bd      	mov	sp, r7
 800125a:	b004      	add	sp, #16
 800125c:	bd80      	pop	{r7, pc}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	7fffff00 	.word	0x7fffff00

08001264 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	4a05      	ldr	r2, [pc, #20]	@ (8001288 <LL_ADC_EnableInternalRegulator+0x24>)
 8001272:	4013      	ands	r3, r2
 8001274:	2280      	movs	r2, #128	@ 0x80
 8001276:	0552      	lsls	r2, r2, #21
 8001278:	431a      	orrs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	46bd      	mov	sp, r7
 8001282:	b002      	add	sp, #8
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	6fffffe8 	.word	0x6fffffe8

0800128c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	4a03      	ldr	r2, [pc, #12]	@ (80012a8 <LL_ADC_DisableInternalRegulator+0x1c>)
 800129a:	401a      	ands	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	609a      	str	r2, [r3, #8]
}
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b002      	add	sp, #8
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	6fffffe8 	.word	0x6fffffe8

080012ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	2380      	movs	r3, #128	@ 0x80
 80012ba:	055b      	lsls	r3, r3, #21
 80012bc:	401a      	ands	r2, r3
 80012be:	2380      	movs	r3, #128	@ 0x80
 80012c0:	055b      	lsls	r3, r3, #21
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d101      	bne.n	80012ca <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b002      	add	sp, #8
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	4a04      	ldr	r2, [pc, #16]	@ (80012f4 <LL_ADC_Enable+0x20>)
 80012e2:	4013      	ands	r3, r2
 80012e4:	2201      	movs	r2, #1
 80012e6:	431a      	orrs	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012ec:	46c0      	nop			@ (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	7fffffe8 	.word	0x7fffffe8

080012f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <LL_ADC_Disable+0x20>)
 8001306:	4013      	ands	r3, r2
 8001308:	2202      	movs	r2, #2
 800130a:	431a      	orrs	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001310:	46c0      	nop			@ (mov r8, r8)
 8001312:	46bd      	mov	sp, r7
 8001314:	b002      	add	sp, #8
 8001316:	bd80      	pop	{r7, pc}
 8001318:	7fffffe8 	.word	0x7fffffe8

0800131c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2201      	movs	r2, #1
 800132a:	4013      	ands	r3, r2
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <LL_ADC_IsEnabled+0x18>
 8001330:	2301      	movs	r3, #1
 8001332:	e000      	b.n	8001336 <LL_ADC_IsEnabled+0x1a>
 8001334:	2300      	movs	r3, #0
}
 8001336:	0018      	movs	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	b002      	add	sp, #8
 800133c:	bd80      	pop	{r7, pc}

0800133e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2202      	movs	r2, #2
 800134c:	4013      	ands	r3, r2
 800134e:	2b02      	cmp	r3, #2
 8001350:	d101      	bne.n	8001356 <LL_ADC_IsDisableOngoing+0x18>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <LL_ADC_IsDisableOngoing+0x1a>
 8001356:	2300      	movs	r3, #0
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b002      	add	sp, #8
 800135e:	bd80      	pop	{r7, pc}

08001360 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a04      	ldr	r2, [pc, #16]	@ (8001380 <LL_ADC_REG_StartConversion+0x20>)
 800136e:	4013      	ands	r3, r2
 8001370:	2204      	movs	r2, #4
 8001372:	431a      	orrs	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001378:	46c0      	nop			@ (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	b002      	add	sp, #8
 800137e:	bd80      	pop	{r7, pc}
 8001380:	7fffffe8 	.word	0x7fffffe8

08001384 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <LL_ADC_REG_StopConversion+0x20>)
 8001392:	4013      	ands	r3, r2
 8001394:	2210      	movs	r2, #16
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800139c:	46c0      	nop			@ (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	7fffffe8 	.word	0x7fffffe8

080013a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	2204      	movs	r2, #4
 80013b6:	4013      	ands	r3, r2
 80013b8:	2b04      	cmp	r3, #4
 80013ba:	d101      	bne.n	80013c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013bc:	2301      	movs	r3, #1
 80013be:	e000      	b.n	80013c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	0018      	movs	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	b002      	add	sp, #8
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d4:	231f      	movs	r3, #31
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80013dc:	2300      	movs	r3, #0
 80013de:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e17e      	b.n	80016f0 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10a      	bne.n	8001410 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	0018      	movs	r0, r3
 80013fe:	f7fe ff95 	bl	800032c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2254      	movs	r2, #84	@ 0x54
 800140c:	2100      	movs	r1, #0
 800140e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	0018      	movs	r0, r3
 8001416:	f7ff ff49 	bl	80012ac <LL_ADC_IsInternalRegulatorEnabled>
 800141a:	1e03      	subs	r3, r0, #0
 800141c:	d114      	bne.n	8001448 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	0018      	movs	r0, r3
 8001424:	f7ff ff1e 	bl	8001264 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001428:	4bb3      	ldr	r3, [pc, #716]	@ (80016f8 <HAL_ADC_Init+0x32c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	49b3      	ldr	r1, [pc, #716]	@ (80016fc <HAL_ADC_Init+0x330>)
 800142e:	0018      	movs	r0, r3
 8001430:	f7fe fe6a 	bl	8000108 <__udivsi3>
 8001434:	0003      	movs	r3, r0
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800143a:	e002      	b.n	8001442 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	3b01      	subs	r3, #1
 8001440:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d1f9      	bne.n	800143c <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff2d 	bl	80012ac <LL_ADC_IsInternalRegulatorEnabled>
 8001452:	1e03      	subs	r3, r0, #0
 8001454:	d10f      	bne.n	8001476 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	2210      	movs	r2, #16
 800145c:	431a      	orrs	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001466:	2201      	movs	r2, #1
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800146e:	231f      	movs	r3, #31
 8001470:	18fb      	adds	r3, r7, r3
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	0018      	movs	r0, r3
 800147c:	f7ff ff94 	bl	80013a8 <LL_ADC_REG_IsConversionOngoing>
 8001480:	0003      	movs	r3, r0
 8001482:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001488:	2210      	movs	r2, #16
 800148a:	4013      	ands	r3, r2
 800148c:	d000      	beq.n	8001490 <HAL_ADC_Init+0xc4>
 800148e:	e122      	b.n	80016d6 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d000      	beq.n	8001498 <HAL_ADC_Init+0xcc>
 8001496:	e11e      	b.n	80016d6 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149c:	4a98      	ldr	r2, [pc, #608]	@ (8001700 <HAL_ADC_Init+0x334>)
 800149e:	4013      	ands	r3, r2
 80014a0:	2202      	movs	r2, #2
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7ff ff35 	bl	800131c <LL_ADC_IsEnabled>
 80014b2:	1e03      	subs	r3, r0, #0
 80014b4:	d000      	beq.n	80014b8 <HAL_ADC_Init+0xec>
 80014b6:	e0ad      	b.n	8001614 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	7e1b      	ldrb	r3, [r3, #24]
 80014c0:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80014c2:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7e5b      	ldrb	r3, [r3, #25]
 80014c8:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80014ca:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	7e9b      	ldrb	r3, [r3, #26]
 80014d0:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80014d2:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d002      	beq.n	80014e2 <HAL_ADC_Init+0x116>
 80014dc:	2380      	movs	r3, #128	@ 0x80
 80014de:	015b      	lsls	r3, r3, #5
 80014e0:	e000      	b.n	80014e4 <HAL_ADC_Init+0x118>
 80014e2:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80014e4:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80014ea:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	da04      	bge.n	80014fe <HAL_ADC_Init+0x132>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	085b      	lsrs	r3, r3, #1
 80014fc:	e001      	b.n	8001502 <HAL_ADC_Init+0x136>
 80014fe:	2380      	movs	r3, #128	@ 0x80
 8001500:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001502:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	212c      	movs	r1, #44	@ 0x2c
 8001508:	5c5b      	ldrb	r3, [r3, r1]
 800150a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800150c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2220      	movs	r2, #32
 8001518:	5c9b      	ldrb	r3, [r3, r2]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d115      	bne.n	800154a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7e9b      	ldrb	r3, [r3, #26]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d105      	bne.n	8001532 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2280      	movs	r2, #128	@ 0x80
 800152a:	0252      	lsls	r2, r2, #9
 800152c:	4313      	orrs	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
 8001530:	e00b      	b.n	800154a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	2220      	movs	r2, #32
 8001538:	431a      	orrs	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001542:	2201      	movs	r2, #1
 8001544:	431a      	orrs	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154e:	2b00      	cmp	r3, #0
 8001550:	d00a      	beq.n	8001568 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001556:	23e0      	movs	r3, #224	@ 0xe0
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001560:	4313      	orrs	r3, r2
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	4a65      	ldr	r2, [pc, #404]	@ (8001704 <HAL_ADC_Init+0x338>)
 8001570:	4013      	ands	r3, r2
 8001572:	0019      	movs	r1, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	430a      	orrs	r2, r1
 800157c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	0f9b      	lsrs	r3, r3, #30
 8001584:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800158a:	4313      	orrs	r3, r2
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	4313      	orrs	r3, r2
 8001590:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	223c      	movs	r2, #60	@ 0x3c
 8001596:	5c9b      	ldrb	r3, [r3, r2]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d111      	bne.n	80015c0 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	0f9b      	lsrs	r3, r3, #30
 80015a2:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80015a8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80015ae:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80015b4:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	2201      	movs	r2, #1
 80015bc:	4313      	orrs	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	4a50      	ldr	r2, [pc, #320]	@ (8001708 <HAL_ADC_Init+0x33c>)
 80015c8:	4013      	ands	r3, r2
 80015ca:	0019      	movs	r1, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	23c0      	movs	r3, #192	@ 0xc0
 80015dc:	061b      	lsls	r3, r3, #24
 80015de:	429a      	cmp	r2, r3
 80015e0:	d018      	beq.n	8001614 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80015e6:	2380      	movs	r3, #128	@ 0x80
 80015e8:	05db      	lsls	r3, r3, #23
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d012      	beq.n	8001614 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80015f2:	2380      	movs	r3, #128	@ 0x80
 80015f4:	061b      	lsls	r3, r3, #24
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d00c      	beq.n	8001614 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80015fa:	4b44      	ldr	r3, [pc, #272]	@ (800170c <HAL_ADC_Init+0x340>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a44      	ldr	r2, [pc, #272]	@ (8001710 <HAL_ADC_Init+0x344>)
 8001600:	4013      	ands	r3, r2
 8001602:	0019      	movs	r1, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	23f0      	movs	r3, #240	@ 0xf0
 800160a:	039b      	lsls	r3, r3, #14
 800160c:	401a      	ands	r2, r3
 800160e:	4b3f      	ldr	r3, [pc, #252]	@ (800170c <HAL_ADC_Init+0x340>)
 8001610:	430a      	orrs	r2, r1
 8001612:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800161c:	001a      	movs	r2, r3
 800161e:	2100      	movs	r1, #0
 8001620:	f7ff fd7b 	bl	800111a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800162c:	4939      	ldr	r1, [pc, #228]	@ (8001714 <HAL_ADC_Init+0x348>)
 800162e:	001a      	movs	r2, r3
 8001630:	f7ff fd73 	bl	800111a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d109      	bne.n	8001650 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2110      	movs	r1, #16
 8001648:	4249      	negs	r1, r1
 800164a:	430a      	orrs	r2, r1
 800164c:	629a      	str	r2, [r3, #40]	@ 0x28
 800164e:	e018      	b.n	8001682 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691a      	ldr	r2, [r3, #16]
 8001654:	2380      	movs	r3, #128	@ 0x80
 8001656:	039b      	lsls	r3, r3, #14
 8001658:	429a      	cmp	r2, r3
 800165a:	d112      	bne.n	8001682 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	3b01      	subs	r3, #1
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	221c      	movs	r2, #28
 800166c:	4013      	ands	r3, r2
 800166e:	2210      	movs	r2, #16
 8001670:	4252      	negs	r2, r2
 8001672:	409a      	lsls	r2, r3
 8001674:	0011      	movs	r1, r2
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	430a      	orrs	r2, r1
 8001680:	629a      	str	r2, [r3, #40]	@ 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2100      	movs	r1, #0
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff fd63 	bl	8001154 <LL_ADC_GetSamplingTimeCommonChannels>
 800168e:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001694:	429a      	cmp	r2, r3
 8001696:	d10b      	bne.n	80016b0 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a2:	2203      	movs	r2, #3
 80016a4:	4393      	bics	r3, r2
 80016a6:	2201      	movs	r2, #1
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80016ae:	e01c      	b.n	80016ea <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b4:	2212      	movs	r2, #18
 80016b6:	4393      	bics	r3, r2
 80016b8:	2210      	movs	r2, #16
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c4:	2201      	movs	r2, #1
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80016cc:	231f      	movs	r3, #31
 80016ce:	18fb      	adds	r3, r7, r3
 80016d0:	2201      	movs	r2, #1
 80016d2:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80016d4:	e009      	b.n	80016ea <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016da:	2210      	movs	r2, #16
 80016dc:	431a      	orrs	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80016e2:	231f      	movs	r3, #31
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80016ea:	231f      	movs	r3, #31
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	781b      	ldrb	r3, [r3, #0]
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b008      	add	sp, #32
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000000 	.word	0x20000000
 80016fc:	00030d40 	.word	0x00030d40
 8001700:	fffffefd 	.word	0xfffffefd
 8001704:	ffde0201 	.word	0xffde0201
 8001708:	1ffffc02 	.word	0x1ffffc02
 800170c:	40012708 	.word	0x40012708
 8001710:	ffc3ffff 	.word	0xffc3ffff
 8001714:	7fffff04 	.word	0x7fffff04

08001718 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8001718:	b5b0      	push	{r4, r5, r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e081      	b.n	800182e <HAL_ADC_DeInit+0x116>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172e:	2202      	movs	r2, #2
 8001730:	431a      	orrs	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001736:	250f      	movs	r5, #15
 8001738:	197c      	adds	r4, r7, r5
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0018      	movs	r0, r3
 800173e:	f000 fb6d 	bl	8001e1c <ADC_ConversionStop>
 8001742:	0003      	movs	r3, r0
 8001744:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001746:	197b      	adds	r3, r7, r5
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d112      	bne.n	8001774 <HAL_ADC_DeInit+0x5c>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800174e:	197c      	adds	r4, r7, r5
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	0018      	movs	r0, r3
 8001754:	f000 fc1c 	bl	8001f90 <ADC_Disable>
 8001758:	0003      	movs	r3, r0
 800175a:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800175c:	197b      	adds	r3, r7, r5
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <HAL_ADC_DeInit+0x52>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	0018      	movs	r0, r3
 8001770:	f7ff fd8c 	bl	800128c <LL_ADC_DisableInternalRegulator>
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */

  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	492e      	ldr	r1, [pc, #184]	@ (8001838 <HAL_ADC_DeInit+0x120>)
 8001780:	400a      	ands	r2, r1
 8001782:	605a      	str	r2, [r3, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a2c      	ldr	r2, [pc, #176]	@ (800183c <HAL_ADC_DeInit+0x124>)
 800178a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH  | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	68da      	ldr	r2, [r3, #12]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	492a      	ldr	r1, [pc, #168]	@ (8001840 <HAL_ADC_DeInit+0x128>)
 8001798:	400a      	ands	r2, r1
 800179a:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	691a      	ldr	r2, [r3, #16]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	0092      	lsls	r2, r2, #2
 80017a8:	0892      	lsrs	r2, r2, #2
 80017aa:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2107      	movs	r1, #7
 80017b8:	438a      	bics	r2, r1
 80017ba:	615a      	str	r2, [r3, #20]

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1a      	ldr	r2, [r3, #32]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	491f      	ldr	r1, [pc, #124]	@ (8001844 <HAL_ADC_DeInit+0x12c>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	491b      	ldr	r1, [pc, #108]	@ (8001844 <HAL_ADC_DeInit+0x12c>)
 80017d8:	400a      	ands	r2, r1
 80017da:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4917      	ldr	r1, [pc, #92]	@ (8001844 <HAL_ADC_DeInit+0x12c>)
 80017e8:	400a      	ands	r2, r1
 80017ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2200      	movs	r2, #0
 80017f8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC1_COMMON->CCR &= ~(ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 80017fa:	4b13      	ldr	r3, [pc, #76]	@ (8001848 <HAL_ADC_DeInit+0x130>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_ADC_DeInit+0x130>)
 8001800:	4912      	ldr	r1, [pc, #72]	@ (800184c <HAL_ADC_DeInit+0x134>)
 8001802:	400a      	ands	r2, r1
 8001804:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	0018      	movs	r0, r3
 800180a:	f7fe fe1f 	bl	800044c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2254      	movs	r2, #84	@ 0x54
 8001824:	2100      	movs	r1, #0
 8001826:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001828:	230f      	movs	r3, #15
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	781b      	ldrb	r3, [r3, #0]
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bdb0      	pop	{r4, r5, r7, pc}
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	fffffc60 	.word	0xfffffc60
 800183c:	0000039f 	.word	0x0000039f
 8001840:	831e0200 	.word	0x831e0200
 8001844:	f000f000 	.word	0xf000f000
 8001848:	40012708 	.word	0x40012708
 800184c:	ff03ffff 	.word	0xff03ffff

08001850 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	0018      	movs	r0, r3
 8001862:	f7ff fda1 	bl	80013a8 <LL_ADC_REG_IsConversionOngoing>
 8001866:	1e03      	subs	r3, r0, #0
 8001868:	d16c      	bne.n	8001944 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2254      	movs	r2, #84	@ 0x54
 800186e:	5c9b      	ldrb	r3, [r3, r2]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d101      	bne.n	8001878 <HAL_ADC_Start_DMA+0x28>
 8001874:	2302      	movs	r3, #2
 8001876:	e06c      	b.n	8001952 <HAL_ADC_Start_DMA+0x102>
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2254      	movs	r2, #84	@ 0x54
 800187c:	2101      	movs	r1, #1
 800187e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	2201      	movs	r2, #1
 8001888:	4013      	ands	r3, r2
 800188a:	d113      	bne.n	80018b4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	0018      	movs	r0, r3
 8001892:	f7ff fd43 	bl	800131c <LL_ADC_IsEnabled>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d004      	beq.n	80018a4 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	0018      	movs	r0, r3
 80018a0:	f7ff fd2a 	bl	80012f8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2101      	movs	r1, #1
 80018b0:	430a      	orrs	r2, r1
 80018b2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80018b4:	2517      	movs	r5, #23
 80018b6:	197c      	adds	r4, r7, r5
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 faea 	bl	8001e94 <ADC_Enable>
 80018c0:	0003      	movs	r3, r0
 80018c2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80018c4:	002c      	movs	r4, r5
 80018c6:	193b      	adds	r3, r7, r4
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d13e      	bne.n	800194c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d2:	4a22      	ldr	r2, [pc, #136]	@ (800195c <HAL_ADC_Start_DMA+0x10c>)
 80018d4:	4013      	ands	r3, r2
 80018d6:	2280      	movs	r2, #128	@ 0x80
 80018d8:	0052      	lsls	r2, r2, #1
 80018da:	431a      	orrs	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2200      	movs	r2, #0
 80018e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001960 <HAL_ADC_Start_DMA+0x110>)
 80018ec:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001964 <HAL_ADC_Start_DMA+0x114>)
 80018f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001968 <HAL_ADC_Start_DMA+0x118>)
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	221c      	movs	r2, #28
 8001904:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2254      	movs	r2, #84	@ 0x54
 800190a:	2100      	movs	r1, #0
 800190c:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2110      	movs	r1, #16
 800191a:	430a      	orrs	r2, r1
 800191c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3340      	adds	r3, #64	@ 0x40
 8001928:	0019      	movs	r1, r3
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	193c      	adds	r4, r7, r4
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f000 fe26 	bl	8002580 <HAL_DMA_Start_IT>
 8001934:	0003      	movs	r3, r0
 8001936:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff fd0f 	bl	8001360 <LL_ADC_REG_StartConversion>
 8001942:	e003      	b.n	800194c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001944:	2317      	movs	r3, #23
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	2202      	movs	r2, #2
 800194a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800194c:	2317      	movs	r3, #23
 800194e:	18fb      	adds	r3, r7, r3
 8001950:	781b      	ldrb	r3, [r3, #0]
}
 8001952:	0018      	movs	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	b006      	add	sp, #24
 8001958:	bdb0      	pop	{r4, r5, r7, pc}
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	fffff0fe 	.word	0xfffff0fe
 8001960:	08002041 	.word	0x08002041
 8001964:	08002109 	.word	0x08002109
 8001968:	08002127 	.word	0x08002127

0800196c <HAL_ADC_Stop_DMA>:
  *         ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800196c:	b5b0      	push	{r4, r5, r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2254      	movs	r2, #84	@ 0x54
 8001978:	5c9b      	ldrb	r3, [r3, r2]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d101      	bne.n	8001982 <HAL_ADC_Stop_DMA+0x16>
 800197e:	2302      	movs	r3, #2
 8001980:	e05f      	b.n	8001a42 <HAL_ADC_Stop_DMA+0xd6>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2254      	movs	r2, #84	@ 0x54
 8001986:	2101      	movs	r1, #1
 8001988:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800198a:	250f      	movs	r5, #15
 800198c:	197c      	adds	r4, r7, r5
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	0018      	movs	r0, r3
 8001992:	f000 fa43 	bl	8001e1c <ADC_ConversionStop>
 8001996:	0003      	movs	r3, r0
 8001998:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800199a:	0029      	movs	r1, r5
 800199c:	187b      	adds	r3, r7, r1
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d147      	bne.n	8001a34 <HAL_ADC_Stop_DMA+0xc8>
  {
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019a8:	2225      	movs	r2, #37	@ 0x25
 80019aa:	5c9b      	ldrb	r3, [r3, r2]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d112      	bne.n	80019d8 <HAL_ADC_Stop_DMA+0x6c>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019b6:	000d      	movs	r5, r1
 80019b8:	187c      	adds	r4, r7, r1
 80019ba:	0018      	movs	r0, r3
 80019bc:	f000 fe68 	bl	8002690 <HAL_DMA_Abort>
 80019c0:	0003      	movs	r3, r0
 80019c2:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80019c4:	197b      	adds	r3, r7, r5
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d005      	beq.n	80019d8 <HAL_ADC_Stop_DMA+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d0:	2240      	movs	r2, #64	@ 0x40
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2110      	movs	r1, #16
 80019e4:	438a      	bics	r2, r1
 80019e6:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80019e8:	220f      	movs	r2, #15
 80019ea:	18bb      	adds	r3, r7, r2
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d107      	bne.n	8001a02 <HAL_ADC_Stop_DMA+0x96>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80019f2:	18bc      	adds	r4, r7, r2
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 faca 	bl	8001f90 <ADC_Disable>
 80019fc:	0003      	movs	r3, r0
 80019fe:	7023      	strb	r3, [r4, #0]
 8001a00:	e003      	b.n	8001a0a <HAL_ADC_Stop_DMA+0x9e>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	0018      	movs	r0, r3
 8001a06:	f000 fac3 	bl	8001f90 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001a0a:	230f      	movs	r3, #15
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d107      	bne.n	8001a24 <HAL_ADC_Stop_DMA+0xb8>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	4a0c      	ldr	r2, [pc, #48]	@ (8001a4c <HAL_ADC_Stop_DMA+0xe0>)
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	431a      	orrs	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }

    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68da      	ldr	r2, [r3, #12]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2101      	movs	r1, #1
 8001a30:	438a      	bics	r2, r1
 8001a32:	60da      	str	r2, [r3, #12]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2254      	movs	r2, #84	@ 0x54
 8001a38:	2100      	movs	r1, #0
 8001a3a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	781b      	ldrb	r3, [r3, #0]
}
 8001a42:	0018      	movs	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b004      	add	sp, #16
 8001a48:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	fffffefe 	.word	0xfffffefe

08001a50 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a58:	46c0      	nop			@ (mov r8, r8)
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a68:	46c0      	nop			@ (mov r8, r8)
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	b002      	add	sp, #8
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a7a:	2317      	movs	r3, #23
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2254      	movs	r2, #84	@ 0x54
 8001a8a:	5c9b      	ldrb	r3, [r3, r2]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x24>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e1be      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x3a2>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2254      	movs	r2, #84	@ 0x54
 8001a98:	2101      	movs	r1, #1
 8001a9a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	f7ff fc81 	bl	80013a8 <LL_ADC_REG_IsConversionOngoing>
 8001aa6:	1e03      	subs	r3, r0, #0
 8001aa8:	d000      	beq.n	8001aac <HAL_ADC_ConfigChannel+0x3c>
 8001aaa:	e1a1      	b.n	8001df0 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d100      	bne.n	8001ab6 <HAL_ADC_ConfigChannel+0x46>
 8001ab4:	e152      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	691a      	ldr	r2, [r3, #16]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	061b      	lsls	r3, r3, #24
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d004      	beq.n	8001acc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ac6:	4ac2      	ldr	r2, [pc, #776]	@ (8001dd0 <HAL_ADC_ConfigChannel+0x360>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d108      	bne.n	8001ade <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	0019      	movs	r1, r3
 8001ad6:	0010      	movs	r0, r2
 8001ad8:	f7ff fb84 	bl	80011e4 <LL_ADC_REG_SetSequencerChAdd>
 8001adc:	e0ed      	b.n	8001cba <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	211f      	movs	r1, #31
 8001ae8:	400b      	ands	r3, r1
 8001aea:	210f      	movs	r1, #15
 8001aec:	4099      	lsls	r1, r3
 8001aee:	000b      	movs	r3, r1
 8001af0:	43db      	mvns	r3, r3
 8001af2:	4013      	ands	r3, r2
 8001af4:	0019      	movs	r1, r3
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	025b      	lsls	r3, r3, #9
 8001afc:	0a5b      	lsrs	r3, r3, #9
 8001afe:	d105      	bne.n	8001b0c <HAL_ADC_ConfigChannel+0x9c>
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	0e9b      	lsrs	r3, r3, #26
 8001b06:	221f      	movs	r2, #31
 8001b08:	4013      	ands	r3, r2
 8001b0a:	e0bc      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2201      	movs	r2, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	d000      	beq.n	8001b18 <HAL_ADC_ConfigChannel+0xa8>
 8001b16:	e0b5      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x214>
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d000      	beq.n	8001b24 <HAL_ADC_ConfigChannel+0xb4>
 8001b22:	e0ad      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x210>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2204      	movs	r2, #4
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d000      	beq.n	8001b30 <HAL_ADC_ConfigChannel+0xc0>
 8001b2e:	e0a5      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x20c>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2208      	movs	r2, #8
 8001b36:	4013      	ands	r3, r2
 8001b38:	d000      	beq.n	8001b3c <HAL_ADC_ConfigChannel+0xcc>
 8001b3a:	e09d      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x208>
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2210      	movs	r2, #16
 8001b42:	4013      	ands	r3, r2
 8001b44:	d000      	beq.n	8001b48 <HAL_ADC_ConfigChannel+0xd8>
 8001b46:	e095      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x204>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2220      	movs	r2, #32
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d000      	beq.n	8001b54 <HAL_ADC_ConfigChannel+0xe4>
 8001b52:	e08d      	b.n	8001c70 <HAL_ADC_ConfigChannel+0x200>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2240      	movs	r2, #64	@ 0x40
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d000      	beq.n	8001b60 <HAL_ADC_ConfigChannel+0xf0>
 8001b5e:	e085      	b.n	8001c6c <HAL_ADC_ConfigChannel+0x1fc>
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2280      	movs	r2, #128	@ 0x80
 8001b66:	4013      	ands	r3, r2
 8001b68:	d000      	beq.n	8001b6c <HAL_ADC_ConfigChannel+0xfc>
 8001b6a:	e07d      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x1f8>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	2380      	movs	r3, #128	@ 0x80
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	4013      	ands	r3, r2
 8001b76:	d000      	beq.n	8001b7a <HAL_ADC_ConfigChannel+0x10a>
 8001b78:	e074      	b.n	8001c64 <HAL_ADC_ConfigChannel+0x1f4>
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4013      	ands	r3, r2
 8001b84:	d000      	beq.n	8001b88 <HAL_ADC_ConfigChannel+0x118>
 8001b86:	e06b      	b.n	8001c60 <HAL_ADC_ConfigChannel+0x1f0>
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	4013      	ands	r3, r2
 8001b92:	d000      	beq.n	8001b96 <HAL_ADC_ConfigChannel+0x126>
 8001b94:	e062      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x1ec>
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	2380      	movs	r3, #128	@ 0x80
 8001b9c:	011b      	lsls	r3, r3, #4
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d000      	beq.n	8001ba4 <HAL_ADC_ConfigChannel+0x134>
 8001ba2:	e059      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x1e8>
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	2380      	movs	r3, #128	@ 0x80
 8001baa:	015b      	lsls	r3, r3, #5
 8001bac:	4013      	ands	r3, r2
 8001bae:	d151      	bne.n	8001c54 <HAL_ADC_ConfigChannel+0x1e4>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	019b      	lsls	r3, r3, #6
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d149      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x1e0>
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	01db      	lsls	r3, r3, #7
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d141      	bne.n	8001c4c <HAL_ADC_ConfigChannel+0x1dc>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d139      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x1d8>
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	@ 0x80
 8001bda:	025b      	lsls	r3, r3, #9
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d131      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1d4>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2380      	movs	r3, #128	@ 0x80
 8001be6:	029b      	lsls	r3, r3, #10
 8001be8:	4013      	ands	r3, r2
 8001bea:	d129      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x1d0>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	02db      	lsls	r3, r3, #11
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d121      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x1cc>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	031b      	lsls	r3, r3, #12
 8001c00:	4013      	ands	r3, r2
 8001c02:	d119      	bne.n	8001c38 <HAL_ADC_ConfigChannel+0x1c8>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	035b      	lsls	r3, r3, #13
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d111      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x1c4>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	@ 0x80
 8001c16:	039b      	lsls	r3, r3, #14
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d109      	bne.n	8001c30 <HAL_ADC_ConfigChannel+0x1c0>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	03db      	lsls	r3, r3, #15
 8001c24:	4013      	ands	r3, r2
 8001c26:	d001      	beq.n	8001c2c <HAL_ADC_ConfigChannel+0x1bc>
 8001c28:	2316      	movs	r3, #22
 8001c2a:	e02c      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	e02a      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c30:	2315      	movs	r3, #21
 8001c32:	e028      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c34:	2314      	movs	r3, #20
 8001c36:	e026      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c38:	2313      	movs	r3, #19
 8001c3a:	e024      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c3c:	2312      	movs	r3, #18
 8001c3e:	e022      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c40:	2311      	movs	r3, #17
 8001c42:	e020      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c44:	2310      	movs	r3, #16
 8001c46:	e01e      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c48:	230f      	movs	r3, #15
 8001c4a:	e01c      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c4c:	230e      	movs	r3, #14
 8001c4e:	e01a      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c50:	230d      	movs	r3, #13
 8001c52:	e018      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c54:	230c      	movs	r3, #12
 8001c56:	e016      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c58:	230b      	movs	r3, #11
 8001c5a:	e014      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	e012      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c60:	2309      	movs	r3, #9
 8001c62:	e010      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c64:	2308      	movs	r3, #8
 8001c66:	e00e      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c68:	2307      	movs	r3, #7
 8001c6a:	e00c      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c6c:	2306      	movs	r3, #6
 8001c6e:	e00a      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c70:	2305      	movs	r3, #5
 8001c72:	e008      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c74:	2304      	movs	r3, #4
 8001c76:	e006      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e004      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e002      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x216>
 8001c84:	2300      	movs	r3, #0
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	6852      	ldr	r2, [r2, #4]
 8001c8a:	201f      	movs	r0, #31
 8001c8c:	4002      	ands	r2, r0
 8001c8e:	4093      	lsls	r3, r2
 8001c90:	000a      	movs	r2, r1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	1c5a      	adds	r2, r3, #1
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d808      	bhi.n	8001cba <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6859      	ldr	r1, [r3, #4]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	001a      	movs	r2, r3
 8001cb6:	f7ff fa75 	bl	80011a4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6819      	ldr	r1, [r3, #0]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	001a      	movs	r2, r3
 8001cc8:	f7ff fab0 	bl	800122c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db00      	blt.n	8001cd6 <HAL_ADC_ConfigChannel+0x266>
 8001cd4:	e096      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cd6:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff fa11 	bl	8001100 <LL_ADC_GetCommonPathInternalCh>
 8001cde:	0003      	movs	r3, r0
 8001ce0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd8 <HAL_ADC_ConfigChannel+0x368>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d123      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	2380      	movs	r3, #128	@ 0x80
 8001cf0:	041b      	lsls	r3, r3, #16
 8001cf2:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cf4:	d11e      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	2280      	movs	r2, #128	@ 0x80
 8001cfa:	0412      	lsls	r2, r2, #16
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	4a35      	ldr	r2, [pc, #212]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001d00:	0019      	movs	r1, r3
 8001d02:	0010      	movs	r0, r2
 8001d04:	f7ff f9e8 	bl	80010d8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001d08:	4b34      	ldr	r3, [pc, #208]	@ (8001ddc <HAL_ADC_ConfigChannel+0x36c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4934      	ldr	r1, [pc, #208]	@ (8001de0 <HAL_ADC_ConfigChannel+0x370>)
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7fe f9fa 	bl	8000108 <__udivsi3>
 8001d14:	0003      	movs	r3, r0
 8001d16:	001a      	movs	r2, r3
 8001d18:	0013      	movs	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	189b      	adds	r3, r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	3301      	adds	r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d24:	e002      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f9      	bne.n	8001d26 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001d32:	e067      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a2a      	ldr	r2, [pc, #168]	@ (8001de4 <HAL_ADC_ConfigChannel+0x374>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d162      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	03db      	lsls	r3, r3, #15
 8001d44:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d46:	d15d      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	2280      	movs	r2, #128	@ 0x80
 8001d4c:	03d2      	lsls	r2, r2, #15
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	4a20      	ldr	r2, [pc, #128]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001d52:	0019      	movs	r1, r3
 8001d54:	0010      	movs	r0, r2
 8001d56:	f7ff f9bf 	bl	80010d8 <LL_ADC_SetCommonPathInternalCh>
 8001d5a:	e053      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691a      	ldr	r2, [r3, #16]
 8001d60:	2380      	movs	r3, #128	@ 0x80
 8001d62:	061b      	lsls	r3, r3, #24
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d004      	beq.n	8001d72 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d6c:	4a18      	ldr	r2, [pc, #96]	@ (8001dd0 <HAL_ADC_ConfigChannel+0x360>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d107      	bne.n	8001d82 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	0010      	movs	r0, r2
 8001d7e:	f7ff fa42 	bl	8001206 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	da3c      	bge.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d8a:	4b12      	ldr	r3, [pc, #72]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f7ff f9b7 	bl	8001100 <LL_ADC_GetCommonPathInternalCh>
 8001d92:	0003      	movs	r3, r0
 8001d94:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd8 <HAL_ADC_ConfigChannel+0x368>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d108      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4a11      	ldr	r2, [pc, #68]	@ (8001de8 <HAL_ADC_ConfigChannel+0x378>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001da8:	0019      	movs	r1, r3
 8001daa:	0010      	movs	r0, r2
 8001dac:	f7ff f994 	bl	80010d8 <LL_ADC_SetCommonPathInternalCh>
 8001db0:	e028      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a0b      	ldr	r2, [pc, #44]	@ (8001de4 <HAL_ADC_ConfigChannel+0x374>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d123      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8001dec <HAL_ADC_ConfigChannel+0x37c>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	4a04      	ldr	r2, [pc, #16]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x364>)
 8001dc4:	0019      	movs	r1, r3
 8001dc6:	0010      	movs	r0, r2
 8001dc8:	f7ff f986 	bl	80010d8 <LL_ADC_SetCommonPathInternalCh>
 8001dcc:	e01a      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x394>
 8001dce:	46c0      	nop			@ (mov r8, r8)
 8001dd0:	80000004 	.word	0x80000004
 8001dd4:	40012708 	.word	0x40012708
 8001dd8:	a4000200 	.word	0xa4000200
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	00030d40 	.word	0x00030d40
 8001de4:	a8000400 	.word	0xa8000400
 8001de8:	ff7fffff 	.word	0xff7fffff
 8001dec:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	2220      	movs	r2, #32
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001dfc:	2317      	movs	r3, #23
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2254      	movs	r2, #84	@ 0x54
 8001e08:	2100      	movs	r1, #0
 8001e0a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001e0c:	2317      	movs	r3, #23
 8001e0e:	18fb      	adds	r3, r7, r3
 8001e10:	781b      	ldrb	r3, [r3, #0]
}
 8001e12:	0018      	movs	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b006      	add	sp, #24
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			@ (mov r8, r8)

08001e1c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f7ff fabd 	bl	80013a8 <LL_ADC_REG_IsConversionOngoing>
 8001e2e:	1e03      	subs	r3, r0, #0
 8001e30:	d02b      	beq.n	8001e8a <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	0018      	movs	r0, r3
 8001e38:	f7ff fa81 	bl	800133e <LL_ADC_IsDisableOngoing>
 8001e3c:	1e03      	subs	r3, r0, #0
 8001e3e:	d104      	bne.n	8001e4a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	0018      	movs	r0, r3
 8001e46:	f7ff fa9d 	bl	8001384 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e4a:	f7ff f92f 	bl	80010ac <HAL_GetTick>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001e52:	e014      	b.n	8001e7e <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001e54:	f7ff f92a 	bl	80010ac <HAL_GetTick>
 8001e58:	0002      	movs	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d90d      	bls.n	8001e7e <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e66:	2210      	movs	r2, #16
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e72:	2201      	movs	r2, #1
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e006      	b.n	8001e8c <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2204      	movs	r2, #4
 8001e86:	4013      	ands	r3, r2
 8001e88:	d1e4      	bne.n	8001e54 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b004      	add	sp, #16
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7ff fa39 	bl	800131c <LL_ADC_IsEnabled>
 8001eaa:	1e03      	subs	r3, r0, #0
 8001eac:	d162      	bne.n	8001f74 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	4a32      	ldr	r2, [pc, #200]	@ (8001f80 <ADC_Enable+0xec>)
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d00d      	beq.n	8001ed6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	2210      	movs	r2, #16
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eca:	2201      	movs	r2, #1
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e04f      	b.n	8001f76 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	0018      	movs	r0, r3
 8001edc:	f7ff f9fa 	bl	80012d4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001ee0:	4b28      	ldr	r3, [pc, #160]	@ (8001f84 <ADC_Enable+0xf0>)
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7ff f90c 	bl	8001100 <LL_ADC_GetCommonPathInternalCh>
 8001ee8:	0002      	movs	r2, r0
 8001eea:	2380      	movs	r3, #128	@ 0x80
 8001eec:	041b      	lsls	r3, r3, #16
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d00f      	beq.n	8001f12 <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001ef2:	4b25      	ldr	r3, [pc, #148]	@ (8001f88 <ADC_Enable+0xf4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4925      	ldr	r1, [pc, #148]	@ (8001f8c <ADC_Enable+0xf8>)
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7fe f905 	bl	8000108 <__udivsi3>
 8001efe:	0003      	movs	r3, r0
 8001f00:	3301      	adds	r3, #1
 8001f02:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f04:	e002      	b.n	8001f0c <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	3b01      	subs	r3, #1
 8001f0a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f9      	bne.n	8001f06 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	7e5b      	ldrb	r3, [r3, #25]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d02c      	beq.n	8001f74 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001f1a:	f7ff f8c7 	bl	80010ac <HAL_GetTick>
 8001f1e:	0003      	movs	r3, r0
 8001f20:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f22:	e020      	b.n	8001f66 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f7ff f9f7 	bl	800131c <LL_ADC_IsEnabled>
 8001f2e:	1e03      	subs	r3, r0, #0
 8001f30:	d104      	bne.n	8001f3c <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	0018      	movs	r0, r3
 8001f38:	f7ff f9cc 	bl	80012d4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f3c:	f7ff f8b6 	bl	80010ac <HAL_GetTick>
 8001f40:	0002      	movs	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d90d      	bls.n	8001f66 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4e:	2210      	movs	r2, #16
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e007      	b.n	8001f76 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4013      	ands	r3, r2
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d1d7      	bne.n	8001f24 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	0018      	movs	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	b004      	add	sp, #16
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	46c0      	nop			@ (mov r8, r8)
 8001f80:	80000017 	.word	0x80000017
 8001f84:	40012708 	.word	0x40012708
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	00030d40 	.word	0x00030d40

08001f90 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7ff f9ce 	bl	800133e <LL_ADC_IsDisableOngoing>
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	0018      	movs	r0, r3
 8001fac:	f7ff f9b6 	bl	800131c <LL_ADC_IsEnabled>
 8001fb0:	1e03      	subs	r3, r0, #0
 8001fb2:	d040      	beq.n	8002036 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d13d      	bne.n	8002036 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2205      	movs	r2, #5
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d10d      	bne.n	8001fe4 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f7ff f993 	bl	80012f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fda:	f7ff f867 	bl	80010ac <HAL_GetTick>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001fe2:	e022      	b.n	800202a <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe8:	2210      	movs	r2, #16
 8001fea:	431a      	orrs	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e01b      	b.n	8002038 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002000:	f7ff f854 	bl	80010ac <HAL_GetTick>
 8002004:	0002      	movs	r2, r0
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d90d      	bls.n	800202a <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002012:	2210      	movs	r2, #16
 8002014:	431a      	orrs	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201e:	2201      	movs	r2, #1
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e006      	b.n	8002038 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	2201      	movs	r2, #1
 8002032:	4013      	ands	r3, r2
 8002034:	d1e4      	bne.n	8002000 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	b004      	add	sp, #16
 800203e:	bd80      	pop	{r7, pc}

08002040 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	2250      	movs	r2, #80	@ 0x50
 8002054:	4013      	ands	r3, r2
 8002056:	d141      	bne.n	80020dc <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205c:	2280      	movs	r2, #128	@ 0x80
 800205e:	0092      	lsls	r2, r2, #2
 8002060:	431a      	orrs	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	0018      	movs	r0, r3
 800206c:	f7ff f889 	bl	8001182 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002070:	1e03      	subs	r3, r0, #0
 8002072:	d02e      	beq.n	80020d2 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	7e9b      	ldrb	r3, [r3, #26]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d12a      	bne.n	80020d2 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2208      	movs	r2, #8
 8002084:	4013      	ands	r3, r2
 8002086:	2b08      	cmp	r3, #8
 8002088:	d123      	bne.n	80020d2 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	0018      	movs	r0, r3
 8002090:	f7ff f98a 	bl	80013a8 <LL_ADC_REG_IsConversionOngoing>
 8002094:	1e03      	subs	r3, r0, #0
 8002096:	d110      	bne.n	80020ba <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	210c      	movs	r1, #12
 80020a4:	438a      	bics	r2, r1
 80020a6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ac:	4a15      	ldr	r2, [pc, #84]	@ (8002104 <ADC_DMAConvCplt+0xc4>)
 80020ae:	4013      	ands	r3, r2
 80020b0:	2201      	movs	r2, #1
 80020b2:	431a      	orrs	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80020b8:	e00b      	b.n	80020d2 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020be:	2220      	movs	r2, #32
 80020c0:	431a      	orrs	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	2201      	movs	r2, #1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7fe f9df 	bl	8000498 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80020da:	e00f      	b.n	80020fc <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e0:	2210      	movs	r2, #16
 80020e2:	4013      	ands	r3, r2
 80020e4:	d004      	beq.n	80020f0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f7ff fcb9 	bl	8001a60 <HAL_ADC_ErrorCallback>
}
 80020ee:	e005      	b.n	80020fc <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	0010      	movs	r0, r2
 80020fa:	4798      	blx	r3
}
 80020fc:	46c0      	nop			@ (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	b004      	add	sp, #16
 8002102:	bd80      	pop	{r7, pc}
 8002104:	fffffefe 	.word	0xfffffefe

08002108 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002114:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	0018      	movs	r0, r3
 800211a:	f7ff fc99 	bl	8001a50 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	46bd      	mov	sp, r7
 8002122:	b004      	add	sp, #16
 8002124:	bd80      	pop	{r7, pc}

08002126 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b084      	sub	sp, #16
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002132:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002138:	2240      	movs	r2, #64	@ 0x40
 800213a:	431a      	orrs	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002144:	2204      	movs	r2, #4
 8002146:	431a      	orrs	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	0018      	movs	r0, r3
 8002150:	f7ff fc86 	bl	8001a60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002154:	46c0      	nop			@ (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b004      	add	sp, #16
 800215a:	bd80      	pop	{r7, pc}

0800215c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	0002      	movs	r2, r0
 8002164:	1dfb      	adds	r3, r7, #7
 8002166:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002168:	1dfb      	adds	r3, r7, #7
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b7f      	cmp	r3, #127	@ 0x7f
 800216e:	d809      	bhi.n	8002184 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002170:	1dfb      	adds	r3, r7, #7
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	001a      	movs	r2, r3
 8002176:	231f      	movs	r3, #31
 8002178:	401a      	ands	r2, r3
 800217a:	4b04      	ldr	r3, [pc, #16]	@ (800218c <__NVIC_EnableIRQ+0x30>)
 800217c:	2101      	movs	r1, #1
 800217e:	4091      	lsls	r1, r2
 8002180:	000a      	movs	r2, r1
 8002182:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002184:	46c0      	nop			@ (mov r8, r8)
 8002186:	46bd      	mov	sp, r7
 8002188:	b002      	add	sp, #8
 800218a:	bd80      	pop	{r7, pc}
 800218c:	e000e100 	.word	0xe000e100

08002190 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	0002      	movs	r2, r0
 8002198:	1dfb      	adds	r3, r7, #7
 800219a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80021a2:	d810      	bhi.n	80021c6 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a4:	1dfb      	adds	r3, r7, #7
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	001a      	movs	r2, r3
 80021aa:	231f      	movs	r3, #31
 80021ac:	4013      	ands	r3, r2
 80021ae:	4908      	ldr	r1, [pc, #32]	@ (80021d0 <__NVIC_DisableIRQ+0x40>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	409a      	lsls	r2, r3
 80021b4:	0013      	movs	r3, r2
 80021b6:	2280      	movs	r2, #128	@ 0x80
 80021b8:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80021ba:	f3bf 8f4f 	dsb	sy
}
 80021be:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80021c0:	f3bf 8f6f 	isb	sy
}
 80021c4:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b002      	add	sp, #8
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	46c0      	nop			@ (mov r8, r8)
 80021d0:	e000e100 	.word	0xe000e100

080021d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	0002      	movs	r2, r0
 80021dc:	6039      	str	r1, [r7, #0]
 80021de:	1dfb      	adds	r3, r7, #7
 80021e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021e2:	1dfb      	adds	r3, r7, #7
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80021e8:	d828      	bhi.n	800223c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021ea:	4a2f      	ldr	r2, [pc, #188]	@ (80022a8 <__NVIC_SetPriority+0xd4>)
 80021ec:	1dfb      	adds	r3, r7, #7
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	b25b      	sxtb	r3, r3
 80021f2:	089b      	lsrs	r3, r3, #2
 80021f4:	33c0      	adds	r3, #192	@ 0xc0
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	589b      	ldr	r3, [r3, r2]
 80021fa:	1dfa      	adds	r2, r7, #7
 80021fc:	7812      	ldrb	r2, [r2, #0]
 80021fe:	0011      	movs	r1, r2
 8002200:	2203      	movs	r2, #3
 8002202:	400a      	ands	r2, r1
 8002204:	00d2      	lsls	r2, r2, #3
 8002206:	21ff      	movs	r1, #255	@ 0xff
 8002208:	4091      	lsls	r1, r2
 800220a:	000a      	movs	r2, r1
 800220c:	43d2      	mvns	r2, r2
 800220e:	401a      	ands	r2, r3
 8002210:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	019b      	lsls	r3, r3, #6
 8002216:	22ff      	movs	r2, #255	@ 0xff
 8002218:	401a      	ands	r2, r3
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	0018      	movs	r0, r3
 8002220:	2303      	movs	r3, #3
 8002222:	4003      	ands	r3, r0
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002228:	481f      	ldr	r0, [pc, #124]	@ (80022a8 <__NVIC_SetPriority+0xd4>)
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	b25b      	sxtb	r3, r3
 8002230:	089b      	lsrs	r3, r3, #2
 8002232:	430a      	orrs	r2, r1
 8002234:	33c0      	adds	r3, #192	@ 0xc0
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800223a:	e031      	b.n	80022a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800223c:	4a1b      	ldr	r2, [pc, #108]	@ (80022ac <__NVIC_SetPriority+0xd8>)
 800223e:	1dfb      	adds	r3, r7, #7
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	0019      	movs	r1, r3
 8002244:	230f      	movs	r3, #15
 8002246:	400b      	ands	r3, r1
 8002248:	3b08      	subs	r3, #8
 800224a:	089b      	lsrs	r3, r3, #2
 800224c:	3306      	adds	r3, #6
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	18d3      	adds	r3, r2, r3
 8002252:	3304      	adds	r3, #4
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	1dfa      	adds	r2, r7, #7
 8002258:	7812      	ldrb	r2, [r2, #0]
 800225a:	0011      	movs	r1, r2
 800225c:	2203      	movs	r2, #3
 800225e:	400a      	ands	r2, r1
 8002260:	00d2      	lsls	r2, r2, #3
 8002262:	21ff      	movs	r1, #255	@ 0xff
 8002264:	4091      	lsls	r1, r2
 8002266:	000a      	movs	r2, r1
 8002268:	43d2      	mvns	r2, r2
 800226a:	401a      	ands	r2, r3
 800226c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	019b      	lsls	r3, r3, #6
 8002272:	22ff      	movs	r2, #255	@ 0xff
 8002274:	401a      	ands	r2, r3
 8002276:	1dfb      	adds	r3, r7, #7
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	0018      	movs	r0, r3
 800227c:	2303      	movs	r3, #3
 800227e:	4003      	ands	r3, r0
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002284:	4809      	ldr	r0, [pc, #36]	@ (80022ac <__NVIC_SetPriority+0xd8>)
 8002286:	1dfb      	adds	r3, r7, #7
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	001c      	movs	r4, r3
 800228c:	230f      	movs	r3, #15
 800228e:	4023      	ands	r3, r4
 8002290:	3b08      	subs	r3, #8
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	430a      	orrs	r2, r1
 8002296:	3306      	adds	r3, #6
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	18c3      	adds	r3, r0, r3
 800229c:	3304      	adds	r3, #4
 800229e:	601a      	str	r2, [r3, #0]
}
 80022a0:	46c0      	nop			@ (mov r8, r8)
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b003      	add	sp, #12
 80022a6:	bd90      	pop	{r4, r7, pc}
 80022a8:	e000e100 	.word	0xe000e100
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	1e5a      	subs	r2, r3, #1
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	045b      	lsls	r3, r3, #17
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d301      	bcc.n	80022c8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022c4:	2301      	movs	r3, #1
 80022c6:	e010      	b.n	80022ea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022c8:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <SysTick_Config+0x44>)
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	3a01      	subs	r2, #1
 80022ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022d0:	2301      	movs	r3, #1
 80022d2:	425b      	negs	r3, r3
 80022d4:	2103      	movs	r1, #3
 80022d6:	0018      	movs	r0, r3
 80022d8:	f7ff ff7c 	bl	80021d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022dc:	4b05      	ldr	r3, [pc, #20]	@ (80022f4 <SysTick_Config+0x44>)
 80022de:	2200      	movs	r2, #0
 80022e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e2:	4b04      	ldr	r3, [pc, #16]	@ (80022f4 <SysTick_Config+0x44>)
 80022e4:	2207      	movs	r2, #7
 80022e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	0018      	movs	r0, r3
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b002      	add	sp, #8
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			@ (mov r8, r8)
 80022f4:	e000e010 	.word	0xe000e010

080022f8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	210f      	movs	r1, #15
 8002304:	187b      	adds	r3, r7, r1
 8002306:	1c02      	adds	r2, r0, #0
 8002308:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	187b      	adds	r3, r7, r1
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b25b      	sxtb	r3, r3
 8002312:	0011      	movs	r1, r2
 8002314:	0018      	movs	r0, r3
 8002316:	f7ff ff5d 	bl	80021d4 <__NVIC_SetPriority>
}
 800231a:	46c0      	nop			@ (mov r8, r8)
 800231c:	46bd      	mov	sp, r7
 800231e:	b004      	add	sp, #16
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	0002      	movs	r2, r0
 800232a:	1dfb      	adds	r3, r7, #7
 800232c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	b25b      	sxtb	r3, r3
 8002334:	0018      	movs	r0, r3
 8002336:	f7ff ff11 	bl	800215c <__NVIC_EnableIRQ>
}
 800233a:	46c0      	nop			@ (mov r8, r8)
 800233c:	46bd      	mov	sp, r7
 800233e:	b002      	add	sp, #8
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	0002      	movs	r2, r0
 800234a:	1dfb      	adds	r3, r7, #7
 800234c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800234e:	1dfb      	adds	r3, r7, #7
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	b25b      	sxtb	r3, r3
 8002354:	0018      	movs	r0, r3
 8002356:	f7ff ff1b 	bl	8002190 <__NVIC_DisableIRQ>
}
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	b002      	add	sp, #8
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	0018      	movs	r0, r3
 800236e:	f7ff ff9f 	bl	80022b0 <SysTick_Config>
 8002372:	0003      	movs	r3, r0
}
 8002374:	0018      	movs	r0, r3
 8002376:	46bd      	mov	sp, r7
 8002378:	b002      	add	sp, #8
 800237a:	bd80      	pop	{r7, pc}

0800237c <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e077      	b.n	800247e <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a3d      	ldr	r2, [pc, #244]	@ (8002488 <HAL_DMA_Init+0x10c>)
 8002394:	4694      	mov	ip, r2
 8002396:	4463      	add	r3, ip
 8002398:	2114      	movs	r1, #20
 800239a:	0018      	movs	r0, r3
 800239c:	f7fd feb4 	bl	8000108 <__udivsi3>
 80023a0:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80023a2:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2225      	movs	r2, #37	@ 0x25
 80023ac:	2102      	movs	r1, #2
 80023ae:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4934      	ldr	r1, [pc, #208]	@ (800248c <HAL_DMA_Init+0x110>)
 80023bc:	400a      	ands	r2, r1
 80023be:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6819      	ldr	r1, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	431a      	orrs	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	431a      	orrs	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	0018      	movs	r0, r3
 80023fa:	f000 fa9d 	bl	8002938 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	01db      	lsls	r3, r3, #7
 8002406:	429a      	cmp	r2, r3
 8002408:	d102      	bne.n	8002410 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002418:	21ff      	movs	r1, #255	@ 0xff
 800241a:	400a      	ands	r2, r1
 800241c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002426:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d011      	beq.n	8002454 <HAL_DMA_Init+0xd8>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b04      	cmp	r3, #4
 8002436:	d80d      	bhi.n	8002454 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	0018      	movs	r0, r3
 800243c:	f000 faa8 	bl	8002990 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	e008      	b.n	8002466 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2225      	movs	r2, #37	@ 0x25
 8002470:	2101      	movs	r1, #1
 8002472:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2224      	movs	r2, #36	@ 0x24
 8002478:	2100      	movs	r1, #0
 800247a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	0018      	movs	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	b002      	add	sp, #8
 8002484:	bd80      	pop	{r7, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)
 8002488:	bffdfff8 	.word	0xbffdfff8
 800248c:	ffff800f 	.word	0xffff800f

08002490 <HAL_DMA_DeInit>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e066      	b.n	8002570 <HAL_DMA_DeInit+0xe0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2101      	movs	r1, #1
 80024ae:	438a      	bics	r2, r1
 80024b0:	601a      	str	r2, [r3, #0]

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a30      	ldr	r2, [pc, #192]	@ (8002578 <HAL_DMA_DeInit+0xe8>)
 80024b8:	4694      	mov	ip, r2
 80024ba:	4463      	add	r3, ip
 80024bc:	2114      	movs	r1, #20
 80024be:	0018      	movs	r0, r3
 80024c0:	f7fd fe22 	bl	8000108 <__udivsi3>
 80024c4:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80024c6:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80024d4:	4b29      	ldr	r3, [pc, #164]	@ (800257c <HAL_DMA_DeInit+0xec>)
 80024d6:	6859      	ldr	r1, [r3, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024dc:	221c      	movs	r2, #28
 80024de:	4013      	ands	r3, r2
 80024e0:	2201      	movs	r2, #1
 80024e2:	409a      	lsls	r2, r3
 80024e4:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_DMA_DeInit+0xec>)
 80024e6:	430a      	orrs	r2, r1
 80024e8:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f000 fa23 	bl	8002938 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002502:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d010      	beq.n	800252e <HAL_DMA_DeInit+0x9e>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b04      	cmp	r3, #4
 8002512:	d80c      	bhi.n	800252e <HAL_DMA_DeInit+0x9e>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	0018      	movs	r0, r3
 8002518:	f000 fa3a 	bl	8002990 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800252c:	605a      	str	r2, [r3, #4]
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	639a      	str	r2, [r3, #56]	@ 0x38

  hdma->DMAmuxRequestGen = 0U;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2225      	movs	r2, #37	@ 0x25
 8002562:	2100      	movs	r1, #0
 8002564:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2224      	movs	r2, #36	@ 0x24
 800256a:	2100      	movs	r1, #0
 800256c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b002      	add	sp, #8
 8002576:	bd80      	pop	{r7, pc}
 8002578:	bffdfff8 	.word	0xbffdfff8
 800257c:	40020000 	.word	0x40020000

08002580 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
 800258c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800258e:	2317      	movs	r3, #23
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2224      	movs	r2, #36	@ 0x24
 800259a:	5c9b      	ldrb	r3, [r3, r2]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d101      	bne.n	80025a4 <HAL_DMA_Start_IT+0x24>
 80025a0:	2302      	movs	r3, #2
 80025a2:	e070      	b.n	8002686 <HAL_DMA_Start_IT+0x106>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2224      	movs	r2, #36	@ 0x24
 80025a8:	2101      	movs	r1, #1
 80025aa:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2225      	movs	r2, #37	@ 0x25
 80025b0:	5c9b      	ldrb	r3, [r3, r2]
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d157      	bne.n	8002668 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2225      	movs	r2, #37	@ 0x25
 80025bc:	2102      	movs	r1, #2
 80025be:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2101      	movs	r1, #1
 80025d2:	438a      	bics	r2, r1
 80025d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 f96b 	bl	80028b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	210e      	movs	r1, #14
 80025f6:	430a      	orrs	r2, r1
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	e00f      	b.n	800261c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2104      	movs	r1, #4
 8002608:	438a      	bics	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	210a      	movs	r1, #10
 8002618:	430a      	orrs	r2, r1
 800261a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	025b      	lsls	r3, r3, #9
 8002626:	4013      	ands	r3, r2
 8002628:	d008      	beq.n	800263c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	0049      	lsls	r1, r1, #1
 8002638:	430a      	orrs	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002640:	2b00      	cmp	r3, #0
 8002642:	d008      	beq.n	8002656 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800264e:	2180      	movs	r1, #128	@ 0x80
 8002650:	0049      	lsls	r1, r1, #1
 8002652:	430a      	orrs	r2, r1
 8002654:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2101      	movs	r1, #1
 8002662:	430a      	orrs	r2, r1
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	e007      	b.n	8002678 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2224      	movs	r2, #36	@ 0x24
 800266c:	2100      	movs	r1, #0
 800266e:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002670:	2317      	movs	r3, #23
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	2202      	movs	r2, #2
 8002676:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2224      	movs	r2, #36	@ 0x24
 800267c:	2100      	movs	r1, #0
 800267e:	5499      	strb	r1, [r3, r2]

  return status;
 8002680:	2317      	movs	r3, #23
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	781b      	ldrb	r3, [r3, #0]
}
 8002686:	0018      	movs	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	b006      	add	sp, #24
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e050      	b.n	8002744 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2225      	movs	r2, #37	@ 0x25
 80026a6:	5c9b      	ldrb	r3, [r3, r2]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d008      	beq.n	80026c0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2204      	movs	r2, #4
 80026b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2224      	movs	r2, #36	@ 0x24
 80026b8:	2100      	movs	r1, #0
 80026ba:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e041      	b.n	8002744 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	210e      	movs	r1, #14
 80026cc:	438a      	bics	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	491c      	ldr	r1, [pc, #112]	@ (800274c <HAL_DMA_Abort+0xbc>)
 80026dc:	400a      	ands	r2, r1
 80026de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2101      	movs	r1, #1
 80026ec:	438a      	bics	r2, r1
 80026ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 80026f0:	4b17      	ldr	r3, [pc, #92]	@ (8002750 <HAL_DMA_Abort+0xc0>)
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	221c      	movs	r2, #28
 80026fa:	4013      	ands	r3, r2
 80026fc:	2201      	movs	r2, #1
 80026fe:	409a      	lsls	r2, r3
 8002700:	4b13      	ldr	r3, [pc, #76]	@ (8002750 <HAL_DMA_Abort+0xc0>)
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800270e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00c      	beq.n	8002732 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002722:	490a      	ldr	r1, [pc, #40]	@ (800274c <HAL_DMA_Abort+0xbc>)
 8002724:	400a      	ands	r2, r1
 8002726:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002730:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2225      	movs	r2, #37	@ 0x25
 8002736:	2101      	movs	r1, #1
 8002738:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2224      	movs	r2, #36	@ 0x24
 800273e:	2100      	movs	r1, #0
 8002740:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	b002      	add	sp, #8
 800274a:	bd80      	pop	{r7, pc}
 800274c:	fffffeff 	.word	0xfffffeff
 8002750:	40020000 	.word	0x40020000

08002754 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 800275c:	4b55      	ldr	r3, [pc, #340]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	221c      	movs	r2, #28
 8002770:	4013      	ands	r3, r2
 8002772:	2204      	movs	r2, #4
 8002774:	409a      	lsls	r2, r3
 8002776:	0013      	movs	r3, r2
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	4013      	ands	r3, r2
 800277c:	d027      	beq.n	80027ce <HAL_DMA_IRQHandler+0x7a>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2204      	movs	r2, #4
 8002782:	4013      	ands	r3, r2
 8002784:	d023      	beq.n	80027ce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2220      	movs	r2, #32
 800278e:	4013      	ands	r3, r2
 8002790:	d107      	bne.n	80027a2 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2104      	movs	r1, #4
 800279e:	438a      	bics	r2, r1
 80027a0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80027a2:	4b44      	ldr	r3, [pc, #272]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 80027a4:	6859      	ldr	r1, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	221c      	movs	r2, #28
 80027ac:	4013      	ands	r3, r2
 80027ae:	2204      	movs	r2, #4
 80027b0:	409a      	lsls	r2, r3
 80027b2:	4b40      	ldr	r3, [pc, #256]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d100      	bne.n	80027c2 <HAL_DMA_IRQHandler+0x6e>
 80027c0:	e073      	b.n	80028aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	0010      	movs	r0, r2
 80027ca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027cc:	e06d      	b.n	80028aa <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	221c      	movs	r2, #28
 80027d4:	4013      	ands	r3, r2
 80027d6:	2202      	movs	r2, #2
 80027d8:	409a      	lsls	r2, r3
 80027da:	0013      	movs	r3, r2
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	4013      	ands	r3, r2
 80027e0:	d02e      	beq.n	8002840 <HAL_DMA_IRQHandler+0xec>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2202      	movs	r2, #2
 80027e6:	4013      	ands	r3, r2
 80027e8:	d02a      	beq.n	8002840 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2220      	movs	r2, #32
 80027f2:	4013      	ands	r3, r2
 80027f4:	d10b      	bne.n	800280e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	210a      	movs	r1, #10
 8002802:	438a      	bics	r2, r1
 8002804:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2225      	movs	r2, #37	@ 0x25
 800280a:	2101      	movs	r1, #1
 800280c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 800280e:	4b29      	ldr	r3, [pc, #164]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 8002810:	6859      	ldr	r1, [r3, #4]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	221c      	movs	r2, #28
 8002818:	4013      	ands	r3, r2
 800281a:	2202      	movs	r2, #2
 800281c:	409a      	lsls	r2, r3
 800281e:	4b25      	ldr	r3, [pc, #148]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 8002820:	430a      	orrs	r2, r1
 8002822:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2224      	movs	r2, #36	@ 0x24
 8002828:	2100      	movs	r1, #0
 800282a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002830:	2b00      	cmp	r3, #0
 8002832:	d03a      	beq.n	80028aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	0010      	movs	r0, r2
 800283c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800283e:	e034      	b.n	80028aa <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002844:	221c      	movs	r2, #28
 8002846:	4013      	ands	r3, r2
 8002848:	2208      	movs	r2, #8
 800284a:	409a      	lsls	r2, r3
 800284c:	0013      	movs	r3, r2
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4013      	ands	r3, r2
 8002852:	d02b      	beq.n	80028ac <HAL_DMA_IRQHandler+0x158>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2208      	movs	r2, #8
 8002858:	4013      	ands	r3, r2
 800285a:	d027      	beq.n	80028ac <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	210e      	movs	r1, #14
 8002868:	438a      	bics	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800286c:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 800286e:	6859      	ldr	r1, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002874:	221c      	movs	r2, #28
 8002876:	4013      	ands	r3, r2
 8002878:	2201      	movs	r2, #1
 800287a:	409a      	lsls	r2, r3
 800287c:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <HAL_DMA_IRQHandler+0x160>)
 800287e:	430a      	orrs	r2, r1
 8002880:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2225      	movs	r2, #37	@ 0x25
 800288c:	2101      	movs	r1, #1
 800288e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2224      	movs	r2, #36	@ 0x24
 8002894:	2100      	movs	r1, #0
 8002896:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	0010      	movs	r0, r2
 80028a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80028aa:	46c0      	nop			@ (mov r8, r8)
 80028ac:	46c0      	nop			@ (mov r8, r8)
}
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b004      	add	sp, #16
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40020000 	.word	0x40020000

080028b8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80028ce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d004      	beq.n	80028e2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80028e0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80028e2:	4b14      	ldr	r3, [pc, #80]	@ (8002934 <DMA_SetConfig+0x7c>)
 80028e4:	6859      	ldr	r1, [r3, #4]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	221c      	movs	r2, #28
 80028ec:	4013      	ands	r3, r2
 80028ee:	2201      	movs	r2, #1
 80028f0:	409a      	lsls	r2, r3
 80028f2:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <DMA_SetConfig+0x7c>)
 80028f4:	430a      	orrs	r2, r1
 80028f6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b10      	cmp	r3, #16
 8002906:	d108      	bne.n	800291a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002918:	e007      	b.n	800292a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	60da      	str	r2, [r3, #12]
}
 800292a:	46c0      	nop			@ (mov r8, r8)
 800292c:	46bd      	mov	sp, r7
 800292e:	b004      	add	sp, #16
 8002930:	bd80      	pop	{r7, pc}
 8002932:	46c0      	nop			@ (mov r8, r8)
 8002934:	40020000 	.word	0x40020000

08002938 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	001a      	movs	r2, r3
 8002946:	23ff      	movs	r3, #255	@ 0xff
 8002948:	4013      	ands	r3, r2
 800294a:	3b08      	subs	r3, #8
 800294c:	2114      	movs	r1, #20
 800294e:	0018      	movs	r0, r3
 8002950:	f7fd fbda 	bl	8000108 <__udivsi3>
 8002954:	0003      	movs	r3, r0
 8002956:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002960:	4694      	mov	ip, r2
 8002962:	4463      	add	r3, ip
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	001a      	movs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a07      	ldr	r2, [pc, #28]	@ (800298c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002970:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	221c      	movs	r2, #28
 8002976:	4013      	ands	r3, r2
 8002978:	2201      	movs	r2, #1
 800297a:	409a      	lsls	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002980:	46c0      	nop			@ (mov r8, r8)
 8002982:	46bd      	mov	sp, r7
 8002984:	b004      	add	sp, #16
 8002986:	bd80      	pop	{r7, pc}
 8002988:	10008200 	.word	0x10008200
 800298c:	40020880 	.word	0x40020880

08002990 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	22ff      	movs	r2, #255	@ 0xff
 800299e:	4013      	ands	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80029a6:	4694      	mov	ip, r2
 80029a8:	4463      	add	r3, ip
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	001a      	movs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a07      	ldr	r2, [pc, #28]	@ (80029d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80029b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	2203      	movs	r2, #3
 80029be:	4013      	ands	r3, r2
 80029c0:	2201      	movs	r2, #1
 80029c2:	409a      	lsls	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80029c8:	46c0      	nop			@ (mov r8, r8)
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b004      	add	sp, #16
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	1000823f 	.word	0x1000823f
 80029d4:	40020940 	.word	0x40020940

080029d8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80029e6:	e14d      	b.n	8002c84 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2101      	movs	r1, #1
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4091      	lsls	r1, r2
 80029f2:	000a      	movs	r2, r1
 80029f4:	4013      	ands	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d100      	bne.n	8002a00 <HAL_GPIO_Init+0x28>
 80029fe:	e13e      	b.n	8002c7e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d003      	beq.n	8002a10 <HAL_GPIO_Init+0x38>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b12      	cmp	r3, #18
 8002a0e:	d125      	bne.n	8002a5c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	08da      	lsrs	r2, r3, #3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3208      	adds	r2, #8
 8002a18:	0092      	lsls	r2, r2, #2
 8002a1a:	58d3      	ldr	r3, [r2, r3]
 8002a1c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	2207      	movs	r2, #7
 8002a22:	4013      	ands	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	220f      	movs	r2, #15
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	0013      	movs	r3, r2
 8002a2c:	43da      	mvns	r2, r3
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	4013      	ands	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	220f      	movs	r2, #15
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	2107      	movs	r1, #7
 8002a40:	400b      	ands	r3, r1
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	409a      	lsls	r2, r3
 8002a46:	0013      	movs	r3, r2
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	08da      	lsrs	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	0092      	lsls	r2, r2, #2
 8002a58:	6979      	ldr	r1, [r7, #20]
 8002a5a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	409a      	lsls	r2, r3
 8002a6a:	0013      	movs	r3, r2
 8002a6c:	43da      	mvns	r2, r3
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	4013      	ands	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2203      	movs	r2, #3
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	409a      	lsls	r2, r3
 8002a82:	0013      	movs	r3, r2
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	697a      	ldr	r2, [r7, #20]
 8002a8e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d00b      	beq.n	8002ab0 <HAL_GPIO_Init+0xd8>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d007      	beq.n	8002ab0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa4:	2b11      	cmp	r3, #17
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b12      	cmp	r3, #18
 8002aae:	d130      	bne.n	8002b12 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	2203      	movs	r2, #3
 8002abc:	409a      	lsls	r2, r3
 8002abe:	0013      	movs	r3, r2
 8002ac0:	43da      	mvns	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	0013      	movs	r3, r2
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	409a      	lsls	r2, r3
 8002aec:	0013      	movs	r3, r2
 8002aee:	43da      	mvns	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4013      	ands	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	091b      	lsrs	r3, r3, #4
 8002afc:	2201      	movs	r2, #1
 8002afe:	401a      	ands	r2, r3
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	409a      	lsls	r2, r3
 8002b04:	0013      	movs	r3, r2
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d017      	beq.n	8002b4a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	2203      	movs	r2, #3
 8002b26:	409a      	lsls	r2, r3
 8002b28:	0013      	movs	r3, r2
 8002b2a:	43da      	mvns	r2, r3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	409a      	lsls	r2, r3
 8002b3c:	0013      	movs	r3, r2
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	2380      	movs	r3, #128	@ 0x80
 8002b50:	055b      	lsls	r3, r3, #21
 8002b52:	4013      	ands	r3, r2
 8002b54:	d100      	bne.n	8002b58 <HAL_GPIO_Init+0x180>
 8002b56:	e092      	b.n	8002c7e <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b58:	4a50      	ldr	r2, [pc, #320]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	3318      	adds	r3, #24
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	589b      	ldr	r3, [r3, r2]
 8002b64:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	220f      	movs	r2, #15
 8002b70:	409a      	lsls	r2, r3
 8002b72:	0013      	movs	r3, r2
 8002b74:	43da      	mvns	r2, r3
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	23a0      	movs	r3, #160	@ 0xa0
 8002b80:	05db      	lsls	r3, r3, #23
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d013      	beq.n	8002bae <HAL_GPIO_Init+0x1d6>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a45      	ldr	r2, [pc, #276]	@ (8002ca0 <HAL_GPIO_Init+0x2c8>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d00d      	beq.n	8002baa <HAL_GPIO_Init+0x1d2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a44      	ldr	r2, [pc, #272]	@ (8002ca4 <HAL_GPIO_Init+0x2cc>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d007      	beq.n	8002ba6 <HAL_GPIO_Init+0x1ce>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a43      	ldr	r2, [pc, #268]	@ (8002ca8 <HAL_GPIO_Init+0x2d0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d101      	bne.n	8002ba2 <HAL_GPIO_Init+0x1ca>
 8002b9e:	2305      	movs	r3, #5
 8002ba0:	e006      	b.n	8002bb0 <HAL_GPIO_Init+0x1d8>
 8002ba2:	2306      	movs	r3, #6
 8002ba4:	e004      	b.n	8002bb0 <HAL_GPIO_Init+0x1d8>
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e002      	b.n	8002bb0 <HAL_GPIO_Init+0x1d8>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <HAL_GPIO_Init+0x1d8>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	2103      	movs	r1, #3
 8002bb4:	400a      	ands	r2, r1
 8002bb6:	00d2      	lsls	r2, r2, #3
 8002bb8:	4093      	lsls	r3, r2
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002bc0:	4936      	ldr	r1, [pc, #216]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	089b      	lsrs	r3, r3, #2
 8002bc6:	3318      	adds	r3, #24
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002bce:	4a33      	ldr	r2, [pc, #204]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002bd0:	2380      	movs	r3, #128	@ 0x80
 8002bd2:	58d3      	ldr	r3, [r2, r3]
 8002bd4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	43da      	mvns	r2, r3
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	2380      	movs	r3, #128	@ 0x80
 8002be6:	025b      	lsls	r3, r3, #9
 8002be8:	4013      	ands	r3, r2
 8002bea:	d003      	beq.n	8002bf4 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002bf4:	4929      	ldr	r1, [pc, #164]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002bf6:	2280      	movs	r2, #128	@ 0x80
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002bfc:	4a27      	ldr	r2, [pc, #156]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002bfe:	2384      	movs	r3, #132	@ 0x84
 8002c00:	58d3      	ldr	r3, [r2, r3]
 8002c02:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	43da      	mvns	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	2380      	movs	r3, #128	@ 0x80
 8002c14:	029b      	lsls	r3, r3, #10
 8002c16:	4013      	ands	r3, r2
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002c22:	491e      	ldr	r1, [pc, #120]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002c24:	2284      	movs	r2, #132	@ 0x84
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	43da      	mvns	r2, r3
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	4013      	ands	r3, r2
 8002c38:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	2380      	movs	r3, #128	@ 0x80
 8002c40:	035b      	lsls	r3, r3, #13
 8002c42:	4013      	ands	r3, r2
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002c4e:	4b13      	ldr	r3, [pc, #76]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002c54:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43da      	mvns	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	4013      	ands	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	2380      	movs	r3, #128	@ 0x80
 8002c6a:	039b      	lsls	r3, r3, #14
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002c78:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <HAL_GPIO_Init+0x2c4>)
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	3301      	adds	r3, #1
 8002c82:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	40da      	lsrs	r2, r3
 8002c8c:	1e13      	subs	r3, r2, #0
 8002c8e:	d000      	beq.n	8002c92 <HAL_GPIO_Init+0x2ba>
 8002c90:	e6aa      	b.n	80029e8 <HAL_GPIO_Init+0x10>
  }
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	46c0      	nop			@ (mov r8, r8)
 8002c96:	46bd      	mov	sp, r7
 8002c98:	b006      	add	sp, #24
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40021800 	.word	0x40021800
 8002ca0:	50000400 	.word	0x50000400
 8002ca4:	50000800 	.word	0x50000800
 8002ca8:	50001400 	.word	0x50001400

08002cac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002cba:	e0b4      	b.n	8002e26 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d100      	bne.n	8002cd0 <HAL_GPIO_DeInit+0x24>
 8002cce:	e0a7      	b.n	8002e20 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8002cd0:	4a5a      	ldr	r2, [pc, #360]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	089b      	lsrs	r3, r3, #2
 8002cd6:	3318      	adds	r3, #24
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	589b      	ldr	r3, [r3, r2]
 8002cdc:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	220f      	movs	r2, #15
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4013      	ands	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	23a0      	movs	r3, #160	@ 0xa0
 8002cf4:	05db      	lsls	r3, r3, #23
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d013      	beq.n	8002d22 <HAL_GPIO_DeInit+0x76>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a50      	ldr	r2, [pc, #320]	@ (8002e40 <HAL_GPIO_DeInit+0x194>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d00d      	beq.n	8002d1e <HAL_GPIO_DeInit+0x72>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a4f      	ldr	r2, [pc, #316]	@ (8002e44 <HAL_GPIO_DeInit+0x198>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d007      	beq.n	8002d1a <HAL_GPIO_DeInit+0x6e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002e48 <HAL_GPIO_DeInit+0x19c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_GPIO_DeInit+0x6a>
 8002d12:	2305      	movs	r3, #5
 8002d14:	e006      	b.n	8002d24 <HAL_GPIO_DeInit+0x78>
 8002d16:	2306      	movs	r3, #6
 8002d18:	e004      	b.n	8002d24 <HAL_GPIO_DeInit+0x78>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e002      	b.n	8002d24 <HAL_GPIO_DeInit+0x78>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <HAL_GPIO_DeInit+0x78>
 8002d22:	2300      	movs	r3, #0
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	2103      	movs	r1, #3
 8002d28:	400a      	ands	r2, r1
 8002d2a:	00d2      	lsls	r2, r2, #3
 8002d2c:	4093      	lsls	r3, r2
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d136      	bne.n	8002da2 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002d34:	4a41      	ldr	r2, [pc, #260]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d36:	2380      	movs	r3, #128	@ 0x80
 8002d38:	58d3      	ldr	r3, [r2, r3]
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	43d2      	mvns	r2, r2
 8002d3e:	493f      	ldr	r1, [pc, #252]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	2280      	movs	r2, #128	@ 0x80
 8002d44:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8002d46:	4a3d      	ldr	r2, [pc, #244]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d48:	2384      	movs	r3, #132	@ 0x84
 8002d4a:	58d3      	ldr	r3, [r2, r3]
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	43d2      	mvns	r2, r2
 8002d50:	493a      	ldr	r1, [pc, #232]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	2284      	movs	r2, #132	@ 0x84
 8002d56:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002d58:	4b38      	ldr	r3, [pc, #224]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	43d9      	mvns	r1, r3
 8002d60:	4b36      	ldr	r3, [pc, #216]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d62:	400a      	ands	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002d66:	4b35      	ldr	r3, [pc, #212]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	43d9      	mvns	r1, r3
 8002d6e:	4b33      	ldr	r3, [pc, #204]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d70:	400a      	ands	r2, r1
 8002d72:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	2203      	movs	r2, #3
 8002d78:	4013      	ands	r3, r2
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	220f      	movs	r2, #15
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	0013      	movs	r3, r2
 8002d82:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002d84:	4a2d      	ldr	r2, [pc, #180]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	089b      	lsrs	r3, r3, #2
 8002d8a:	3318      	adds	r3, #24
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	589a      	ldr	r2, [r3, r2]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	43d9      	mvns	r1, r3
 8002d94:	4829      	ldr	r0, [pc, #164]	@ (8002e3c <HAL_GPIO_DeInit+0x190>)
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	089b      	lsrs	r3, r3, #2
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	3318      	adds	r3, #24
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2103      	movs	r1, #3
 8002dac:	4099      	lsls	r1, r3
 8002dae:	000b      	movs	r3, r1
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	08da      	lsrs	r2, r3, #3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	3208      	adds	r2, #8
 8002dbe:	0092      	lsls	r2, r2, #2
 8002dc0:	58d3      	ldr	r3, [r2, r3]
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	2107      	movs	r1, #7
 8002dc6:	400a      	ands	r2, r1
 8002dc8:	0092      	lsls	r2, r2, #2
 8002dca:	210f      	movs	r1, #15
 8002dcc:	4091      	lsls	r1, r2
 8002dce:	000a      	movs	r2, r1
 8002dd0:	43d1      	mvns	r1, r2
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	08d2      	lsrs	r2, r2, #3
 8002dd6:	4019      	ands	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3208      	adds	r2, #8
 8002ddc:	0092      	lsls	r2, r2, #2
 8002dde:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	0052      	lsls	r2, r2, #1
 8002de8:	2103      	movs	r1, #3
 8002dea:	4091      	lsls	r1, r2
 8002dec:	000a      	movs	r2, r1
 8002dee:	43d2      	mvns	r2, r2
 8002df0:	401a      	ands	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	4091      	lsls	r1, r2
 8002e00:	000a      	movs	r2, r1
 8002e02:	43d2      	mvns	r2, r2
 8002e04:	401a      	ands	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	0052      	lsls	r2, r2, #1
 8002e12:	2103      	movs	r1, #3
 8002e14:	4091      	lsls	r1, r2
 8002e16:	000a      	movs	r2, r1
 8002e18:	43d2      	mvns	r2, r2
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	3301      	adds	r3, #1
 8002e24:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002e26:	683a      	ldr	r2, [r7, #0]
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	40da      	lsrs	r2, r3
 8002e2c:	1e13      	subs	r3, r2, #0
 8002e2e:	d000      	beq.n	8002e32 <HAL_GPIO_DeInit+0x186>
 8002e30:	e744      	b.n	8002cbc <HAL_GPIO_DeInit+0x10>
  }
}
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	46c0      	nop			@ (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b006      	add	sp, #24
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40021800 	.word	0x40021800
 8002e40:	50000400 	.word	0x50000400
 8002e44:	50000800 	.word	0x50000800
 8002e48:	50001400 	.word	0x50001400

08002e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	000a      	movs	r2, r1
 8002e56:	1cbb      	adds	r3, r7, #2
 8002e58:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	1cba      	adds	r2, r7, #2
 8002e60:	8812      	ldrh	r2, [r2, #0]
 8002e62:	4013      	ands	r3, r2
 8002e64:	d004      	beq.n	8002e70 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002e66:	230f      	movs	r3, #15
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e003      	b.n	8002e78 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e70:	230f      	movs	r3, #15
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	2200      	movs	r2, #0
 8002e76:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002e78:	230f      	movs	r3, #15
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	781b      	ldrb	r3, [r3, #0]
}
 8002e7e:	0018      	movs	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b004      	add	sp, #16
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e1d0      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	d100      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x1e>
 8002ea4:	e069      	b.n	8002f7a <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ea6:	4bc8      	ldr	r3, [pc, #800]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2238      	movs	r2, #56	@ 0x38
 8002eac:	4013      	ands	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	2b08      	cmp	r3, #8
 8002eb4:	d105      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d15d      	bne.n	8002f7a <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e1bc      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	2380      	movs	r3, #128	@ 0x80
 8002ec8:	025b      	lsls	r3, r3, #9
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d107      	bne.n	8002ede <HAL_RCC_OscConfig+0x56>
 8002ece:	4bbe      	ldr	r3, [pc, #760]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4bbd      	ldr	r3, [pc, #756]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002ed4:	2180      	movs	r1, #128	@ 0x80
 8002ed6:	0249      	lsls	r1, r1, #9
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	e020      	b.n	8002f20 <HAL_RCC_OscConfig+0x98>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	23a0      	movs	r3, #160	@ 0xa0
 8002ee4:	02db      	lsls	r3, r3, #11
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d10e      	bne.n	8002f08 <HAL_RCC_OscConfig+0x80>
 8002eea:	4bb7      	ldr	r3, [pc, #732]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4bb6      	ldr	r3, [pc, #728]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002ef0:	2180      	movs	r1, #128	@ 0x80
 8002ef2:	02c9      	lsls	r1, r1, #11
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	4bb3      	ldr	r3, [pc, #716]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4bb2      	ldr	r3, [pc, #712]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002efe:	2180      	movs	r1, #128	@ 0x80
 8002f00:	0249      	lsls	r1, r1, #9
 8002f02:	430a      	orrs	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	e00b      	b.n	8002f20 <HAL_RCC_OscConfig+0x98>
 8002f08:	4baf      	ldr	r3, [pc, #700]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	4bae      	ldr	r3, [pc, #696]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f0e:	49af      	ldr	r1, [pc, #700]	@ (80031cc <HAL_RCC_OscConfig+0x344>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	4bac      	ldr	r3, [pc, #688]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4bab      	ldr	r3, [pc, #684]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f1a:	49ad      	ldr	r1, [pc, #692]	@ (80031d0 <HAL_RCC_OscConfig+0x348>)
 8002f1c:	400a      	ands	r2, r1
 8002f1e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d014      	beq.n	8002f52 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f28:	f7fe f8c0 	bl	80010ac <HAL_GetTick>
 8002f2c:	0003      	movs	r3, r0
 8002f2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f30:	e008      	b.n	8002f44 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002f32:	f7fe f8bb 	bl	80010ac <HAL_GetTick>
 8002f36:	0002      	movs	r2, r0
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b64      	cmp	r3, #100	@ 0x64
 8002f3e:	d901      	bls.n	8002f44 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e17b      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f44:	4ba0      	ldr	r3, [pc, #640]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	2380      	movs	r3, #128	@ 0x80
 8002f4a:	029b      	lsls	r3, r3, #10
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d0f0      	beq.n	8002f32 <HAL_RCC_OscConfig+0xaa>
 8002f50:	e013      	b.n	8002f7a <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f52:	f7fe f8ab 	bl	80010ac <HAL_GetTick>
 8002f56:	0003      	movs	r3, r0
 8002f58:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe f8a6 	bl	80010ac <HAL_GetTick>
 8002f60:	0002      	movs	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	@ 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e166      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f6e:	4b96      	ldr	r3, [pc, #600]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	2380      	movs	r3, #128	@ 0x80
 8002f74:	029b      	lsls	r3, r3, #10
 8002f76:	4013      	ands	r3, r2
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	d100      	bne.n	8002f86 <HAL_RCC_OscConfig+0xfe>
 8002f84:	e086      	b.n	8003094 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f86:	4b90      	ldr	r3, [pc, #576]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2238      	movs	r2, #56	@ 0x38
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d12f      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e14c      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa2:	4b89      	ldr	r3, [pc, #548]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	4a8b      	ldr	r2, [pc, #556]	@ (80031d4 <HAL_RCC_OscConfig+0x34c>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	021a      	lsls	r2, r3, #8
 8002fb2:	4b85      	ldr	r3, [pc, #532]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d112      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002fbe:	4b82      	ldr	r3, [pc, #520]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a85      	ldr	r2, [pc, #532]	@ (80031d8 <HAL_RCC_OscConfig+0x350>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	4b7e      	ldr	r3, [pc, #504]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002fd2:	4b7d      	ldr	r3, [pc, #500]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	0adb      	lsrs	r3, r3, #11
 8002fd8:	2207      	movs	r2, #7
 8002fda:	4013      	ands	r3, r2
 8002fdc:	4a7f      	ldr	r2, [pc, #508]	@ (80031dc <HAL_RCC_OscConfig+0x354>)
 8002fde:	40da      	lsrs	r2, r3
 8002fe0:	4b7f      	ldr	r3, [pc, #508]	@ (80031e0 <HAL_RCC_OscConfig+0x358>)
 8002fe2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fe4:	4b7f      	ldr	r3, [pc, #508]	@ (80031e4 <HAL_RCC_OscConfig+0x35c>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7fe f803 	bl	8000ff4 <HAL_InitTick>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d050      	beq.n	8003094 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e122      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d030      	beq.n	8003060 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ffe:	4b72      	ldr	r3, [pc, #456]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a75      	ldr	r2, [pc, #468]	@ (80031d8 <HAL_RCC_OscConfig+0x350>)
 8003004:	4013      	ands	r3, r2
 8003006:	0019      	movs	r1, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	4b6e      	ldr	r3, [pc, #440]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800300e:	430a      	orrs	r2, r1
 8003010:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003012:	4b6d      	ldr	r3, [pc, #436]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4b6c      	ldr	r3, [pc, #432]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003018:	2180      	movs	r1, #128	@ 0x80
 800301a:	0049      	lsls	r1, r1, #1
 800301c:	430a      	orrs	r2, r1
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7fe f844 	bl	80010ac <HAL_GetTick>
 8003024:	0003      	movs	r3, r0
 8003026:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800302a:	f7fe f83f 	bl	80010ac <HAL_GetTick>
 800302e:	0002      	movs	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e0ff      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800303c:	4b62      	ldr	r3, [pc, #392]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	2380      	movs	r3, #128	@ 0x80
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4013      	ands	r3, r2
 8003046:	d0f0      	beq.n	800302a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003048:	4b5f      	ldr	r3, [pc, #380]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	4a61      	ldr	r2, [pc, #388]	@ (80031d4 <HAL_RCC_OscConfig+0x34c>)
 800304e:	4013      	ands	r3, r2
 8003050:	0019      	movs	r1, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	021a      	lsls	r2, r3, #8
 8003058:	4b5b      	ldr	r3, [pc, #364]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	e019      	b.n	8003094 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003060:	4b59      	ldr	r3, [pc, #356]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4b58      	ldr	r3, [pc, #352]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003066:	4960      	ldr	r1, [pc, #384]	@ (80031e8 <HAL_RCC_OscConfig+0x360>)
 8003068:	400a      	ands	r2, r1
 800306a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7fe f81e 	bl	80010ac <HAL_GetTick>
 8003070:	0003      	movs	r3, r0
 8003072:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003076:	f7fe f819 	bl	80010ac <HAL_GetTick>
 800307a:	0002      	movs	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e0d9      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003088:	4b4f      	ldr	r3, [pc, #316]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	2380      	movs	r3, #128	@ 0x80
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4013      	ands	r3, r2
 8003092:	d1f0      	bne.n	8003076 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2208      	movs	r2, #8
 800309a:	4013      	ands	r3, r2
 800309c:	d042      	beq.n	8003124 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800309e:	4b4a      	ldr	r3, [pc, #296]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	2238      	movs	r2, #56	@ 0x38
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b18      	cmp	r3, #24
 80030a8:	d105      	bne.n	80030b6 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d138      	bne.n	8003124 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e0c2      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d019      	beq.n	80030f2 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80030be:	4b42      	ldr	r3, [pc, #264]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030c2:	4b41      	ldr	r3, [pc, #260]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030c4:	2101      	movs	r1, #1
 80030c6:	430a      	orrs	r2, r1
 80030c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ca:	f7fd ffef 	bl	80010ac <HAL_GetTick>
 80030ce:	0003      	movs	r3, r0
 80030d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80030d4:	f7fd ffea 	bl	80010ac <HAL_GetTick>
 80030d8:	0002      	movs	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e0aa      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80030e6:	4b38      	ldr	r3, [pc, #224]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ea:	2202      	movs	r2, #2
 80030ec:	4013      	ands	r3, r2
 80030ee:	d0f1      	beq.n	80030d4 <HAL_RCC_OscConfig+0x24c>
 80030f0:	e018      	b.n	8003124 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80030f2:	4b35      	ldr	r3, [pc, #212]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030f6:	4b34      	ldr	r3, [pc, #208]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 80030f8:	2101      	movs	r1, #1
 80030fa:	438a      	bics	r2, r1
 80030fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fe:	f7fd ffd5 	bl	80010ac <HAL_GetTick>
 8003102:	0003      	movs	r3, r0
 8003104:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003108:	f7fd ffd0 	bl	80010ac <HAL_GetTick>
 800310c:	0002      	movs	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e090      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800311a:	4b2b      	ldr	r3, [pc, #172]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800311c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800311e:	2202      	movs	r2, #2
 8003120:	4013      	ands	r3, r2
 8003122:	d1f1      	bne.n	8003108 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2204      	movs	r2, #4
 800312a:	4013      	ands	r3, r2
 800312c:	d100      	bne.n	8003130 <HAL_RCC_OscConfig+0x2a8>
 800312e:	e084      	b.n	800323a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003130:	230f      	movs	r3, #15
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003138:	4b23      	ldr	r3, [pc, #140]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2238      	movs	r2, #56	@ 0x38
 800313e:	4013      	ands	r3, r2
 8003140:	2b20      	cmp	r3, #32
 8003142:	d106      	bne.n	8003152 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d000      	beq.n	800314e <HAL_RCC_OscConfig+0x2c6>
 800314c:	e075      	b.n	800323a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e074      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d106      	bne.n	8003168 <HAL_RCC_OscConfig+0x2e0>
 800315a:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800315c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800315e:	4b1a      	ldr	r3, [pc, #104]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003160:	2101      	movs	r1, #1
 8003162:	430a      	orrs	r2, r1
 8003164:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003166:	e01c      	b.n	80031a2 <HAL_RCC_OscConfig+0x31a>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2b05      	cmp	r3, #5
 800316e:	d10c      	bne.n	800318a <HAL_RCC_OscConfig+0x302>
 8003170:	4b15      	ldr	r3, [pc, #84]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003172:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003174:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003176:	2104      	movs	r1, #4
 8003178:	430a      	orrs	r2, r1
 800317a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800317c:	4b12      	ldr	r3, [pc, #72]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800317e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003180:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003182:	2101      	movs	r1, #1
 8003184:	430a      	orrs	r2, r1
 8003186:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003188:	e00b      	b.n	80031a2 <HAL_RCC_OscConfig+0x31a>
 800318a:	4b0f      	ldr	r3, [pc, #60]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800318c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800318e:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003190:	2101      	movs	r1, #1
 8003192:	438a      	bics	r2, r1
 8003194:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003196:	4b0c      	ldr	r3, [pc, #48]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 8003198:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800319a:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <HAL_RCC_OscConfig+0x340>)
 800319c:	2104      	movs	r1, #4
 800319e:	438a      	bics	r2, r1
 80031a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d028      	beq.n	80031fc <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031aa:	f7fd ff7f 	bl	80010ac <HAL_GetTick>
 80031ae:	0003      	movs	r3, r0
 80031b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80031b2:	e01d      	b.n	80031f0 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b4:	f7fd ff7a 	bl	80010ac <HAL_GetTick>
 80031b8:	0002      	movs	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	4a0b      	ldr	r2, [pc, #44]	@ (80031ec <HAL_RCC_OscConfig+0x364>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d915      	bls.n	80031f0 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e039      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
 80031c8:	40021000 	.word	0x40021000
 80031cc:	fffeffff 	.word	0xfffeffff
 80031d0:	fffbffff 	.word	0xfffbffff
 80031d4:	ffff80ff 	.word	0xffff80ff
 80031d8:	ffffc7ff 	.word	0xffffc7ff
 80031dc:	02dc6c00 	.word	0x02dc6c00
 80031e0:	20000000 	.word	0x20000000
 80031e4:	20000008 	.word	0x20000008
 80031e8:	fffffeff 	.word	0xfffffeff
 80031ec:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80031f0:	4b14      	ldr	r3, [pc, #80]	@ (8003244 <HAL_RCC_OscConfig+0x3bc>)
 80031f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f4:	2202      	movs	r2, #2
 80031f6:	4013      	ands	r3, r2
 80031f8:	d0dc      	beq.n	80031b4 <HAL_RCC_OscConfig+0x32c>
 80031fa:	e013      	b.n	8003224 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7fd ff56 	bl	80010ac <HAL_GetTick>
 8003200:	0003      	movs	r3, r0
 8003202:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003204:	e009      	b.n	800321a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003206:	f7fd ff51 	bl	80010ac <HAL_GetTick>
 800320a:	0002      	movs	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	4a0d      	ldr	r2, [pc, #52]	@ (8003248 <HAL_RCC_OscConfig+0x3c0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e010      	b.n	800323c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800321a:	4b0a      	ldr	r3, [pc, #40]	@ (8003244 <HAL_RCC_OscConfig+0x3bc>)
 800321c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321e:	2202      	movs	r2, #2
 8003220:	4013      	ands	r3, r2
 8003222:	d1f0      	bne.n	8003206 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003224:	230f      	movs	r3, #15
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d105      	bne.n	800323a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800322e:	4b05      	ldr	r3, [pc, #20]	@ (8003244 <HAL_RCC_OscConfig+0x3bc>)
 8003230:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003232:	4b04      	ldr	r3, [pc, #16]	@ (8003244 <HAL_RCC_OscConfig+0x3bc>)
 8003234:	4905      	ldr	r1, [pc, #20]	@ (800324c <HAL_RCC_OscConfig+0x3c4>)
 8003236:	400a      	ands	r2, r1
 8003238:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	0018      	movs	r0, r3
 800323e:	46bd      	mov	sp, r7
 8003240:	b006      	add	sp, #24
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40021000 	.word	0x40021000
 8003248:	00001388 	.word	0x00001388
 800324c:	efffffff 	.word	0xefffffff

08003250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e0e9      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003264:	4b76      	ldr	r3, [pc, #472]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2207      	movs	r2, #7
 800326a:	4013      	ands	r3, r2
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d91e      	bls.n	80032b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003272:	4b73      	ldr	r3, [pc, #460]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2207      	movs	r2, #7
 8003278:	4393      	bics	r3, r2
 800327a:	0019      	movs	r1, r3
 800327c:	4b70      	ldr	r3, [pc, #448]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003284:	f7fd ff12 	bl	80010ac <HAL_GetTick>
 8003288:	0003      	movs	r3, r0
 800328a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800328c:	e009      	b.n	80032a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800328e:	f7fd ff0d 	bl	80010ac <HAL_GetTick>
 8003292:	0002      	movs	r2, r0
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	4a6a      	ldr	r2, [pc, #424]	@ (8003444 <HAL_RCC_ClockConfig+0x1f4>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e0ca      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032a2:	4b67      	ldr	r3, [pc, #412]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2207      	movs	r2, #7
 80032a8:	4013      	ands	r3, r2
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d1ee      	bne.n	800328e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2202      	movs	r2, #2
 80032b6:	4013      	ands	r3, r2
 80032b8:	d017      	beq.n	80032ea <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2204      	movs	r2, #4
 80032c0:	4013      	ands	r3, r2
 80032c2:	d008      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80032c4:	4b60      	ldr	r3, [pc, #384]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	4a60      	ldr	r2, [pc, #384]	@ (800344c <HAL_RCC_ClockConfig+0x1fc>)
 80032ca:	401a      	ands	r2, r3
 80032cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80032ce:	21b0      	movs	r1, #176	@ 0xb0
 80032d0:	0109      	lsls	r1, r1, #4
 80032d2:	430a      	orrs	r2, r1
 80032d4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d6:	4b5c      	ldr	r3, [pc, #368]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	4a5d      	ldr	r2, [pc, #372]	@ (8003450 <HAL_RCC_ClockConfig+0x200>)
 80032dc:	4013      	ands	r3, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	4b58      	ldr	r3, [pc, #352]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80032e6:	430a      	orrs	r2, r1
 80032e8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2201      	movs	r2, #1
 80032f0:	4013      	ands	r3, r2
 80032f2:	d055      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80032f4:	4b54      	ldr	r3, [pc, #336]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	221c      	movs	r2, #28
 80032fa:	4393      	bics	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	4b51      	ldr	r3, [pc, #324]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003304:	430a      	orrs	r2, r1
 8003306:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d107      	bne.n	8003320 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003310:	4b4d      	ldr	r3, [pc, #308]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	2380      	movs	r3, #128	@ 0x80
 8003316:	029b      	lsls	r3, r3, #10
 8003318:	4013      	ands	r3, r2
 800331a:	d11f      	bne.n	800335c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e08b      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d107      	bne.n	8003338 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003328:	4b47      	ldr	r3, [pc, #284]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	2380      	movs	r3, #128	@ 0x80
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	4013      	ands	r3, r2
 8003332:	d113      	bne.n	800335c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e07f      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d106      	bne.n	800334e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003340:	4b41      	ldr	r3, [pc, #260]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003344:	2202      	movs	r2, #2
 8003346:	4013      	ands	r3, r2
 8003348:	d108      	bne.n	800335c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e074      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800334e:	4b3e      	ldr	r3, [pc, #248]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003352:	2202      	movs	r2, #2
 8003354:	4013      	ands	r3, r2
 8003356:	d101      	bne.n	800335c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e06d      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800335c:	4b3a      	ldr	r3, [pc, #232]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2207      	movs	r2, #7
 8003362:	4393      	bics	r3, r2
 8003364:	0019      	movs	r1, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	4b37      	ldr	r3, [pc, #220]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 800336c:	430a      	orrs	r2, r1
 800336e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003370:	f7fd fe9c 	bl	80010ac <HAL_GetTick>
 8003374:	0003      	movs	r3, r0
 8003376:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003378:	e009      	b.n	800338e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800337a:	f7fd fe97 	bl	80010ac <HAL_GetTick>
 800337e:	0002      	movs	r2, r0
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	4a2f      	ldr	r2, [pc, #188]	@ (8003444 <HAL_RCC_ClockConfig+0x1f4>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d901      	bls.n	800338e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e054      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338e:	4b2e      	ldr	r3, [pc, #184]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2238      	movs	r2, #56	@ 0x38
 8003394:	401a      	ands	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	429a      	cmp	r2, r3
 800339e:	d1ec      	bne.n	800337a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033a0:	4b27      	ldr	r3, [pc, #156]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2207      	movs	r2, #7
 80033a6:	4013      	ands	r3, r2
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d21e      	bcs.n	80033ec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ae:	4b24      	ldr	r3, [pc, #144]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2207      	movs	r2, #7
 80033b4:	4393      	bics	r3, r2
 80033b6:	0019      	movs	r1, r3
 80033b8:	4b21      	ldr	r3, [pc, #132]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80033c0:	f7fd fe74 	bl	80010ac <HAL_GetTick>
 80033c4:	0003      	movs	r3, r0
 80033c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033c8:	e009      	b.n	80033de <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80033ca:	f7fd fe6f 	bl	80010ac <HAL_GetTick>
 80033ce:	0002      	movs	r2, r0
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003444 <HAL_RCC_ClockConfig+0x1f4>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e02c      	b.n	8003438 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033de:	4b18      	ldr	r3, [pc, #96]	@ (8003440 <HAL_RCC_ClockConfig+0x1f0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2207      	movs	r2, #7
 80033e4:	4013      	ands	r3, r2
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d1ee      	bne.n	80033ca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2204      	movs	r2, #4
 80033f2:	4013      	ands	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033f6:	4b14      	ldr	r3, [pc, #80]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	4a16      	ldr	r2, [pc, #88]	@ (8003454 <HAL_RCC_ClockConfig+0x204>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	0019      	movs	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	4b10      	ldr	r3, [pc, #64]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003406:	430a      	orrs	r2, r1
 8003408:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800340a:	f000 f82b 	bl	8003464 <HAL_RCC_GetSysClockFreq>
 800340e:	0001      	movs	r1, r0
 8003410:	4b0d      	ldr	r3, [pc, #52]	@ (8003448 <HAL_RCC_ClockConfig+0x1f8>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	0a1b      	lsrs	r3, r3, #8
 8003416:	220f      	movs	r2, #15
 8003418:	401a      	ands	r2, r3
 800341a:	4b0f      	ldr	r3, [pc, #60]	@ (8003458 <HAL_RCC_ClockConfig+0x208>)
 800341c:	0092      	lsls	r2, r2, #2
 800341e:	58d3      	ldr	r3, [r2, r3]
 8003420:	221f      	movs	r2, #31
 8003422:	4013      	ands	r3, r2
 8003424:	000a      	movs	r2, r1
 8003426:	40da      	lsrs	r2, r3
 8003428:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <HAL_RCC_ClockConfig+0x20c>)
 800342a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800342c:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <HAL_RCC_ClockConfig+0x210>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0018      	movs	r0, r3
 8003432:	f7fd fddf 	bl	8000ff4 <HAL_InitTick>
 8003436:	0003      	movs	r3, r0
}
 8003438:	0018      	movs	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	b004      	add	sp, #16
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40022000 	.word	0x40022000
 8003444:	00001388 	.word	0x00001388
 8003448:	40021000 	.word	0x40021000
 800344c:	ffff84ff 	.word	0xffff84ff
 8003450:	fffff0ff 	.word	0xfffff0ff
 8003454:	ffff8fff 	.word	0xffff8fff
 8003458:	08004ca0 	.word	0x08004ca0
 800345c:	20000000 	.word	0x20000000
 8003460:	20000008 	.word	0x20000008

08003464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800346a:	4b1c      	ldr	r3, [pc, #112]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x78>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2238      	movs	r2, #56	@ 0x38
 8003470:	4013      	ands	r3, r2
 8003472:	d10f      	bne.n	8003494 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003474:	4b19      	ldr	r3, [pc, #100]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x78>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	0adb      	lsrs	r3, r3, #11
 800347a:	2207      	movs	r2, #7
 800347c:	4013      	ands	r3, r2
 800347e:	2201      	movs	r2, #1
 8003480:	409a      	lsls	r2, r3
 8003482:	0013      	movs	r3, r2
 8003484:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003486:	6839      	ldr	r1, [r7, #0]
 8003488:	4815      	ldr	r0, [pc, #84]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800348a:	f7fc fe3d 	bl	8000108 <__udivsi3>
 800348e:	0003      	movs	r3, r0
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	e01e      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003494:	4b11      	ldr	r3, [pc, #68]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x78>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2238      	movs	r2, #56	@ 0x38
 800349a:	4013      	ands	r3, r2
 800349c:	2b08      	cmp	r3, #8
 800349e:	d102      	bne.n	80034a6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034a0:	4b10      	ldr	r3, [pc, #64]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x80>)
 80034a2:	607b      	str	r3, [r7, #4]
 80034a4:	e015      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80034a6:	4b0d      	ldr	r3, [pc, #52]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x78>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2238      	movs	r2, #56	@ 0x38
 80034ac:	4013      	ands	r3, r2
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d103      	bne.n	80034ba <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034b2:	2380      	movs	r3, #128	@ 0x80
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	607b      	str	r3, [r7, #4]
 80034b8:	e00b      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80034ba:	4b08      	ldr	r3, [pc, #32]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x78>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2238      	movs	r2, #56	@ 0x38
 80034c0:	4013      	ands	r3, r2
 80034c2:	2b18      	cmp	r3, #24
 80034c4:	d103      	bne.n	80034ce <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80034c6:	23fa      	movs	r3, #250	@ 0xfa
 80034c8:	01db      	lsls	r3, r3, #7
 80034ca:	607b      	str	r3, [r7, #4]
 80034cc:	e001      	b.n	80034d2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 80034d2:	687b      	ldr	r3, [r7, #4]
}
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b002      	add	sp, #8
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40021000 	.word	0x40021000
 80034e0:	02dc6c00 	.word	0x02dc6c00
 80034e4:	007a1200 	.word	0x007a1200

080034e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80034f0:	2313      	movs	r3, #19
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034f8:	2312      	movs	r3, #18
 80034fa:	18fb      	adds	r3, r7, r3
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	2380      	movs	r3, #128	@ 0x80
 8003506:	029b      	lsls	r3, r3, #10
 8003508:	4013      	ands	r3, r2
 800350a:	d100      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800350c:	e079      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800350e:	2011      	movs	r0, #17
 8003510:	183b      	adds	r3, r7, r0
 8003512:	2200      	movs	r2, #0
 8003514:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003516:	4b64      	ldr	r3, [pc, #400]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800351a:	2380      	movs	r3, #128	@ 0x80
 800351c:	055b      	lsls	r3, r3, #21
 800351e:	4013      	ands	r3, r2
 8003520:	d110      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003522:	4b61      	ldr	r3, [pc, #388]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003526:	4b60      	ldr	r3, [pc, #384]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003528:	2180      	movs	r1, #128	@ 0x80
 800352a:	0549      	lsls	r1, r1, #21
 800352c:	430a      	orrs	r2, r1
 800352e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003530:	4b5d      	ldr	r3, [pc, #372]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003532:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	055b      	lsls	r3, r3, #21
 8003538:	4013      	ands	r3, r2
 800353a:	60bb      	str	r3, [r7, #8]
 800353c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353e:	183b      	adds	r3, r7, r0
 8003540:	2201      	movs	r2, #1
 8003542:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003544:	4b58      	ldr	r3, [pc, #352]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003546:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003548:	23c0      	movs	r3, #192	@ 0xc0
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4013      	ands	r3, r2
 800354e:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d019      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	429a      	cmp	r2, r3
 800355e:	d014      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003560:	4b51      	ldr	r3, [pc, #324]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003564:	4a51      	ldr	r2, [pc, #324]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003566:	4013      	ands	r3, r2
 8003568:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800356a:	4b4f      	ldr	r3, [pc, #316]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800356c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800356e:	4b4e      	ldr	r3, [pc, #312]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003570:	2180      	movs	r1, #128	@ 0x80
 8003572:	0249      	lsls	r1, r1, #9
 8003574:	430a      	orrs	r2, r1
 8003576:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003578:	4b4b      	ldr	r3, [pc, #300]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800357a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800357c:	4b4a      	ldr	r3, [pc, #296]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800357e:	494c      	ldr	r1, [pc, #304]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003580:	400a      	ands	r2, r1
 8003582:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8003584:	4b48      	ldr	r3, [pc, #288]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2201      	movs	r2, #1
 800358e:	4013      	ands	r3, r2
 8003590:	d016      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003592:	f7fd fd8b 	bl	80010ac <HAL_GetTick>
 8003596:	0003      	movs	r3, r0
 8003598:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800359a:	e00c      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359c:	f7fd fd86 	bl	80010ac <HAL_GetTick>
 80035a0:	0002      	movs	r2, r0
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	4a43      	ldr	r2, [pc, #268]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d904      	bls.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 80035ac:	2313      	movs	r3, #19
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	2203      	movs	r2, #3
 80035b2:	701a      	strb	r2, [r3, #0]
          break;
 80035b4:	e004      	b.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80035b6:	4b3c      	ldr	r3, [pc, #240]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ba:	2202      	movs	r2, #2
 80035bc:	4013      	ands	r3, r2
 80035be:	d0ed      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 80035c0:	2313      	movs	r3, #19
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ca:	4b37      	ldr	r3, [pc, #220]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ce:	4a37      	ldr	r2, [pc, #220]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	0019      	movs	r1, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	699a      	ldr	r2, [r3, #24]
 80035d8:	4b33      	ldr	r3, [pc, #204]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035da:	430a      	orrs	r2, r1
 80035dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035de:	e005      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e0:	2312      	movs	r3, #18
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	2213      	movs	r2, #19
 80035e6:	18ba      	adds	r2, r7, r2
 80035e8:	7812      	ldrb	r2, [r2, #0]
 80035ea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035ec:	2311      	movs	r3, #17
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d105      	bne.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f6:	4b2c      	ldr	r3, [pc, #176]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035fa:	4b2b      	ldr	r3, [pc, #172]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035fc:	492e      	ldr	r1, [pc, #184]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035fe:	400a      	ands	r2, r1
 8003600:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2201      	movs	r2, #1
 8003608:	4013      	ands	r3, r2
 800360a:	d009      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800360c:	4b26      	ldr	r3, [pc, #152]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800360e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003610:	2203      	movs	r2, #3
 8003612:	4393      	bics	r3, r2
 8003614:	0019      	movs	r1, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	4b23      	ldr	r3, [pc, #140]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800361c:	430a      	orrs	r2, r1
 800361e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2240      	movs	r2, #64	@ 0x40
 8003626:	4013      	ands	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800362a:	4b1f      	ldr	r3, [pc, #124]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800362c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362e:	4a23      	ldr	r2, [pc, #140]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003630:	4013      	ands	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	4b1b      	ldr	r3, [pc, #108]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800363a:	430a      	orrs	r2, r1
 800363c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	2380      	movs	r3, #128	@ 0x80
 8003644:	01db      	lsls	r3, r3, #7
 8003646:	4013      	ands	r3, r2
 8003648:	d008      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800364a:	4b17      	ldr	r3, [pc, #92]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800364c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	0899      	lsrs	r1, r3, #2
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	4b14      	ldr	r3, [pc, #80]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003658:	430a      	orrs	r2, r1
 800365a:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	4013      	ands	r3, r2
 8003666:	d009      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003668:	4b0f      	ldr	r3, [pc, #60]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800366a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366c:	4a14      	ldr	r2, [pc, #80]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800366e:	4013      	ands	r3, r2
 8003670:	0019      	movs	r1, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	4b0c      	ldr	r3, [pc, #48]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003678:	430a      	orrs	r2, r1
 800367a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	da09      	bge.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003684:	4b08      	ldr	r3, [pc, #32]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	22e0      	movs	r2, #224	@ 0xe0
 800368a:	4393      	bics	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003694:	430a      	orrs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003698:	2312      	movs	r3, #18
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	781b      	ldrb	r3, [r3, #0]
}
 800369e:	0018      	movs	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b006      	add	sp, #24
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	40021000 	.word	0x40021000
 80036ac:	fffffcff 	.word	0xfffffcff
 80036b0:	fffeffff 	.word	0xfffeffff
 80036b4:	00001388 	.word	0x00001388
 80036b8:	efffffff 	.word	0xefffffff
 80036bc:	ffffcfff 	.word	0xffffcfff
 80036c0:	ffff3fff 	.word	0xffff3fff

080036c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e04a      	b.n	800376c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	223d      	movs	r2, #61	@ 0x3d
 80036da:	5c9b      	ldrb	r3, [r3, r2]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d107      	bne.n	80036f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	223c      	movs	r2, #60	@ 0x3c
 80036e6:	2100      	movs	r1, #0
 80036e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7fd fa03 	bl	8000af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	223d      	movs	r2, #61	@ 0x3d
 80036f6:	2102      	movs	r1, #2
 80036f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	3304      	adds	r3, #4
 8003702:	0019      	movs	r1, r3
 8003704:	0010      	movs	r0, r2
 8003706:	f000 fdab 	bl	8004260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2248      	movs	r2, #72	@ 0x48
 800370e:	2101      	movs	r1, #1
 8003710:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	223e      	movs	r2, #62	@ 0x3e
 8003716:	2101      	movs	r1, #1
 8003718:	5499      	strb	r1, [r3, r2]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	223f      	movs	r2, #63	@ 0x3f
 800371e:	2101      	movs	r1, #1
 8003720:	5499      	strb	r1, [r3, r2]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2240      	movs	r2, #64	@ 0x40
 8003726:	2101      	movs	r1, #1
 8003728:	5499      	strb	r1, [r3, r2]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2241      	movs	r2, #65	@ 0x41
 800372e:	2101      	movs	r1, #1
 8003730:	5499      	strb	r1, [r3, r2]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2242      	movs	r2, #66	@ 0x42
 8003736:	2101      	movs	r1, #1
 8003738:	5499      	strb	r1, [r3, r2]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2243      	movs	r2, #67	@ 0x43
 800373e:	2101      	movs	r1, #1
 8003740:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2244      	movs	r2, #68	@ 0x44
 8003746:	2101      	movs	r1, #1
 8003748:	5499      	strb	r1, [r3, r2]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2245      	movs	r2, #69	@ 0x45
 800374e:	2101      	movs	r1, #1
 8003750:	5499      	strb	r1, [r3, r2]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2246      	movs	r2, #70	@ 0x46
 8003756:	2101      	movs	r1, #1
 8003758:	5499      	strb	r1, [r3, r2]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2247      	movs	r2, #71	@ 0x47
 800375e:	2101      	movs	r1, #1
 8003760:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	223d      	movs	r2, #61	@ 0x3d
 8003766:	2101      	movs	r1, #1
 8003768:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b002      	add	sp, #8
 8003772:	bd80      	pop	{r7, pc}

08003774 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	223d      	movs	r2, #61	@ 0x3d
 8003780:	2102      	movs	r1, #2
 8003782:	5499      	strb	r1, [r3, r2]

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	4a27      	ldr	r2, [pc, #156]	@ (8003828 <HAL_TIM_Base_DeInit+0xb4>)
 800378c:	4013      	ands	r3, r2
 800378e:	d10d      	bne.n	80037ac <HAL_TIM_Base_DeInit+0x38>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4a25      	ldr	r2, [pc, #148]	@ (800382c <HAL_TIM_Base_DeInit+0xb8>)
 8003798:	4013      	ands	r3, r2
 800379a:	d107      	bne.n	80037ac <HAL_TIM_Base_DeInit+0x38>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2101      	movs	r1, #1
 80037a8:	438a      	bics	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	0018      	movs	r0, r3
 80037b0:	f7fd fa54 	bl	8000c5c <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2248      	movs	r2, #72	@ 0x48
 80037b8:	2100      	movs	r1, #0
 80037ba:	5499      	strb	r1, [r3, r2]

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	223e      	movs	r2, #62	@ 0x3e
 80037c0:	2100      	movs	r1, #0
 80037c2:	5499      	strb	r1, [r3, r2]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	223f      	movs	r2, #63	@ 0x3f
 80037c8:	2100      	movs	r1, #0
 80037ca:	5499      	strb	r1, [r3, r2]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2240      	movs	r2, #64	@ 0x40
 80037d0:	2100      	movs	r1, #0
 80037d2:	5499      	strb	r1, [r3, r2]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2241      	movs	r2, #65	@ 0x41
 80037d8:	2100      	movs	r1, #0
 80037da:	5499      	strb	r1, [r3, r2]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2242      	movs	r2, #66	@ 0x42
 80037e0:	2100      	movs	r1, #0
 80037e2:	5499      	strb	r1, [r3, r2]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2243      	movs	r2, #67	@ 0x43
 80037e8:	2100      	movs	r1, #0
 80037ea:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2244      	movs	r2, #68	@ 0x44
 80037f0:	2100      	movs	r1, #0
 80037f2:	5499      	strb	r1, [r3, r2]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2245      	movs	r2, #69	@ 0x45
 80037f8:	2100      	movs	r1, #0
 80037fa:	5499      	strb	r1, [r3, r2]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2246      	movs	r2, #70	@ 0x46
 8003800:	2100      	movs	r1, #0
 8003802:	5499      	strb	r1, [r3, r2]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2247      	movs	r2, #71	@ 0x47
 8003808:	2100      	movs	r1, #0
 800380a:	5499      	strb	r1, [r3, r2]

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	223d      	movs	r2, #61	@ 0x3d
 8003810:	2100      	movs	r1, #0
 8003812:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	223c      	movs	r2, #60	@ 0x3c
 8003818:	2100      	movs	r1, #0
 800381a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	0018      	movs	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	b002      	add	sp, #8
 8003824:	bd80      	pop	{r7, pc}
 8003826:	46c0      	nop			@ (mov r8, r8)
 8003828:	00001111 	.word	0x00001111
 800382c:	00000444 	.word	0x00000444

08003830 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	223d      	movs	r2, #61	@ 0x3d
 800383c:	5c9b      	ldrb	r3, [r3, r2]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d001      	beq.n	8003848 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e02f      	b.n	80038a8 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	223d      	movs	r2, #61	@ 0x3d
 800384c:	2102      	movs	r1, #2
 800384e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a16      	ldr	r2, [pc, #88]	@ (80038b0 <HAL_TIM_Base_Start+0x80>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d004      	beq.n	8003864 <HAL_TIM_Base_Start+0x34>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a15      	ldr	r2, [pc, #84]	@ (80038b4 <HAL_TIM_Base_Start+0x84>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d116      	bne.n	8003892 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4a13      	ldr	r2, [pc, #76]	@ (80038b8 <HAL_TIM_Base_Start+0x88>)
 800386c:	4013      	ands	r3, r2
 800386e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2b06      	cmp	r3, #6
 8003874:	d016      	beq.n	80038a4 <HAL_TIM_Base_Start+0x74>
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	2380      	movs	r3, #128	@ 0x80
 800387a:	025b      	lsls	r3, r3, #9
 800387c:	429a      	cmp	r2, r3
 800387e:	d011      	beq.n	80038a4 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2101      	movs	r1, #1
 800388c:	430a      	orrs	r2, r1
 800388e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003890:	e008      	b.n	80038a4 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2101      	movs	r1, #1
 800389e:	430a      	orrs	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e000      	b.n	80038a6 <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	0018      	movs	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b004      	add	sp, #16
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40012c00 	.word	0x40012c00
 80038b4:	40000400 	.word	0x40000400
 80038b8:	00010007 	.word	0x00010007

080038bc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003900 <HAL_TIM_Base_Stop+0x44>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	d10d      	bne.n	80038ec <HAL_TIM_Base_Stop+0x30>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	4a0b      	ldr	r2, [pc, #44]	@ (8003904 <HAL_TIM_Base_Stop+0x48>)
 80038d8:	4013      	ands	r3, r2
 80038da:	d107      	bne.n	80038ec <HAL_TIM_Base_Stop+0x30>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2101      	movs	r1, #1
 80038e8:	438a      	bics	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	223d      	movs	r2, #61	@ 0x3d
 80038f0:	2101      	movs	r1, #1
 80038f2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	0018      	movs	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b002      	add	sp, #8
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			@ (mov r8, r8)
 8003900:	00001111 	.word	0x00001111
 8003904:	00000444 	.word	0x00000444

08003908 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	223d      	movs	r2, #61	@ 0x3d
 8003914:	5c9b      	ldrb	r3, [r3, r2]
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	d001      	beq.n	8003920 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e037      	b.n	8003990 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	223d      	movs	r2, #61	@ 0x3d
 8003924:	2102      	movs	r1, #2
 8003926:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2101      	movs	r1, #1
 8003934:	430a      	orrs	r2, r1
 8003936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a16      	ldr	r2, [pc, #88]	@ (8003998 <HAL_TIM_Base_Start_IT+0x90>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d004      	beq.n	800394c <HAL_TIM_Base_Start_IT+0x44>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a15      	ldr	r2, [pc, #84]	@ (800399c <HAL_TIM_Base_Start_IT+0x94>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d116      	bne.n	800397a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	4a13      	ldr	r2, [pc, #76]	@ (80039a0 <HAL_TIM_Base_Start_IT+0x98>)
 8003954:	4013      	ands	r3, r2
 8003956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b06      	cmp	r3, #6
 800395c:	d016      	beq.n	800398c <HAL_TIM_Base_Start_IT+0x84>
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	2380      	movs	r3, #128	@ 0x80
 8003962:	025b      	lsls	r3, r3, #9
 8003964:	429a      	cmp	r2, r3
 8003966:	d011      	beq.n	800398c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2101      	movs	r1, #1
 8003974:	430a      	orrs	r2, r1
 8003976:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003978:	e008      	b.n	800398c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2101      	movs	r1, #1
 8003986:	430a      	orrs	r2, r1
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e000      	b.n	800398e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800398c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	0018      	movs	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	b004      	add	sp, #16
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40012c00 	.word	0x40012c00
 800399c:	40000400 	.word	0x40000400
 80039a0:	00010007 	.word	0x00010007

080039a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68da      	ldr	r2, [r3, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2101      	movs	r1, #1
 80039b8:	438a      	bics	r2, r1
 80039ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	4a0d      	ldr	r2, [pc, #52]	@ (80039f8 <HAL_TIM_Base_Stop_IT+0x54>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	d10d      	bne.n	80039e4 <HAL_TIM_Base_Stop_IT+0x40>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	4a0b      	ldr	r2, [pc, #44]	@ (80039fc <HAL_TIM_Base_Stop_IT+0x58>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	d107      	bne.n	80039e4 <HAL_TIM_Base_Stop_IT+0x40>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2101      	movs	r1, #1
 80039e0:	438a      	bics	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	223d      	movs	r2, #61	@ 0x3d
 80039e8:	2101      	movs	r1, #1
 80039ea:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	0018      	movs	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	b002      	add	sp, #8
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	46c0      	nop			@ (mov r8, r8)
 80039f8:	00001111 	.word	0x00001111
 80039fc:	00000444 	.word	0x00000444

08003a00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e04a      	b.n	8003aa8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	223d      	movs	r2, #61	@ 0x3d
 8003a16:	5c9b      	ldrb	r3, [r3, r2]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d107      	bne.n	8003a2e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	223c      	movs	r2, #60	@ 0x3c
 8003a22:	2100      	movs	r1, #0
 8003a24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f000 f841 	bl	8003ab0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	223d      	movs	r2, #61	@ 0x3d
 8003a32:	2102      	movs	r1, #2
 8003a34:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	0019      	movs	r1, r3
 8003a40:	0010      	movs	r0, r2
 8003a42:	f000 fc0d 	bl	8004260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2248      	movs	r2, #72	@ 0x48
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	223e      	movs	r2, #62	@ 0x3e
 8003a52:	2101      	movs	r1, #1
 8003a54:	5499      	strb	r1, [r3, r2]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	223f      	movs	r2, #63	@ 0x3f
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	5499      	strb	r1, [r3, r2]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2240      	movs	r2, #64	@ 0x40
 8003a62:	2101      	movs	r1, #1
 8003a64:	5499      	strb	r1, [r3, r2]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2241      	movs	r2, #65	@ 0x41
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	5499      	strb	r1, [r3, r2]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2242      	movs	r2, #66	@ 0x42
 8003a72:	2101      	movs	r1, #1
 8003a74:	5499      	strb	r1, [r3, r2]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2243      	movs	r2, #67	@ 0x43
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2244      	movs	r2, #68	@ 0x44
 8003a82:	2101      	movs	r1, #1
 8003a84:	5499      	strb	r1, [r3, r2]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2245      	movs	r2, #69	@ 0x45
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	5499      	strb	r1, [r3, r2]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2246      	movs	r2, #70	@ 0x46
 8003a92:	2101      	movs	r1, #1
 8003a94:	5499      	strb	r1, [r3, r2]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2247      	movs	r2, #71	@ 0x47
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	223d      	movs	r2, #61	@ 0x3d
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	b002      	add	sp, #8
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ab8:	46c0      	nop			@ (mov r8, r8)
 8003aba:	46bd      	mov	sp, r7
 8003abc:	b002      	add	sp, #8
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d108      	bne.n	8003ae2 <HAL_TIM_PWM_Start+0x22>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	223e      	movs	r2, #62	@ 0x3e
 8003ad4:	5c9b      	ldrb	r3, [r3, r2]
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	1e5a      	subs	r2, r3, #1
 8003adc:	4193      	sbcs	r3, r2
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	e037      	b.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	2b04      	cmp	r3, #4
 8003ae6:	d108      	bne.n	8003afa <HAL_TIM_PWM_Start+0x3a>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	223f      	movs	r2, #63	@ 0x3f
 8003aec:	5c9b      	ldrb	r3, [r3, r2]
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	1e5a      	subs	r2, r3, #1
 8003af4:	4193      	sbcs	r3, r2
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e02b      	b.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d108      	bne.n	8003b12 <HAL_TIM_PWM_Start+0x52>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2240      	movs	r2, #64	@ 0x40
 8003b04:	5c9b      	ldrb	r3, [r3, r2]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	1e5a      	subs	r2, r3, #1
 8003b0c:	4193      	sbcs	r3, r2
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	e01f      	b.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b0c      	cmp	r3, #12
 8003b16:	d108      	bne.n	8003b2a <HAL_TIM_PWM_Start+0x6a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2241      	movs	r2, #65	@ 0x41
 8003b1c:	5c9b      	ldrb	r3, [r3, r2]
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	1e5a      	subs	r2, r3, #1
 8003b24:	4193      	sbcs	r3, r2
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	e013      	b.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	2b10      	cmp	r3, #16
 8003b2e:	d108      	bne.n	8003b42 <HAL_TIM_PWM_Start+0x82>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2242      	movs	r2, #66	@ 0x42
 8003b34:	5c9b      	ldrb	r3, [r3, r2]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	1e5a      	subs	r2, r3, #1
 8003b3c:	4193      	sbcs	r3, r2
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	e007      	b.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2243      	movs	r2, #67	@ 0x43
 8003b46:	5c9b      	ldrb	r3, [r3, r2]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	1e5a      	subs	r2, r3, #1
 8003b4e:	4193      	sbcs	r3, r2
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e07b      	b.n	8003c52 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d104      	bne.n	8003b6a <HAL_TIM_PWM_Start+0xaa>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	223e      	movs	r2, #62	@ 0x3e
 8003b64:	2102      	movs	r1, #2
 8003b66:	5499      	strb	r1, [r3, r2]
 8003b68:	e023      	b.n	8003bb2 <HAL_TIM_PWM_Start+0xf2>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d104      	bne.n	8003b7a <HAL_TIM_PWM_Start+0xba>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	223f      	movs	r2, #63	@ 0x3f
 8003b74:	2102      	movs	r1, #2
 8003b76:	5499      	strb	r1, [r3, r2]
 8003b78:	e01b      	b.n	8003bb2 <HAL_TIM_PWM_Start+0xf2>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d104      	bne.n	8003b8a <HAL_TIM_PWM_Start+0xca>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2240      	movs	r2, #64	@ 0x40
 8003b84:	2102      	movs	r1, #2
 8003b86:	5499      	strb	r1, [r3, r2]
 8003b88:	e013      	b.n	8003bb2 <HAL_TIM_PWM_Start+0xf2>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b0c      	cmp	r3, #12
 8003b8e:	d104      	bne.n	8003b9a <HAL_TIM_PWM_Start+0xda>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2241      	movs	r2, #65	@ 0x41
 8003b94:	2102      	movs	r1, #2
 8003b96:	5499      	strb	r1, [r3, r2]
 8003b98:	e00b      	b.n	8003bb2 <HAL_TIM_PWM_Start+0xf2>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b10      	cmp	r3, #16
 8003b9e:	d104      	bne.n	8003baa <HAL_TIM_PWM_Start+0xea>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2242      	movs	r2, #66	@ 0x42
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	5499      	strb	r1, [r3, r2]
 8003ba8:	e003      	b.n	8003bb2 <HAL_TIM_PWM_Start+0xf2>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2243      	movs	r2, #67	@ 0x43
 8003bae:	2102      	movs	r1, #2
 8003bb0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6839      	ldr	r1, [r7, #0]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	0018      	movs	r0, r3
 8003bbc:	f000 fef4 	bl	80049a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a25      	ldr	r2, [pc, #148]	@ (8003c5c <HAL_TIM_PWM_Start+0x19c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d009      	beq.n	8003bde <HAL_TIM_PWM_Start+0x11e>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a24      	ldr	r2, [pc, #144]	@ (8003c60 <HAL_TIM_PWM_Start+0x1a0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d004      	beq.n	8003bde <HAL_TIM_PWM_Start+0x11e>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a22      	ldr	r2, [pc, #136]	@ (8003c64 <HAL_TIM_PWM_Start+0x1a4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d101      	bne.n	8003be2 <HAL_TIM_PWM_Start+0x122>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <HAL_TIM_PWM_Start+0x124>
 8003be2:	2300      	movs	r3, #0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2180      	movs	r1, #128	@ 0x80
 8003bf4:	0209      	lsls	r1, r1, #8
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a17      	ldr	r2, [pc, #92]	@ (8003c5c <HAL_TIM_PWM_Start+0x19c>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d004      	beq.n	8003c0e <HAL_TIM_PWM_Start+0x14e>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a17      	ldr	r2, [pc, #92]	@ (8003c68 <HAL_TIM_PWM_Start+0x1a8>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d116      	bne.n	8003c3c <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a15      	ldr	r2, [pc, #84]	@ (8003c6c <HAL_TIM_PWM_Start+0x1ac>)
 8003c16:	4013      	ands	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b06      	cmp	r3, #6
 8003c1e:	d016      	beq.n	8003c4e <HAL_TIM_PWM_Start+0x18e>
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	2380      	movs	r3, #128	@ 0x80
 8003c24:	025b      	lsls	r3, r3, #9
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d011      	beq.n	8003c4e <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2101      	movs	r1, #1
 8003c36:	430a      	orrs	r2, r1
 8003c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c3a:	e008      	b.n	8003c4e <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2101      	movs	r1, #1
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	e000      	b.n	8003c50 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c4e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	0018      	movs	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b004      	add	sp, #16
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	46c0      	nop			@ (mov r8, r8)
 8003c5c:	40012c00 	.word	0x40012c00
 8003c60:	40014400 	.word	0x40014400
 8003c64:	40014800 	.word	0x40014800
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	00010007 	.word	0x00010007

08003c70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d021      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2202      	movs	r2, #2
 8003c94:	4013      	ands	r3, r2
 8003c96:	d01d      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2203      	movs	r2, #3
 8003c9e:	4252      	negs	r2, r2
 8003ca0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2203      	movs	r2, #3
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d004      	beq.n	8003cbe <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f000 faba 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003cbc:	e007      	b.n	8003cce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f000 faad 	bl	8004220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f000 fab9 	bl	8004240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2204      	movs	r2, #4
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d022      	beq.n	8003d22 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2204      	movs	r2, #4
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	d01e      	beq.n	8003d22 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2205      	movs	r2, #5
 8003cea:	4252      	negs	r2, r2
 8003cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	23c0      	movs	r3, #192	@ 0xc0
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d004      	beq.n	8003d0c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	0018      	movs	r0, r3
 8003d06:	f000 fa93 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003d0a:	e007      	b.n	8003d1c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 fa86 	bl	8004220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	0018      	movs	r0, r3
 8003d18:	f000 fa92 	bl	8004240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2208      	movs	r2, #8
 8003d26:	4013      	ands	r3, r2
 8003d28:	d021      	beq.n	8003d6e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2208      	movs	r2, #8
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d01d      	beq.n	8003d6e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2209      	movs	r2, #9
 8003d38:	4252      	negs	r2, r2
 8003d3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2204      	movs	r2, #4
 8003d40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	2203      	movs	r2, #3
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	d004      	beq.n	8003d58 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	0018      	movs	r0, r3
 8003d52:	f000 fa6d 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003d56:	e007      	b.n	8003d68 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f000 fa60 	bl	8004220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	0018      	movs	r0, r3
 8003d64:	f000 fa6c 	bl	8004240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2210      	movs	r2, #16
 8003d72:	4013      	ands	r3, r2
 8003d74:	d022      	beq.n	8003dbc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2210      	movs	r2, #16
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d01e      	beq.n	8003dbc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2211      	movs	r2, #17
 8003d84:	4252      	negs	r2, r2
 8003d86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2208      	movs	r2, #8
 8003d8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	23c0      	movs	r3, #192	@ 0xc0
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d004      	beq.n	8003da6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 fa46 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003da4:	e007      	b.n	8003db6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	0018      	movs	r0, r3
 8003daa:	f000 fa39 	bl	8004220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	0018      	movs	r0, r3
 8003db2:	f000 fa45 	bl	8004240 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d00c      	beq.n	8003dde <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d008      	beq.n	8003dde <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	4252      	negs	r2, r2
 8003dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f7fc ff8d 	bl	8000cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2280      	movs	r2, #128	@ 0x80
 8003de2:	4013      	ands	r3, r2
 8003de4:	d00c      	beq.n	8003e00 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2280      	movs	r2, #128	@ 0x80
 8003dea:	4013      	ands	r3, r2
 8003dec:	d008      	beq.n	8003e00 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2281      	movs	r2, #129	@ 0x81
 8003df4:	4252      	negs	r2, r2
 8003df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	f000 ff08 	bl	8004c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	2380      	movs	r3, #128	@ 0x80
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4013      	ands	r3, r2
 8003e08:	d00b      	beq.n	8003e22 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d007      	beq.n	8003e22 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a16      	ldr	r2, [pc, #88]	@ (8003e70 <HAL_TIM_IRQHandler+0x200>)
 8003e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f000 feff 	bl	8004c20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2240      	movs	r2, #64	@ 0x40
 8003e26:	4013      	ands	r3, r2
 8003e28:	d00c      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2240      	movs	r2, #64	@ 0x40
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d008      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2241      	movs	r2, #65	@ 0x41
 8003e38:	4252      	negs	r2, r2
 8003e3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f000 fa06 	bl	8004250 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2220      	movs	r2, #32
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d00c      	beq.n	8003e66 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	4013      	ands	r3, r2
 8003e52:	d008      	beq.n	8003e66 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2221      	movs	r2, #33	@ 0x21
 8003e5a:	4252      	negs	r2, r2
 8003e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	0018      	movs	r0, r3
 8003e62:	f000 fecd 	bl	8004c00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e66:	46c0      	nop			@ (mov r8, r8)
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	b004      	add	sp, #16
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	46c0      	nop			@ (mov r8, r8)
 8003e70:	fffffeff 	.word	0xfffffeff

08003e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e80:	2317      	movs	r3, #23
 8003e82:	18fb      	adds	r3, r7, r3
 8003e84:	2200      	movs	r2, #0
 8003e86:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	223c      	movs	r2, #60	@ 0x3c
 8003e8c:	5c9b      	ldrb	r3, [r3, r2]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e0e5      	b.n	8004062 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	223c      	movs	r2, #60	@ 0x3c
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b14      	cmp	r3, #20
 8003ea2:	d900      	bls.n	8003ea6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003ea4:	e0d1      	b.n	800404a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	009a      	lsls	r2, r3, #2
 8003eaa:	4b70      	ldr	r3, [pc, #448]	@ (800406c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003eac:	18d3      	adds	r3, r2, r3
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68ba      	ldr	r2, [r7, #8]
 8003eb8:	0011      	movs	r1, r2
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f000 fa3c 	bl	8004338 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2108      	movs	r1, #8
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699a      	ldr	r2, [r3, #24]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2104      	movs	r1, #4
 8003edc:	438a      	bics	r2, r1
 8003ede:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6999      	ldr	r1, [r3, #24]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	691a      	ldr	r2, [r3, #16]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	619a      	str	r2, [r3, #24]
      break;
 8003ef2:	e0af      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	0011      	movs	r1, r2
 8003efc:	0018      	movs	r0, r3
 8003efe:	f000 fa9b 	bl	8004438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	699a      	ldr	r2, [r3, #24]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2180      	movs	r1, #128	@ 0x80
 8003f0e:	0109      	lsls	r1, r1, #4
 8003f10:	430a      	orrs	r2, r1
 8003f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4954      	ldr	r1, [pc, #336]	@ (8004070 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003f20:	400a      	ands	r2, r1
 8003f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6999      	ldr	r1, [r3, #24]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	021a      	lsls	r2, r3, #8
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	619a      	str	r2, [r3, #24]
      break;
 8003f38:	e08c      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68ba      	ldr	r2, [r7, #8]
 8003f40:	0011      	movs	r1, r2
 8003f42:	0018      	movs	r0, r3
 8003f44:	f000 faf6 	bl	8004534 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	69da      	ldr	r2, [r3, #28]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2108      	movs	r1, #8
 8003f54:	430a      	orrs	r2, r1
 8003f56:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	69da      	ldr	r2, [r3, #28]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2104      	movs	r1, #4
 8003f64:	438a      	bics	r2, r1
 8003f66:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	69d9      	ldr	r1, [r3, #28]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	691a      	ldr	r2, [r3, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	61da      	str	r2, [r3, #28]
      break;
 8003f7a:	e06b      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	0011      	movs	r1, r2
 8003f84:	0018      	movs	r0, r3
 8003f86:	f000 fb57 	bl	8004638 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	69da      	ldr	r2, [r3, #28]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2180      	movs	r1, #128	@ 0x80
 8003f96:	0109      	lsls	r1, r1, #4
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69da      	ldr	r2, [r3, #28]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4932      	ldr	r1, [pc, #200]	@ (8004070 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003fa8:	400a      	ands	r2, r1
 8003faa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69d9      	ldr	r1, [r3, #28]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	021a      	lsls	r2, r3, #8
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	61da      	str	r2, [r3, #28]
      break;
 8003fc0:	e048      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	0011      	movs	r1, r2
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f000 fb98 	bl	8004700 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2108      	movs	r1, #8
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2104      	movs	r1, #4
 8003fec:	438a      	bics	r2, r1
 8003fee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	691a      	ldr	r2, [r3, #16]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004002:	e027      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	0011      	movs	r1, r2
 800400c:	0018      	movs	r0, r3
 800400e:	f000 fbd1 	bl	80047b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2180      	movs	r1, #128	@ 0x80
 800401e:	0109      	lsls	r1, r1, #4
 8004020:	430a      	orrs	r2, r1
 8004022:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4910      	ldr	r1, [pc, #64]	@ (8004070 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004030:	400a      	ands	r2, r1
 8004032:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	021a      	lsls	r2, r3, #8
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004048:	e004      	b.n	8004054 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800404a:	2317      	movs	r3, #23
 800404c:	18fb      	adds	r3, r7, r3
 800404e:	2201      	movs	r2, #1
 8004050:	701a      	strb	r2, [r3, #0]
      break;
 8004052:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	223c      	movs	r2, #60	@ 0x3c
 8004058:	2100      	movs	r1, #0
 800405a:	5499      	strb	r1, [r3, r2]

  return status;
 800405c:	2317      	movs	r3, #23
 800405e:	18fb      	adds	r3, r7, r3
 8004060:	781b      	ldrb	r3, [r3, #0]
}
 8004062:	0018      	movs	r0, r3
 8004064:	46bd      	mov	sp, r7
 8004066:	b006      	add	sp, #24
 8004068:	bd80      	pop	{r7, pc}
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	08004ce0 	.word	0x08004ce0
 8004070:	fffffbff 	.word	0xfffffbff

08004074 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800407e:	230f      	movs	r3, #15
 8004080:	18fb      	adds	r3, r7, r3
 8004082:	2200      	movs	r2, #0
 8004084:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	223c      	movs	r2, #60	@ 0x3c
 800408a:	5c9b      	ldrb	r3, [r3, r2]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_TIM_ConfigClockSource+0x20>
 8004090:	2302      	movs	r3, #2
 8004092:	e0bc      	b.n	800420e <HAL_TIM_ConfigClockSource+0x19a>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	223c      	movs	r2, #60	@ 0x3c
 8004098:	2101      	movs	r1, #1
 800409a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	223d      	movs	r2, #61	@ 0x3d
 80040a0:	2102      	movs	r1, #2
 80040a2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4a5a      	ldr	r2, [pc, #360]	@ (8004218 <HAL_TIM_ConfigClockSource+0x1a4>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4a59      	ldr	r2, [pc, #356]	@ (800421c <HAL_TIM_ConfigClockSource+0x1a8>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2280      	movs	r2, #128	@ 0x80
 80040ca:	0192      	lsls	r2, r2, #6
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d040      	beq.n	8004152 <HAL_TIM_ConfigClockSource+0xde>
 80040d0:	2280      	movs	r2, #128	@ 0x80
 80040d2:	0192      	lsls	r2, r2, #6
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d900      	bls.n	80040da <HAL_TIM_ConfigClockSource+0x66>
 80040d8:	e088      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 80040da:	2280      	movs	r2, #128	@ 0x80
 80040dc:	0152      	lsls	r2, r2, #5
 80040de:	4293      	cmp	r3, r2
 80040e0:	d100      	bne.n	80040e4 <HAL_TIM_ConfigClockSource+0x70>
 80040e2:	e088      	b.n	80041f6 <HAL_TIM_ConfigClockSource+0x182>
 80040e4:	2280      	movs	r2, #128	@ 0x80
 80040e6:	0152      	lsls	r2, r2, #5
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d900      	bls.n	80040ee <HAL_TIM_ConfigClockSource+0x7a>
 80040ec:	e07e      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 80040ee:	2b70      	cmp	r3, #112	@ 0x70
 80040f0:	d018      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0xb0>
 80040f2:	d900      	bls.n	80040f6 <HAL_TIM_ConfigClockSource+0x82>
 80040f4:	e07a      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 80040f6:	2b60      	cmp	r3, #96	@ 0x60
 80040f8:	d04f      	beq.n	800419a <HAL_TIM_ConfigClockSource+0x126>
 80040fa:	d900      	bls.n	80040fe <HAL_TIM_ConfigClockSource+0x8a>
 80040fc:	e076      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 80040fe:	2b50      	cmp	r3, #80	@ 0x50
 8004100:	d03b      	beq.n	800417a <HAL_TIM_ConfigClockSource+0x106>
 8004102:	d900      	bls.n	8004106 <HAL_TIM_ConfigClockSource+0x92>
 8004104:	e072      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 8004106:	2b40      	cmp	r3, #64	@ 0x40
 8004108:	d057      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0x146>
 800410a:	d900      	bls.n	800410e <HAL_TIM_ConfigClockSource+0x9a>
 800410c:	e06e      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 800410e:	2b30      	cmp	r3, #48	@ 0x30
 8004110:	d063      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x166>
 8004112:	d86b      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 8004114:	2b20      	cmp	r3, #32
 8004116:	d060      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x166>
 8004118:	d868      	bhi.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
 800411a:	2b00      	cmp	r3, #0
 800411c:	d05d      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x166>
 800411e:	2b10      	cmp	r3, #16
 8004120:	d05b      	beq.n	80041da <HAL_TIM_ConfigClockSource+0x166>
 8004122:	e063      	b.n	80041ec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004134:	f000 fc18 	bl	8004968 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2277      	movs	r2, #119	@ 0x77
 8004144:	4313      	orrs	r3, r2
 8004146:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	609a      	str	r2, [r3, #8]
      break;
 8004150:	e052      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004162:	f000 fc01 	bl	8004968 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2180      	movs	r1, #128	@ 0x80
 8004172:	01c9      	lsls	r1, r1, #7
 8004174:	430a      	orrs	r2, r1
 8004176:	609a      	str	r2, [r3, #8]
      break;
 8004178:	e03e      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004186:	001a      	movs	r2, r3
 8004188:	f000 fb72 	bl	8004870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2150      	movs	r1, #80	@ 0x50
 8004192:	0018      	movs	r0, r3
 8004194:	f000 fbcc 	bl	8004930 <TIM_ITRx_SetConfig>
      break;
 8004198:	e02e      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041a6:	001a      	movs	r2, r3
 80041a8:	f000 fb90 	bl	80048cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2160      	movs	r1, #96	@ 0x60
 80041b2:	0018      	movs	r0, r3
 80041b4:	f000 fbbc 	bl	8004930 <TIM_ITRx_SetConfig>
      break;
 80041b8:	e01e      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041c6:	001a      	movs	r2, r3
 80041c8:	f000 fb52 	bl	8004870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2140      	movs	r1, #64	@ 0x40
 80041d2:	0018      	movs	r0, r3
 80041d4:	f000 fbac 	bl	8004930 <TIM_ITRx_SetConfig>
      break;
 80041d8:	e00e      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	0019      	movs	r1, r3
 80041e4:	0010      	movs	r0, r2
 80041e6:	f000 fba3 	bl	8004930 <TIM_ITRx_SetConfig>
      break;
 80041ea:	e005      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80041ec:	230f      	movs	r3, #15
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	2201      	movs	r2, #1
 80041f2:	701a      	strb	r2, [r3, #0]
      break;
 80041f4:	e000      	b.n	80041f8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80041f6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	223d      	movs	r2, #61	@ 0x3d
 80041fc:	2101      	movs	r1, #1
 80041fe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	223c      	movs	r2, #60	@ 0x3c
 8004204:	2100      	movs	r1, #0
 8004206:	5499      	strb	r1, [r3, r2]

  return status;
 8004208:	230f      	movs	r3, #15
 800420a:	18fb      	adds	r3, r7, r3
 800420c:	781b      	ldrb	r3, [r3, #0]
}
 800420e:	0018      	movs	r0, r3
 8004210:	46bd      	mov	sp, r7
 8004212:	b004      	add	sp, #16
 8004214:	bd80      	pop	{r7, pc}
 8004216:	46c0      	nop			@ (mov r8, r8)
 8004218:	ffceff88 	.word	0xffceff88
 800421c:	ffff00ff 	.word	0xffff00ff

08004220 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004228:	46c0      	nop			@ (mov r8, r8)
 800422a:	46bd      	mov	sp, r7
 800422c:	b002      	add	sp, #8
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	b002      	add	sp, #8
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004248:	46c0      	nop			@ (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004258:	46c0      	nop			@ (mov r8, r8)
 800425a:	46bd      	mov	sp, r7
 800425c:	b002      	add	sp, #8
 800425e:	bd80      	pop	{r7, pc}

08004260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a2b      	ldr	r2, [pc, #172]	@ (8004320 <TIM_Base_SetConfig+0xc0>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d003      	beq.n	8004280 <TIM_Base_SetConfig+0x20>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4a2a      	ldr	r2, [pc, #168]	@ (8004324 <TIM_Base_SetConfig+0xc4>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d108      	bne.n	8004292 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2270      	movs	r2, #112	@ 0x70
 8004284:	4393      	bics	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a22      	ldr	r2, [pc, #136]	@ (8004320 <TIM_Base_SetConfig+0xc0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d00f      	beq.n	80042ba <TIM_Base_SetConfig+0x5a>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a21      	ldr	r2, [pc, #132]	@ (8004324 <TIM_Base_SetConfig+0xc4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00b      	beq.n	80042ba <TIM_Base_SetConfig+0x5a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a20      	ldr	r2, [pc, #128]	@ (8004328 <TIM_Base_SetConfig+0xc8>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d007      	beq.n	80042ba <TIM_Base_SetConfig+0x5a>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a1f      	ldr	r2, [pc, #124]	@ (800432c <TIM_Base_SetConfig+0xcc>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d003      	beq.n	80042ba <TIM_Base_SetConfig+0x5a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004330 <TIM_Base_SetConfig+0xd0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d108      	bne.n	80042cc <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004334 <TIM_Base_SetConfig+0xd4>)
 80042be:	4013      	ands	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2280      	movs	r2, #128	@ 0x80
 80042d0:	4393      	bics	r3, r2
 80042d2:	001a      	movs	r2, r3
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004320 <TIM_Base_SetConfig+0xc0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d007      	beq.n	800430a <TIM_Base_SetConfig+0xaa>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a0b      	ldr	r2, [pc, #44]	@ (800432c <TIM_Base_SetConfig+0xcc>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d003      	beq.n	800430a <TIM_Base_SetConfig+0xaa>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a0a      	ldr	r2, [pc, #40]	@ (8004330 <TIM_Base_SetConfig+0xd0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d103      	bne.n	8004312 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	615a      	str	r2, [r3, #20]
}
 8004318:	46c0      	nop			@ (mov r8, r8)
 800431a:	46bd      	mov	sp, r7
 800431c:	b004      	add	sp, #16
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40012c00 	.word	0x40012c00
 8004324:	40000400 	.word	0x40000400
 8004328:	40002000 	.word	0x40002000
 800432c:	40014400 	.word	0x40014400
 8004330:	40014800 	.word	0x40014800
 8004334:	fffffcff 	.word	0xfffffcff

08004338 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	2201      	movs	r2, #1
 800434e:	4393      	bics	r3, r2
 8004350:	001a      	movs	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4a2e      	ldr	r2, [pc, #184]	@ (8004420 <TIM_OC1_SetConfig+0xe8>)
 8004366:	4013      	ands	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2203      	movs	r2, #3
 800436e:	4393      	bics	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	4313      	orrs	r3, r2
 800437a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2202      	movs	r2, #2
 8004380:	4393      	bics	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	4313      	orrs	r3, r2
 800438c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a24      	ldr	r2, [pc, #144]	@ (8004424 <TIM_OC1_SetConfig+0xec>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d007      	beq.n	80043a6 <TIM_OC1_SetConfig+0x6e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a23      	ldr	r2, [pc, #140]	@ (8004428 <TIM_OC1_SetConfig+0xf0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d003      	beq.n	80043a6 <TIM_OC1_SetConfig+0x6e>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a22      	ldr	r2, [pc, #136]	@ (800442c <TIM_OC1_SetConfig+0xf4>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d10c      	bne.n	80043c0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2208      	movs	r2, #8
 80043aa:	4393      	bics	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	2204      	movs	r2, #4
 80043bc:	4393      	bics	r3, r2
 80043be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <TIM_OC1_SetConfig+0xec>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d007      	beq.n	80043d8 <TIM_OC1_SetConfig+0xa0>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a17      	ldr	r2, [pc, #92]	@ (8004428 <TIM_OC1_SetConfig+0xf0>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d003      	beq.n	80043d8 <TIM_OC1_SetConfig+0xa0>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a16      	ldr	r2, [pc, #88]	@ (800442c <TIM_OC1_SetConfig+0xf4>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d111      	bne.n	80043fc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	4a15      	ldr	r2, [pc, #84]	@ (8004430 <TIM_OC1_SetConfig+0xf8>)
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4a14      	ldr	r2, [pc, #80]	@ (8004434 <TIM_OC1_SetConfig+0xfc>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b006      	add	sp, #24
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	fffeff8f 	.word	0xfffeff8f
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40014400 	.word	0x40014400
 800442c:	40014800 	.word	0x40014800
 8004430:	fffffeff 	.word	0xfffffeff
 8004434:	fffffdff 	.word	0xfffffdff

08004438 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	2210      	movs	r2, #16
 800444e:	4393      	bics	r3, r2
 8004450:	001a      	movs	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4a2c      	ldr	r2, [pc, #176]	@ (8004518 <TIM_OC2_SetConfig+0xe0>)
 8004466:	4013      	ands	r3, r2
 8004468:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	4a2b      	ldr	r2, [pc, #172]	@ (800451c <TIM_OC2_SetConfig+0xe4>)
 800446e:	4013      	ands	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	021b      	lsls	r3, r3, #8
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2220      	movs	r2, #32
 8004482:	4393      	bics	r3, r2
 8004484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	4313      	orrs	r3, r2
 8004490:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a22      	ldr	r2, [pc, #136]	@ (8004520 <TIM_OC2_SetConfig+0xe8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d10d      	bne.n	80044b6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2280      	movs	r2, #128	@ 0x80
 800449e:	4393      	bics	r3, r2
 80044a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	697a      	ldr	r2, [r7, #20]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2240      	movs	r2, #64	@ 0x40
 80044b2:	4393      	bics	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a19      	ldr	r2, [pc, #100]	@ (8004520 <TIM_OC2_SetConfig+0xe8>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d007      	beq.n	80044ce <TIM_OC2_SetConfig+0x96>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a18      	ldr	r2, [pc, #96]	@ (8004524 <TIM_OC2_SetConfig+0xec>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d003      	beq.n	80044ce <TIM_OC2_SetConfig+0x96>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <TIM_OC2_SetConfig+0xf0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d113      	bne.n	80044f6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	4a16      	ldr	r2, [pc, #88]	@ (800452c <TIM_OC2_SetConfig+0xf4>)
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <TIM_OC2_SetConfig+0xf8>)
 80044da:	4013      	ands	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	697a      	ldr	r2, [r7, #20]
 800450e:	621a      	str	r2, [r3, #32]
}
 8004510:	46c0      	nop			@ (mov r8, r8)
 8004512:	46bd      	mov	sp, r7
 8004514:	b006      	add	sp, #24
 8004516:	bd80      	pop	{r7, pc}
 8004518:	feff8fff 	.word	0xfeff8fff
 800451c:	fffffcff 	.word	0xfffffcff
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40014400 	.word	0x40014400
 8004528:	40014800 	.word	0x40014800
 800452c:	fffffbff 	.word	0xfffffbff
 8004530:	fffff7ff 	.word	0xfffff7ff

08004534 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	4a31      	ldr	r2, [pc, #196]	@ (8004610 <TIM_OC3_SetConfig+0xdc>)
 800454a:	401a      	ands	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4a2d      	ldr	r2, [pc, #180]	@ (8004614 <TIM_OC3_SetConfig+0xe0>)
 8004560:	4013      	ands	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2203      	movs	r2, #3
 8004568:	4393      	bics	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	4313      	orrs	r3, r2
 8004574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	4a27      	ldr	r2, [pc, #156]	@ (8004618 <TIM_OC3_SetConfig+0xe4>)
 800457a:	4013      	ands	r3, r2
 800457c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	021b      	lsls	r3, r3, #8
 8004584:	697a      	ldr	r2, [r7, #20]
 8004586:	4313      	orrs	r3, r2
 8004588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a23      	ldr	r2, [pc, #140]	@ (800461c <TIM_OC3_SetConfig+0xe8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d10d      	bne.n	80045ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4a22      	ldr	r2, [pc, #136]	@ (8004620 <TIM_OC3_SetConfig+0xec>)
 8004596:	4013      	ands	r3, r2
 8004598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004624 <TIM_OC3_SetConfig+0xf0>)
 80045aa:	4013      	ands	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a1a      	ldr	r2, [pc, #104]	@ (800461c <TIM_OC3_SetConfig+0xe8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d007      	beq.n	80045c6 <TIM_OC3_SetConfig+0x92>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004628 <TIM_OC3_SetConfig+0xf4>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d003      	beq.n	80045c6 <TIM_OC3_SetConfig+0x92>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a1a      	ldr	r2, [pc, #104]	@ (800462c <TIM_OC3_SetConfig+0xf8>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d113      	bne.n	80045ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	4a19      	ldr	r2, [pc, #100]	@ (8004630 <TIM_OC3_SetConfig+0xfc>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	4a18      	ldr	r2, [pc, #96]	@ (8004634 <TIM_OC3_SetConfig+0x100>)
 80045d2:	4013      	ands	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4313      	orrs	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	621a      	str	r2, [r3, #32]
}
 8004608:	46c0      	nop			@ (mov r8, r8)
 800460a:	46bd      	mov	sp, r7
 800460c:	b006      	add	sp, #24
 800460e:	bd80      	pop	{r7, pc}
 8004610:	fffffeff 	.word	0xfffffeff
 8004614:	fffeff8f 	.word	0xfffeff8f
 8004618:	fffffdff 	.word	0xfffffdff
 800461c:	40012c00 	.word	0x40012c00
 8004620:	fffff7ff 	.word	0xfffff7ff
 8004624:	fffffbff 	.word	0xfffffbff
 8004628:	40014400 	.word	0x40014400
 800462c:	40014800 	.word	0x40014800
 8004630:	ffffefff 	.word	0xffffefff
 8004634:	ffffdfff 	.word	0xffffdfff

08004638 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	4a24      	ldr	r2, [pc, #144]	@ (80046e0 <TIM_OC4_SetConfig+0xa8>)
 800464e:	401a      	ands	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a20      	ldr	r2, [pc, #128]	@ (80046e4 <TIM_OC4_SetConfig+0xac>)
 8004664:	4013      	ands	r3, r2
 8004666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4a1f      	ldr	r2, [pc, #124]	@ (80046e8 <TIM_OC4_SetConfig+0xb0>)
 800466c:	4013      	ands	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	4a1b      	ldr	r2, [pc, #108]	@ (80046ec <TIM_OC4_SetConfig+0xb4>)
 8004680:	4013      	ands	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	031b      	lsls	r3, r3, #12
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a17      	ldr	r2, [pc, #92]	@ (80046f0 <TIM_OC4_SetConfig+0xb8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d007      	beq.n	80046a8 <TIM_OC4_SetConfig+0x70>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a16      	ldr	r2, [pc, #88]	@ (80046f4 <TIM_OC4_SetConfig+0xbc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_OC4_SetConfig+0x70>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a15      	ldr	r2, [pc, #84]	@ (80046f8 <TIM_OC4_SetConfig+0xc0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d109      	bne.n	80046bc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	4a14      	ldr	r2, [pc, #80]	@ (80046fc <TIM_OC4_SetConfig+0xc4>)
 80046ac:	4013      	ands	r3, r2
 80046ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	019b      	lsls	r3, r3, #6
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	621a      	str	r2, [r3, #32]
}
 80046d6:	46c0      	nop			@ (mov r8, r8)
 80046d8:	46bd      	mov	sp, r7
 80046da:	b006      	add	sp, #24
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	46c0      	nop			@ (mov r8, r8)
 80046e0:	ffffefff 	.word	0xffffefff
 80046e4:	feff8fff 	.word	0xfeff8fff
 80046e8:	fffffcff 	.word	0xfffffcff
 80046ec:	ffffdfff 	.word	0xffffdfff
 80046f0:	40012c00 	.word	0x40012c00
 80046f4:	40014400 	.word	0x40014400
 80046f8:	40014800 	.word	0x40014800
 80046fc:	ffffbfff 	.word	0xffffbfff

08004700 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	4a21      	ldr	r2, [pc, #132]	@ (800479c <TIM_OC5_SetConfig+0x9c>)
 8004716:	401a      	ands	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4a1d      	ldr	r2, [pc, #116]	@ (80047a0 <TIM_OC5_SetConfig+0xa0>)
 800472c:	4013      	ands	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	4a19      	ldr	r2, [pc, #100]	@ (80047a4 <TIM_OC5_SetConfig+0xa4>)
 800473e:	4013      	ands	r3, r2
 8004740:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	041b      	lsls	r3, r3, #16
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	4313      	orrs	r3, r2
 800474c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a15      	ldr	r2, [pc, #84]	@ (80047a8 <TIM_OC5_SetConfig+0xa8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <TIM_OC5_SetConfig+0x66>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a14      	ldr	r2, [pc, #80]	@ (80047ac <TIM_OC5_SetConfig+0xac>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d003      	beq.n	8004766 <TIM_OC5_SetConfig+0x66>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a13      	ldr	r2, [pc, #76]	@ (80047b0 <TIM_OC5_SetConfig+0xb0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d109      	bne.n	800477a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	4a0c      	ldr	r2, [pc, #48]	@ (800479c <TIM_OC5_SetConfig+0x9c>)
 800476a:	4013      	ands	r3, r2
 800476c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	021b      	lsls	r3, r3, #8
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	4313      	orrs	r3, r2
 8004778:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	621a      	str	r2, [r3, #32]
}
 8004794:	46c0      	nop			@ (mov r8, r8)
 8004796:	46bd      	mov	sp, r7
 8004798:	b006      	add	sp, #24
 800479a:	bd80      	pop	{r7, pc}
 800479c:	fffeffff 	.word	0xfffeffff
 80047a0:	fffeff8f 	.word	0xfffeff8f
 80047a4:	fffdffff 	.word	0xfffdffff
 80047a8:	40012c00 	.word	0x40012c00
 80047ac:	40014400 	.word	0x40014400
 80047b0:	40014800 	.word	0x40014800

080047b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	4a22      	ldr	r2, [pc, #136]	@ (8004854 <TIM_OC6_SetConfig+0xa0>)
 80047ca:	401a      	ands	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a1e      	ldr	r2, [pc, #120]	@ (8004858 <TIM_OC6_SetConfig+0xa4>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	021b      	lsls	r3, r3, #8
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	4a1a      	ldr	r2, [pc, #104]	@ (800485c <TIM_OC6_SetConfig+0xa8>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	051b      	lsls	r3, r3, #20
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a16      	ldr	r2, [pc, #88]	@ (8004860 <TIM_OC6_SetConfig+0xac>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d007      	beq.n	800481c <TIM_OC6_SetConfig+0x68>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a15      	ldr	r2, [pc, #84]	@ (8004864 <TIM_OC6_SetConfig+0xb0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d003      	beq.n	800481c <TIM_OC6_SetConfig+0x68>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a14      	ldr	r2, [pc, #80]	@ (8004868 <TIM_OC6_SetConfig+0xb4>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d109      	bne.n	8004830 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	4a13      	ldr	r2, [pc, #76]	@ (800486c <TIM_OC6_SetConfig+0xb8>)
 8004820:	4013      	ands	r3, r2
 8004822:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	029b      	lsls	r3, r3, #10
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	4313      	orrs	r3, r2
 800482e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	46c0      	nop			@ (mov r8, r8)
 800484c:	46bd      	mov	sp, r7
 800484e:	b006      	add	sp, #24
 8004850:	bd80      	pop	{r7, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	ffefffff 	.word	0xffefffff
 8004858:	feff8fff 	.word	0xfeff8fff
 800485c:	ffdfffff 	.word	0xffdfffff
 8004860:	40012c00 	.word	0x40012c00
 8004864:	40014400 	.word	0x40014400
 8004868:	40014800 	.word	0x40014800
 800486c:	fffbffff 	.word	0xfffbffff

08004870 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	2201      	movs	r2, #1
 8004888:	4393      	bics	r3, r2
 800488a:	001a      	movs	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	22f0      	movs	r2, #240	@ 0xf0
 800489a:	4393      	bics	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	220a      	movs	r2, #10
 80048ac:	4393      	bics	r3, r2
 80048ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	621a      	str	r2, [r3, #32]
}
 80048c4:	46c0      	nop			@ (mov r8, r8)
 80048c6:	46bd      	mov	sp, r7
 80048c8:	b006      	add	sp, #24
 80048ca:	bd80      	pop	{r7, pc}

080048cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	2210      	movs	r2, #16
 80048e4:	4393      	bics	r3, r2
 80048e6:	001a      	movs	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	4a0d      	ldr	r2, [pc, #52]	@ (800492c <TIM_TI2_ConfigInputStage+0x60>)
 80048f6:	4013      	ands	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	031b      	lsls	r3, r3, #12
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	22a0      	movs	r2, #160	@ 0xa0
 8004908:	4393      	bics	r3, r2
 800490a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	011b      	lsls	r3, r3, #4
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	4313      	orrs	r3, r2
 8004914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	621a      	str	r2, [r3, #32]
}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	46bd      	mov	sp, r7
 8004926:	b006      	add	sp, #24
 8004928:	bd80      	pop	{r7, pc}
 800492a:	46c0      	nop			@ (mov r8, r8)
 800492c:	ffff0fff 	.word	0xffff0fff

08004930 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4a08      	ldr	r2, [pc, #32]	@ (8004964 <TIM_ITRx_SetConfig+0x34>)
 8004944:	4013      	ands	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	2207      	movs	r2, #7
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	609a      	str	r2, [r3, #8]
}
 800495a:	46c0      	nop			@ (mov r8, r8)
 800495c:	46bd      	mov	sp, r7
 800495e:	b004      	add	sp, #16
 8004960:	bd80      	pop	{r7, pc}
 8004962:	46c0      	nop			@ (mov r8, r8)
 8004964:	ffcfff8f 	.word	0xffcfff8f

08004968 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	4a09      	ldr	r2, [pc, #36]	@ (80049a4 <TIM_ETR_SetConfig+0x3c>)
 8004980:	4013      	ands	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	021a      	lsls	r2, r3, #8
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	431a      	orrs	r2, r3
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	4313      	orrs	r3, r2
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	609a      	str	r2, [r3, #8]
}
 800499c:	46c0      	nop			@ (mov r8, r8)
 800499e:	46bd      	mov	sp, r7
 80049a0:	b006      	add	sp, #24
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	ffff00ff 	.word	0xffff00ff

080049a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	221f      	movs	r2, #31
 80049b8:	4013      	ands	r3, r2
 80049ba:	2201      	movs	r2, #1
 80049bc:	409a      	lsls	r2, r3
 80049be:	0013      	movs	r3, r2
 80049c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	43d2      	mvns	r2, r2
 80049ca:	401a      	ands	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a1a      	ldr	r2, [r3, #32]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	211f      	movs	r1, #31
 80049d8:	400b      	ands	r3, r1
 80049da:	6879      	ldr	r1, [r7, #4]
 80049dc:	4099      	lsls	r1, r3
 80049de:	000b      	movs	r3, r1
 80049e0:	431a      	orrs	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	621a      	str	r2, [r3, #32]
}
 80049e6:	46c0      	nop			@ (mov r8, r8)
 80049e8:	46bd      	mov	sp, r7
 80049ea:	b006      	add	sp, #24
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	223c      	movs	r2, #60	@ 0x3c
 80049fe:	5c9b      	ldrb	r3, [r3, r2]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e04a      	b.n	8004a9e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	223c      	movs	r2, #60	@ 0x3c
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	223d      	movs	r2, #61	@ 0x3d
 8004a14:	2102      	movs	r1, #2
 8004a16:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d108      	bne.n	8004a44 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4a1d      	ldr	r2, [pc, #116]	@ (8004aac <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004a36:	4013      	ands	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2270      	movs	r2, #112	@ 0x70
 8004a48:	4393      	bics	r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a11      	ldr	r2, [pc, #68]	@ (8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d004      	beq.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a10      	ldr	r2, [pc, #64]	@ (8004ab0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d10c      	bne.n	8004a8c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2280      	movs	r2, #128	@ 0x80
 8004a76:	4393      	bics	r3, r2
 8004a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	223d      	movs	r2, #61	@ 0x3d
 8004a90:	2101      	movs	r1, #1
 8004a92:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	223c      	movs	r2, #60	@ 0x3c
 8004a98:	2100      	movs	r1, #0
 8004a9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	b004      	add	sp, #16
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	46c0      	nop			@ (mov r8, r8)
 8004aa8:	40012c00 	.word	0x40012c00
 8004aac:	ff0fffff 	.word	0xff0fffff
 8004ab0:	40000400 	.word	0x40000400

08004ab4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	223c      	movs	r2, #60	@ 0x3c
 8004ac6:	5c9b      	ldrb	r3, [r3, r2]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d101      	bne.n	8004ad0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004acc:	2302      	movs	r3, #2
 8004ace:	e079      	b.n	8004bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	223c      	movs	r2, #60	@ 0x3c
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	22ff      	movs	r2, #255	@ 0xff
 8004adc:	4393      	bics	r3, r2
 8004ade:	001a      	movs	r2, r3
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	4a38      	ldr	r2, [pc, #224]	@ (8004bcc <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004aec:	401a      	ands	r2, r3
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a35      	ldr	r2, [pc, #212]	@ (8004bd0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004afa:	401a      	ands	r2, r3
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4a33      	ldr	r2, [pc, #204]	@ (8004bd4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004b08:	401a      	ands	r2, r3
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4a30      	ldr	r2, [pc, #192]	@ (8004bd8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004b16:	401a      	ands	r2, r3
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4a2e      	ldr	r2, [pc, #184]	@ (8004bdc <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004b24:	401a      	ands	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	4a2b      	ldr	r2, [pc, #172]	@ (8004be0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004b32:	401a      	ands	r2, r3
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4a29      	ldr	r2, [pc, #164]	@ (8004be4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004b40:	401a      	ands	r2, r3
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	041b      	lsls	r3, r3, #16
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a25      	ldr	r2, [pc, #148]	@ (8004be8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d106      	bne.n	8004b64 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4a24      	ldr	r2, [pc, #144]	@ (8004bec <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004b5a:	401a      	ands	r2, r3
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a1f      	ldr	r2, [pc, #124]	@ (8004be8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d121      	bne.n	8004bb2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4a1f      	ldr	r2, [pc, #124]	@ (8004bf0 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004b72:	401a      	ands	r2, r3
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	051b      	lsls	r3, r3, #20
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf4 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8004b82:	401a      	ands	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8004bf8 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8004b90:	401a      	ands	r2, r3
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	4313      	orrs	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a12      	ldr	r2, [pc, #72]	@ (8004be8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d106      	bne.n	8004bb2 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8004ba8:	401a      	ands	r2, r3
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	223c      	movs	r2, #60	@ 0x3c
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b004      	add	sp, #16
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	fffffcff 	.word	0xfffffcff
 8004bd0:	fffffbff 	.word	0xfffffbff
 8004bd4:	fffff7ff 	.word	0xfffff7ff
 8004bd8:	ffffefff 	.word	0xffffefff
 8004bdc:	ffffdfff 	.word	0xffffdfff
 8004be0:	ffffbfff 	.word	0xffffbfff
 8004be4:	fff0ffff 	.word	0xfff0ffff
 8004be8:	40012c00 	.word	0x40012c00
 8004bec:	efffffff 	.word	0xefffffff
 8004bf0:	ff0fffff 	.word	0xff0fffff
 8004bf4:	feffffff 	.word	0xfeffffff
 8004bf8:	fdffffff 	.word	0xfdffffff
 8004bfc:	dfffffff 	.word	0xdfffffff

08004c00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c08:	46c0      	nop			@ (mov r8, r8)
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	b002      	add	sp, #8
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c18:	46c0      	nop			@ (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b002      	add	sp, #8
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b002      	add	sp, #8
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <memset>:
 8004c30:	0003      	movs	r3, r0
 8004c32:	1882      	adds	r2, r0, r2
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d100      	bne.n	8004c3a <memset+0xa>
 8004c38:	4770      	bx	lr
 8004c3a:	7019      	strb	r1, [r3, #0]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	e7f9      	b.n	8004c34 <memset+0x4>

08004c40 <__libc_init_array>:
 8004c40:	b570      	push	{r4, r5, r6, lr}
 8004c42:	2600      	movs	r6, #0
 8004c44:	4c0c      	ldr	r4, [pc, #48]	@ (8004c78 <__libc_init_array+0x38>)
 8004c46:	4d0d      	ldr	r5, [pc, #52]	@ (8004c7c <__libc_init_array+0x3c>)
 8004c48:	1b64      	subs	r4, r4, r5
 8004c4a:	10a4      	asrs	r4, r4, #2
 8004c4c:	42a6      	cmp	r6, r4
 8004c4e:	d109      	bne.n	8004c64 <__libc_init_array+0x24>
 8004c50:	2600      	movs	r6, #0
 8004c52:	f000 f819 	bl	8004c88 <_init>
 8004c56:	4c0a      	ldr	r4, [pc, #40]	@ (8004c80 <__libc_init_array+0x40>)
 8004c58:	4d0a      	ldr	r5, [pc, #40]	@ (8004c84 <__libc_init_array+0x44>)
 8004c5a:	1b64      	subs	r4, r4, r5
 8004c5c:	10a4      	asrs	r4, r4, #2
 8004c5e:	42a6      	cmp	r6, r4
 8004c60:	d105      	bne.n	8004c6e <__libc_init_array+0x2e>
 8004c62:	bd70      	pop	{r4, r5, r6, pc}
 8004c64:	00b3      	lsls	r3, r6, #2
 8004c66:	58eb      	ldr	r3, [r5, r3]
 8004c68:	4798      	blx	r3
 8004c6a:	3601      	adds	r6, #1
 8004c6c:	e7ee      	b.n	8004c4c <__libc_init_array+0xc>
 8004c6e:	00b3      	lsls	r3, r6, #2
 8004c70:	58eb      	ldr	r3, [r5, r3]
 8004c72:	4798      	blx	r3
 8004c74:	3601      	adds	r6, #1
 8004c76:	e7f2      	b.n	8004c5e <__libc_init_array+0x1e>
 8004c78:	08004d34 	.word	0x08004d34
 8004c7c:	08004d34 	.word	0x08004d34
 8004c80:	08004d38 	.word	0x08004d38
 8004c84:	08004d34 	.word	0x08004d34

08004c88 <_init>:
 8004c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c8a:	46c0      	nop			@ (mov r8, r8)
 8004c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c8e:	bc08      	pop	{r3}
 8004c90:	469e      	mov	lr, r3
 8004c92:	4770      	bx	lr

08004c94 <_fini>:
 8004c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c96:	46c0      	nop			@ (mov r8, r8)
 8004c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c9a:	bc08      	pop	{r3}
 8004c9c:	469e      	mov	lr, r3
 8004c9e:	4770      	bx	lr
