#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 11 14:45:21 2023
# Process ID: 86158
# Current directory: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 2917.595 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.820 ; gain = 87.992 ; free physical = 9258 ; free virtual = 19845
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/HLS-projects/generic-accel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_0/design_1_floating_point_0_0.dcp' for cell 'design_1_i/floating_point_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_1/design_1_floating_point_0_1.dcp' for cell 'design_1_i/floating_point_1'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/design_1_generic_accel_0_1.dcp' for cell 'design_1_i/generic_accel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2838.430 ; gain = 0.000 ; free physical = 8168 ; free virtual = 18761
INFO: [Netlist 29-17] Analyzing 2122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3018.832 ; gain = 25.750 ; free physical = 7968 ; free virtual = 18563
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 25 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.914 ; gain = 0.000 ; free physical = 7960 ; free virtual = 18555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 50 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3186.914 ; gain = 1407.430 ; free physical = 7960 ; free virtual = 18555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3186.914 ; gain = 0.000 ; free physical = 7950 ; free virtual = 18545

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 116f597fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3448.387 ; gain = 261.473 ; free physical = 7685 ; free virtual = 18287

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q[9]_i_1 into driver instance design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/opt_has_pipe.first_q[11]_i_3, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q[9]_i_1 into driver instance design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/addsub/add/EXP/NUMB_CMP1/NOT_FAST.CMP/C_CHAIN/opt_has_pipe.first_q[11]_i_3, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[0]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[10]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[10]_i_2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[11]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[11]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[1]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[1]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[2]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[2]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[31]_i_2 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/tmp_56_reg_15645[0]_i_6, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[3]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[3]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[4]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[4]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[5]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[5]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[6]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[6]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[7]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[7]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[8]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[8]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[9]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_171_2_fu_320/st_addr_fu_734[9]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[0]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/trunc_ln33_1_reg_15701[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[11]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[11]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[5]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[5]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[6]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[6]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[9]_i_1 into driver instance design_1_i/generic_accel_0/inst/grp_compute_fu_437/grp_compute_Pipeline_VITIS_LOOP_65_1_fu_351/st_addr_1_fu_738[9]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 36 inverter(s) to 2510 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113fedcc6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3725.277 ; gain = 0.000 ; free physical = 7466 ; free virtual = 18069
INFO: [Opt 31-389] Phase Retarget created 80 cells and removed 419 cells
INFO: [Opt 31-1021] In phase Retarget, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 39c0dd7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3725.277 ; gain = 0.000 ; free physical = 7466 ; free virtual = 18069
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 219 cells
INFO: [Opt 31-1021] In phase Constant propagation, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6225bf8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3725.277 ; gain = 0.000 ; free physical = 7465 ; free virtual = 18068
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 366 cells
INFO: [Opt 31-1021] In phase Sweep, 218 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f6225bf8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.293 ; gain = 32.016 ; free physical = 7469 ; free virtual = 18072
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f6225bf8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.293 ; gain = 32.016 ; free physical = 7469 ; free virtual = 18072
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 64b4e7cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3757.293 ; gain = 32.016 ; free physical = 7469 ; free virtual = 18072
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              80  |             419  |                                             70  |
|  Constant propagation         |              25  |             219  |                                             75  |
|  Sweep                        |               0  |             366  |                                            218  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3757.293 ; gain = 0.000 ; free physical = 7468 ; free virtual = 18071
Ending Logic Optimization Task | Checksum: 1217ab155

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3757.293 ; gain = 32.016 ; free physical = 7468 ; free virtual = 18071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 1 Total Ports: 120
Ending PowerOpt Patch Enables Task | Checksum: 1e5d31eb9

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4416.457 ; gain = 0.000 ; free physical = 7008 ; free virtual = 17612
Ending Power Optimization Task | Checksum: 1e5d31eb9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4416.457 ; gain = 659.164 ; free physical = 7044 ; free virtual = 17647

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 93a42c0d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4416.457 ; gain = 0.000 ; free physical = 7021 ; free virtual = 17628
Ending Final Cleanup Task | Checksum: 93a42c0d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4416.457 ; gain = 0.000 ; free physical = 7020 ; free virtual = 17627

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4416.457 ; gain = 0.000 ; free physical = 7020 ; free virtual = 17627
Ending Netlist Obfuscation Task | Checksum: 93a42c0d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4416.457 ; gain = 0.000 ; free physical = 7020 ; free virtual = 17627
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 4416.457 ; gain = 1229.543 ; free physical = 7020 ; free virtual = 17627
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4432.465 ; gain = 0.000 ; free physical = 6994 ; free virtual = 17611
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3fe4dfba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4432.465 ; gain = 0.000 ; free physical = 6994 ; free virtual = 17611
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4432.465 ; gain = 0.000 ; free physical = 6994 ; free virtual = 17611

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d41b6b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4903.578 ; gain = 471.113 ; free physical = 6466 ; free virtual = 17090

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154695603

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4935.594 ; gain = 503.129 ; free physical = 6368 ; free virtual = 16992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154695603

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4935.594 ; gain = 503.129 ; free physical = 6368 ; free virtual = 16992
Phase 1 Placer Initialization | Checksum: 154695603

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 4935.594 ; gain = 503.129 ; free physical = 6367 ; free virtual = 16992

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e267f1a8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 4935.594 ; gain = 503.129 ; free physical = 6322 ; free virtual = 16947

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e267f1a8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 4935.594 ; gain = 503.129 ; free physical = 6325 ; free virtual = 16948

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: e267f1a8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:50 . Memory (MB): peak = 5048.957 ; gain = 616.492 ; free physical = 6275 ; free virtual = 16898

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11ed266b6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6246 ; free virtual = 16873

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11ed266b6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6246 ; free virtual = 16873
Phase 2.1.1 Partition Driven Placement | Checksum: 11ed266b6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6254 ; free virtual = 16881
Phase 2.1 Floorplanning | Checksum: efb8b0fa

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6254 ; free virtual = 16881

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: efb8b0fa

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6254 ; free virtual = 16881

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: efb8b0fa

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5078.973 ; gain = 646.508 ; free physical = 6254 ; free virtual = 16881

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20b3dcda1

Time (s): cpu = 00:02:36 ; elapsed = 00:01:21 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6247 ; free virtual = 16874

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 602 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 198 nets or LUTs. Breaked 0 LUT, combined 198 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 13 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 73 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 73 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5198.973 ; gain = 0.000 ; free physical = 6229 ; free virtual = 16857
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5198.973 ; gain = 0.000 ; free physical = 6229 ; free virtual = 16856

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            198  |                   198  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    12  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            199  |                   210  |           0  |           5  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b223d514

Time (s): cpu = 00:02:43 ; elapsed = 00:01:26 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6237 ; free virtual = 16864
Phase 2.4 Global Placement Core | Checksum: 1bb94f7b5

Time (s): cpu = 00:02:59 ; elapsed = 00:01:32 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6228 ; free virtual = 16856
Phase 2 Global Placement | Checksum: 1bb94f7b5

Time (s): cpu = 00:02:59 ; elapsed = 00:01:32 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6247 ; free virtual = 16875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159b33b91

Time (s): cpu = 00:03:07 ; elapsed = 00:01:35 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6240 ; free virtual = 16867

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1833191d5

Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6228 ; free virtual = 16855

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 205bfcb90

Time (s): cpu = 00:03:14 ; elapsed = 00:01:38 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6210 ; free virtual = 16838

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1d71dbf4e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:38 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6205 ; free virtual = 16833

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 163081713

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6189 ; free virtual = 16817
Phase 3.3.3 Slice Area Swap | Checksum: 163081713

Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6180 ; free virtual = 16808
Phase 3.3 Small Shape DP | Checksum: 1b609b574

Time (s): cpu = 00:03:28 ; elapsed = 00:01:44 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6196 ; free virtual = 16823

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1afd05bd4

Time (s): cpu = 00:03:30 ; elapsed = 00:01:46 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6185 ; free virtual = 16813

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 188090b88

Time (s): cpu = 00:03:31 ; elapsed = 00:01:47 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6184 ; free virtual = 16811
Phase 3 Detail Placement | Checksum: 188090b88

Time (s): cpu = 00:03:31 ; elapsed = 00:01:47 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6184 ; free virtual = 16811

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170cd0e13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.247 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12181b288

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5198.973 ; gain = 0.000 ; free physical = 6196 ; free virtual = 16825
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2320 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 126fb9689

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5198.973 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16823
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b8ffd162

Time (s): cpu = 00:04:01 ; elapsed = 00:01:57 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6194 ; free virtual = 16822

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.247. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11c66468c

Time (s): cpu = 00:04:02 ; elapsed = 00:01:57 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6193 ; free virtual = 16822

Time (s): cpu = 00:04:02 ; elapsed = 00:01:57 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6193 ; free virtual = 16822
Phase 4.1 Post Commit Optimization | Checksum: 11c66468c

Time (s): cpu = 00:04:02 ; elapsed = 00:01:57 . Memory (MB): peak = 5198.973 ; gain = 766.508 ; free physical = 6193 ; free virtual = 16822
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6186 ; free virtual = 16810

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f6f81432

Time (s): cpu = 00:04:14 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6195 ; free virtual = 16820

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|              16x16|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f6f81432

Time (s): cpu = 00:04:14 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6197 ; free virtual = 16822
Phase 4.3 Placer Reporting | Checksum: 1f6f81432

Time (s): cpu = 00:04:14 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6197 ; free virtual = 16822

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16822

Time (s): cpu = 00:04:14 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6197 ; free virtual = 16822
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28849eae1

Time (s): cpu = 00:04:15 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6197 ; free virtual = 16822
Ending Placer Task | Checksum: 25b104d7d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6196 ; free virtual = 16821
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:22 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.973 ; gain = 838.508 ; free physical = 6369 ; free virtual = 16994
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6314 ; free virtual = 16982
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6348 ; free virtual = 16987
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.52 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6324 ; free virtual = 16963
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6337 ; free virtual = 16976
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6309 ; free virtual = 16949
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6238 ; free virtual = 16920
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6274 ; free virtual = 16930
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ce26feb6 ConstDB: 0 ShapeSum: b2578121 RouteDB: da91cda6
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6077 ; free virtual = 16733
Post Restoration Checksum: NetGraph: 9e0c2065 NumContArr: ba8e4e41 Constraints: ecb4e669 Timing: 0
Phase 1 Build RT Design | Checksum: 2454f550f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6067 ; free virtual = 16761

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2454f550f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6009 ; free virtual = 16704

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2454f550f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5270.973 ; gain = 0.000 ; free physical = 6009 ; free virtual = 16703

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20fa77958

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 5309.137 ; gain = 38.164 ; free physical = 5995 ; free virtual = 16690

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24b9e79b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 5309.137 ; gain = 38.164 ; free physical = 5976 ; free virtual = 16671
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.599  | TNS=0.000  | WHS=-0.051 | THS=-10.681|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27196
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16867
  Number of Partially Routed Nets     = 10329
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1baa5d69e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:30 . Memory (MB): peak = 5334.293 ; gain = 63.320 ; free physical = 5920 ; free virtual = 16622

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1baa5d69e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:30 . Memory (MB): peak = 5334.293 ; gain = 63.320 ; free physical = 5920 ; free virtual = 16622
Phase 3 Initial Routing | Checksum: 2fb16ba19

Time (s): cpu = 00:01:46 ; elapsed = 00:00:39 . Memory (MB): peak = 5334.293 ; gain = 63.320 ; free physical = 5892 ; free virtual = 16596

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6862
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.419  | TNS=0.000  | WHS=-0.002 | THS=-0.002 |

Phase 4.1 Global Iteration 0 | Checksum: 1f3a0b44f

Time (s): cpu = 00:03:56 ; elapsed = 00:01:30 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5762 ; free virtual = 16472

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fc0cbf53

Time (s): cpu = 00:03:57 ; elapsed = 00:01:31 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5762 ; free virtual = 16472
Phase 4 Rip-up And Reroute | Checksum: 1fc0cbf53

Time (s): cpu = 00:03:57 ; elapsed = 00:01:31 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5762 ; free virtual = 16472

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2e66fc83d

Time (s): cpu = 00:04:10 ; elapsed = 00:01:35 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5755 ; free virtual = 16473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2979c2d74

Time (s): cpu = 00:04:18 ; elapsed = 00:01:38 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5748 ; free virtual = 16466
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2979c2d74

Time (s): cpu = 00:04:18 ; elapsed = 00:01:38 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5748 ; free virtual = 16466

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2979c2d74

Time (s): cpu = 00:04:19 ; elapsed = 00:01:38 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5748 ; free virtual = 16466
Phase 5 Delay and Skew Optimization | Checksum: 2979c2d74

Time (s): cpu = 00:04:19 ; elapsed = 00:01:38 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5748 ; free virtual = 16466

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23762030a

Time (s): cpu = 00:04:27 ; elapsed = 00:01:41 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5760 ; free virtual = 16478
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 270ad9f7a

Time (s): cpu = 00:04:27 ; elapsed = 00:01:41 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5760 ; free virtual = 16477
Phase 6 Post Hold Fix | Checksum: 270ad9f7a

Time (s): cpu = 00:04:27 ; elapsed = 00:01:42 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5760 ; free virtual = 16477

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.12809 %
  Global Horizontal Routing Utilization  = 2.87446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ee9f7048

Time (s): cpu = 00:04:29 ; elapsed = 00:01:42 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5757 ; free virtual = 16474

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ee9f7048

Time (s): cpu = 00:04:29 ; elapsed = 00:01:42 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5752 ; free virtual = 16470

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ee9f7048

Time (s): cpu = 00:04:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5724 ; free virtual = 16442

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2ee9f7048

Time (s): cpu = 00:04:34 ; elapsed = 00:01:45 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5723 ; free virtual = 16441

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2ee9f7048

Time (s): cpu = 00:04:38 ; elapsed = 00:01:46 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5723 ; free virtual = 16441
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:38 ; elapsed = 00:01:46 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5819 ; free virtual = 16537

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:47 ; elapsed = 00:01:49 . Memory (MB): peak = 5350.301 ; gain = 79.328 ; free physical = 5819 ; free virtual = 16537
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5350.301 ; gain = 0.000 ; free physical = 5749 ; free virtual = 16517
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5358.305 ; gain = 8.004 ; free physical = 5648 ; free virtual = 16393
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:38 ; elapsed = 00:00:10 . Memory (MB): peak = 5369.277 ; gain = 0.000 ; free physical = 5172 ; free virtual = 16066
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
152 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 5409.305 ; gain = 40.027 ; free physical = 5180 ; free virtual = 16042
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5409.305 ; gain = 0.000 ; free physical = 5068 ; free virtual = 15941
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/floating_point_0/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/floating_point_1/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 5628.848 ; gain = 219.543 ; free physical = 5074 ; free virtual = 15945
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 14:52:38 2023...
