// Seed: 997901355
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_7;
  uwire id_8;
  assign id_2 = id_5;
  logic id_9;
  assign (strong1, strong0) id_8[1] = id_8;
  logic id_10, id_11;
endmodule
