// Seed: 3544046541
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wire id_10
);
  assign id_1 = -1 == id_0 ? id_9 - 1'h0 : id_10++;
  assign module_1.id_2 = 0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd26
) (
    output tri0 id_0,
    input  wire id_1,
    input  tri0 _id_2,
    input  tri0 id_3,
    output tri  _id_4
);
  logic [id_2 : id_4] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0
  );
endmodule
