{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531091291331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531091291336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  8 19:08:11 2018 " "Processing started: Sun Jul  8 19:08:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531091291336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531091291336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531091291337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531091292162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531091292163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 5 5 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531091303858 ""} { "Info" "ISGN_ENTITY_NAME" "2 part21 " "Found entity 2: part21" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531091303858 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531091303858 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531091303858 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531091303858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531091303858 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_3 part2.v(138) " "Verilog HDL error at part2.v(138): object \"S_CYCLE_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 138 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_3 part2.v(139) " "Verilog HDL error at part2.v(139): object \"S_CYCLE_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 139 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_4 part2.v(139) " "Verilog HDL error at part2.v(139): object \"S_CYCLE_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 139 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_4 part2.v(140) " "Verilog HDL error at part2.v(140): object \"S_CYCLE_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 140 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_3 part2.v(191) " "Verilog HDL error at part2.v(191): object \"S_CYCLE_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 191 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303860 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_CYCLE_4 part2.v(197) " "Verilog HDL error at part2.v(197): object \"S_CYCLE_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part2/part2.v" 197 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1531091303861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531091304199 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  8 19:08:24 2018 " "Processing ended: Sun Jul  8 19:08:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531091304199 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531091304199 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531091304199 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531091304199 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531091304437 ""}
