
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Tue Feb 25 02:27:44 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\vhdl_complex_mult_test_sd\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     102  
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                    Clock Pin                          Non-clock Pin     Non-clock Pin                       
Clock                                             Load      Pin                                       Seq Example                        Seq Example       Comb Example                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                                  -                 -                                   
                                                                                                                                                                                               
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     102       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     LFSR_Fib_Gen_0.fib_reg[15:0].C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
===============================================================================================================================================================================================
