
DIO_.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000080c  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         00000900  00000000  00000000  00000860  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      0000091f  00000000  00000000  00001160  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <main>
  64:	0c 94 04 04 	jmp	0x808	; 0x808 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_vWritePortDirection>:
#include "DIO_INTERFACE.h"
#include "DIO_PRIV.h"
#include "DIO_CONFIG.h"


void DIO_vWritePortDirection(u8 A_uPortId, u8 A_uPortDirection){
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	00 d0       	rcall	.+0      	; 0x72 <DIO_vWritePortDirection+0x6>
  72:	00 d0       	rcall	.+0      	; 0x74 <DIO_vWritePortDirection+0x8>
  74:	cd b7       	in	r28, 0x3d	; 61
  76:	de b7       	in	r29, 0x3e	; 62
  78:	89 83       	std	Y+1, r24	; 0x01
  7a:	6a 83       	std	Y+2, r22	; 0x02





	switch(A_uPortId){
  7c:	89 81       	ldd	r24, Y+1	; 0x01
  7e:	28 2f       	mov	r18, r24
  80:	30 e0       	ldi	r19, 0x00	; 0
  82:	3c 83       	std	Y+4, r19	; 0x04
  84:	2b 83       	std	Y+3, r18	; 0x03
  86:	8b 81       	ldd	r24, Y+3	; 0x03
  88:	9c 81       	ldd	r25, Y+4	; 0x04
  8a:	81 30       	cpi	r24, 0x01	; 1
  8c:	91 05       	cpc	r25, r1
  8e:	d1 f0       	breq	.+52     	; 0xc4 <DIO_vWritePortDirection+0x58>
  90:	2b 81       	ldd	r18, Y+3	; 0x03
  92:	3c 81       	ldd	r19, Y+4	; 0x04
  94:	22 30       	cpi	r18, 0x02	; 2
  96:	31 05       	cpc	r19, r1
  98:	2c f4       	brge	.+10     	; 0xa4 <DIO_vWritePortDirection+0x38>
  9a:	8b 81       	ldd	r24, Y+3	; 0x03
  9c:	9c 81       	ldd	r25, Y+4	; 0x04
  9e:	00 97       	sbiw	r24, 0x00	; 0
  a0:	61 f0       	breq	.+24     	; 0xba <DIO_vWritePortDirection+0x4e>
  a2:	1e c0       	rjmp	.+60     	; 0xe0 <DIO_vWritePortDirection+0x74>
  a4:	2b 81       	ldd	r18, Y+3	; 0x03
  a6:	3c 81       	ldd	r19, Y+4	; 0x04
  a8:	22 30       	cpi	r18, 0x02	; 2
  aa:	31 05       	cpc	r19, r1
  ac:	81 f0       	breq	.+32     	; 0xce <DIO_vWritePortDirection+0x62>
  ae:	8b 81       	ldd	r24, Y+3	; 0x03
  b0:	9c 81       	ldd	r25, Y+4	; 0x04
  b2:	83 30       	cpi	r24, 0x03	; 3
  b4:	91 05       	cpc	r25, r1
  b6:	81 f0       	breq	.+32     	; 0xd8 <DIO_vWritePortDirection+0x6c>
  b8:	13 c0       	rjmp	.+38     	; 0xe0 <DIO_vWritePortDirection+0x74>

	 case DIO_PORTA: DDRA=A_uPortDirection; break;
  ba:	ea e3       	ldi	r30, 0x3A	; 58
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	8a 81       	ldd	r24, Y+2	; 0x02
  c0:	80 83       	st	Z, r24
  c2:	0e c0       	rjmp	.+28     	; 0xe0 <DIO_vWritePortDirection+0x74>
	 case DIO_PORTB: DDRB=A_uPortDirection; break;
  c4:	e7 e3       	ldi	r30, 0x37	; 55
  c6:	f0 e0       	ldi	r31, 0x00	; 0
  c8:	8a 81       	ldd	r24, Y+2	; 0x02
  ca:	80 83       	st	Z, r24
  cc:	09 c0       	rjmp	.+18     	; 0xe0 <DIO_vWritePortDirection+0x74>
	 case DIO_PORTC: DDRC=A_uPortDirection; break;
  ce:	e4 e3       	ldi	r30, 0x34	; 52
  d0:	f0 e0       	ldi	r31, 0x00	; 0
  d2:	8a 81       	ldd	r24, Y+2	; 0x02
  d4:	80 83       	st	Z, r24
  d6:	04 c0       	rjmp	.+8      	; 0xe0 <DIO_vWritePortDirection+0x74>
	 case DIO_PORTD: DDRD=A_uPortDirection; break;
  d8:	e1 e3       	ldi	r30, 0x31	; 49
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	8a 81       	ldd	r24, Y+2	; 0x02
  de:	80 83       	st	Z, r24





}
  e0:	0f 90       	pop	r0
  e2:	0f 90       	pop	r0
  e4:	0f 90       	pop	r0
  e6:	0f 90       	pop	r0
  e8:	cf 91       	pop	r28
  ea:	df 91       	pop	r29
  ec:	08 95       	ret

000000ee <DIO_vWritePortVALUE>:

void DIO_vWritePortVALUE(u8 A_uPortId, u8 A_uPortValue){
  ee:	df 93       	push	r29
  f0:	cf 93       	push	r28
  f2:	00 d0       	rcall	.+0      	; 0xf4 <DIO_vWritePortVALUE+0x6>
  f4:	00 d0       	rcall	.+0      	; 0xf6 <DIO_vWritePortVALUE+0x8>
  f6:	cd b7       	in	r28, 0x3d	; 61
  f8:	de b7       	in	r29, 0x3e	; 62
  fa:	89 83       	std	Y+1, r24	; 0x01
  fc:	6a 83       	std	Y+2, r22	; 0x02


	switch(A_uPortId){
  fe:	89 81       	ldd	r24, Y+1	; 0x01
 100:	28 2f       	mov	r18, r24
 102:	30 e0       	ldi	r19, 0x00	; 0
 104:	3c 83       	std	Y+4, r19	; 0x04
 106:	2b 83       	std	Y+3, r18	; 0x03
 108:	8b 81       	ldd	r24, Y+3	; 0x03
 10a:	9c 81       	ldd	r25, Y+4	; 0x04
 10c:	81 30       	cpi	r24, 0x01	; 1
 10e:	91 05       	cpc	r25, r1
 110:	d1 f0       	breq	.+52     	; 0x146 <DIO_vWritePortVALUE+0x58>
 112:	2b 81       	ldd	r18, Y+3	; 0x03
 114:	3c 81       	ldd	r19, Y+4	; 0x04
 116:	22 30       	cpi	r18, 0x02	; 2
 118:	31 05       	cpc	r19, r1
 11a:	2c f4       	brge	.+10     	; 0x126 <DIO_vWritePortVALUE+0x38>
 11c:	8b 81       	ldd	r24, Y+3	; 0x03
 11e:	9c 81       	ldd	r25, Y+4	; 0x04
 120:	00 97       	sbiw	r24, 0x00	; 0
 122:	61 f0       	breq	.+24     	; 0x13c <DIO_vWritePortVALUE+0x4e>
 124:	1e c0       	rjmp	.+60     	; 0x162 <DIO_vWritePortVALUE+0x74>
 126:	2b 81       	ldd	r18, Y+3	; 0x03
 128:	3c 81       	ldd	r19, Y+4	; 0x04
 12a:	22 30       	cpi	r18, 0x02	; 2
 12c:	31 05       	cpc	r19, r1
 12e:	81 f0       	breq	.+32     	; 0x150 <DIO_vWritePortVALUE+0x62>
 130:	8b 81       	ldd	r24, Y+3	; 0x03
 132:	9c 81       	ldd	r25, Y+4	; 0x04
 134:	83 30       	cpi	r24, 0x03	; 3
 136:	91 05       	cpc	r25, r1
 138:	81 f0       	breq	.+32     	; 0x15a <DIO_vWritePortVALUE+0x6c>
 13a:	13 c0       	rjmp	.+38     	; 0x162 <DIO_vWritePortVALUE+0x74>

		 case DIO_PORTA: PORTA=A_uPortValue; break;
 13c:	eb e3       	ldi	r30, 0x3B	; 59
 13e:	f0 e0       	ldi	r31, 0x00	; 0
 140:	8a 81       	ldd	r24, Y+2	; 0x02
 142:	80 83       	st	Z, r24
 144:	0e c0       	rjmp	.+28     	; 0x162 <DIO_vWritePortVALUE+0x74>
		 case DIO_PORTB: PORTB=A_uPortValue; break;
 146:	e8 e3       	ldi	r30, 0x38	; 56
 148:	f0 e0       	ldi	r31, 0x00	; 0
 14a:	8a 81       	ldd	r24, Y+2	; 0x02
 14c:	80 83       	st	Z, r24
 14e:	09 c0       	rjmp	.+18     	; 0x162 <DIO_vWritePortVALUE+0x74>
		 case DIO_PORTC: PORTC=A_uPortValue; break;
 150:	e5 e3       	ldi	r30, 0x35	; 53
 152:	f0 e0       	ldi	r31, 0x00	; 0
 154:	8a 81       	ldd	r24, Y+2	; 0x02
 156:	80 83       	st	Z, r24
 158:	04 c0       	rjmp	.+8      	; 0x162 <DIO_vWritePortVALUE+0x74>
		 case DIO_PORTD: PORTD=A_uPortValue; break;
 15a:	e2 e3       	ldi	r30, 0x32	; 50
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	8a 81       	ldd	r24, Y+2	; 0x02
 160:	80 83       	st	Z, r24


		}


}
 162:	0f 90       	pop	r0
 164:	0f 90       	pop	r0
 166:	0f 90       	pop	r0
 168:	0f 90       	pop	r0
 16a:	cf 91       	pop	r28
 16c:	df 91       	pop	r29
 16e:	08 95       	ret

00000170 <DIO_vReadPortVALUE>:
u8 DIO_vReadPortVALUE(u8 A_uPortId){
 170:	df 93       	push	r29
 172:	cf 93       	push	r28
 174:	00 d0       	rcall	.+0      	; 0x176 <DIO_vReadPortVALUE+0x6>
 176:	00 d0       	rcall	.+0      	; 0x178 <DIO_vReadPortVALUE+0x8>
 178:	cd b7       	in	r28, 0x3d	; 61
 17a:	de b7       	in	r29, 0x3e	; 62
 17c:	8a 83       	std	Y+2, r24	; 0x02


u8 returnportv =0;
 17e:	19 82       	std	Y+1, r1	; 0x01
	switch(A_uPortId){
 180:	8a 81       	ldd	r24, Y+2	; 0x02
 182:	28 2f       	mov	r18, r24
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	3c 83       	std	Y+4, r19	; 0x04
 188:	2b 83       	std	Y+3, r18	; 0x03
 18a:	8b 81       	ldd	r24, Y+3	; 0x03
 18c:	9c 81       	ldd	r25, Y+4	; 0x04
 18e:	81 30       	cpi	r24, 0x01	; 1
 190:	91 05       	cpc	r25, r1
 192:	d1 f0       	breq	.+52     	; 0x1c8 <DIO_vReadPortVALUE+0x58>
 194:	2b 81       	ldd	r18, Y+3	; 0x03
 196:	3c 81       	ldd	r19, Y+4	; 0x04
 198:	22 30       	cpi	r18, 0x02	; 2
 19a:	31 05       	cpc	r19, r1
 19c:	2c f4       	brge	.+10     	; 0x1a8 <DIO_vReadPortVALUE+0x38>
 19e:	8b 81       	ldd	r24, Y+3	; 0x03
 1a0:	9c 81       	ldd	r25, Y+4	; 0x04
 1a2:	00 97       	sbiw	r24, 0x00	; 0
 1a4:	61 f0       	breq	.+24     	; 0x1be <DIO_vReadPortVALUE+0x4e>
 1a6:	1e c0       	rjmp	.+60     	; 0x1e4 <DIO_vReadPortVALUE+0x74>
 1a8:	2b 81       	ldd	r18, Y+3	; 0x03
 1aa:	3c 81       	ldd	r19, Y+4	; 0x04
 1ac:	22 30       	cpi	r18, 0x02	; 2
 1ae:	31 05       	cpc	r19, r1
 1b0:	81 f0       	breq	.+32     	; 0x1d2 <DIO_vReadPortVALUE+0x62>
 1b2:	8b 81       	ldd	r24, Y+3	; 0x03
 1b4:	9c 81       	ldd	r25, Y+4	; 0x04
 1b6:	83 30       	cpi	r24, 0x03	; 3
 1b8:	91 05       	cpc	r25, r1
 1ba:	81 f0       	breq	.+32     	; 0x1dc <DIO_vReadPortVALUE+0x6c>
 1bc:	13 c0       	rjmp	.+38     	; 0x1e4 <DIO_vReadPortVALUE+0x74>

			 case DIO_PORTA: returnportv =  PINA; break;
 1be:	e9 e3       	ldi	r30, 0x39	; 57
 1c0:	f0 e0       	ldi	r31, 0x00	; 0
 1c2:	80 81       	ld	r24, Z
 1c4:	89 83       	std	Y+1, r24	; 0x01
 1c6:	0e c0       	rjmp	.+28     	; 0x1e4 <DIO_vReadPortVALUE+0x74>
			 case DIO_PORTB: returnportv =  PINB; break;
 1c8:	e6 e3       	ldi	r30, 0x36	; 54
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	80 81       	ld	r24, Z
 1ce:	89 83       	std	Y+1, r24	; 0x01
 1d0:	09 c0       	rjmp	.+18     	; 0x1e4 <DIO_vReadPortVALUE+0x74>
			 case DIO_PORTC: returnportv =  PINC; break;
 1d2:	e3 e3       	ldi	r30, 0x33	; 51
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	89 83       	std	Y+1, r24	; 0x01
 1da:	04 c0       	rjmp	.+8      	; 0x1e4 <DIO_vReadPortVALUE+0x74>
			 case DIO_PORTD: returnportv =  PIND; break;
 1dc:	e0 e3       	ldi	r30, 0x30	; 48
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	89 83       	std	Y+1, r24	; 0x01



			}

return returnportv;
 1e4:	89 81       	ldd	r24, Y+1	; 0x01
}
 1e6:	0f 90       	pop	r0
 1e8:	0f 90       	pop	r0
 1ea:	0f 90       	pop	r0
 1ec:	0f 90       	pop	r0
 1ee:	cf 91       	pop	r28
 1f0:	df 91       	pop	r29
 1f2:	08 95       	ret

000001f4 <DIO_vWritePinDirection>:

void DIO_vWritePinDirection(u8 A_uPortId, u8 A_uPinNo, u8 A_uPinDirection)
{
 1f4:	df 93       	push	r29
 1f6:	cf 93       	push	r28
 1f8:	cd b7       	in	r28, 0x3d	; 61
 1fa:	de b7       	in	r29, 0x3e	; 62
 1fc:	27 97       	sbiw	r28, 0x07	; 7
 1fe:	0f b6       	in	r0, 0x3f	; 63
 200:	f8 94       	cli
 202:	de bf       	out	0x3e, r29	; 62
 204:	0f be       	out	0x3f, r0	; 63
 206:	cd bf       	out	0x3d, r28	; 61
 208:	89 83       	std	Y+1, r24	; 0x01
 20a:	6a 83       	std	Y+2, r22	; 0x02
 20c:	4b 83       	std	Y+3, r20	; 0x03

	if(A_uPinDirection==OUTPUT){
 20e:	8b 81       	ldd	r24, Y+3	; 0x03
 210:	81 30       	cpi	r24, 0x01	; 1
 212:	09 f0       	breq	.+2      	; 0x216 <DIO_vWritePinDirection+0x22>
 214:	6f c0       	rjmp	.+222    	; 0x2f4 <DIO_vWritePinDirection+0x100>


		switch(A_uPortId){
 216:	89 81       	ldd	r24, Y+1	; 0x01
 218:	28 2f       	mov	r18, r24
 21a:	30 e0       	ldi	r19, 0x00	; 0
 21c:	3f 83       	std	Y+7, r19	; 0x07
 21e:	2e 83       	std	Y+6, r18	; 0x06
 220:	8e 81       	ldd	r24, Y+6	; 0x06
 222:	9f 81       	ldd	r25, Y+7	; 0x07
 224:	81 30       	cpi	r24, 0x01	; 1
 226:	91 05       	cpc	r25, r1
 228:	49 f1       	breq	.+82     	; 0x27c <DIO_vWritePinDirection+0x88>
 22a:	2e 81       	ldd	r18, Y+6	; 0x06
 22c:	3f 81       	ldd	r19, Y+7	; 0x07
 22e:	22 30       	cpi	r18, 0x02	; 2
 230:	31 05       	cpc	r19, r1
 232:	2c f4       	brge	.+10     	; 0x23e <DIO_vWritePinDirection+0x4a>
 234:	8e 81       	ldd	r24, Y+6	; 0x06
 236:	9f 81       	ldd	r25, Y+7	; 0x07
 238:	00 97       	sbiw	r24, 0x00	; 0
 23a:	61 f0       	breq	.+24     	; 0x254 <DIO_vWritePinDirection+0x60>
 23c:	d2 c0       	rjmp	.+420    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
 23e:	2e 81       	ldd	r18, Y+6	; 0x06
 240:	3f 81       	ldd	r19, Y+7	; 0x07
 242:	22 30       	cpi	r18, 0x02	; 2
 244:	31 05       	cpc	r19, r1
 246:	71 f1       	breq	.+92     	; 0x2a4 <DIO_vWritePinDirection+0xb0>
 248:	8e 81       	ldd	r24, Y+6	; 0x06
 24a:	9f 81       	ldd	r25, Y+7	; 0x07
 24c:	83 30       	cpi	r24, 0x03	; 3
 24e:	91 05       	cpc	r25, r1
 250:	e9 f1       	breq	.+122    	; 0x2cc <DIO_vWritePinDirection+0xd8>
 252:	c7 c0       	rjmp	.+398    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>

		 case DIO_PORTA: SET_Bit(DDRA, A_uPinNo); break;
 254:	aa e3       	ldi	r26, 0x3A	; 58
 256:	b0 e0       	ldi	r27, 0x00	; 0
 258:	ea e3       	ldi	r30, 0x3A	; 58
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	80 81       	ld	r24, Z
 25e:	48 2f       	mov	r20, r24
 260:	8a 81       	ldd	r24, Y+2	; 0x02
 262:	28 2f       	mov	r18, r24
 264:	30 e0       	ldi	r19, 0x00	; 0
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 2e       	mov	r0, r18
 26c:	02 c0       	rjmp	.+4      	; 0x272 <DIO_vWritePinDirection+0x7e>
 26e:	88 0f       	add	r24, r24
 270:	99 1f       	adc	r25, r25
 272:	0a 94       	dec	r0
 274:	e2 f7       	brpl	.-8      	; 0x26e <DIO_vWritePinDirection+0x7a>
 276:	84 2b       	or	r24, r20
 278:	8c 93       	st	X, r24
 27a:	b3 c0       	rjmp	.+358    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
		 case DIO_PORTB: SET_Bit(DDRB, A_uPinNo); break;
 27c:	a7 e3       	ldi	r26, 0x37	; 55
 27e:	b0 e0       	ldi	r27, 0x00	; 0
 280:	e7 e3       	ldi	r30, 0x37	; 55
 282:	f0 e0       	ldi	r31, 0x00	; 0
 284:	80 81       	ld	r24, Z
 286:	48 2f       	mov	r20, r24
 288:	8a 81       	ldd	r24, Y+2	; 0x02
 28a:	28 2f       	mov	r18, r24
 28c:	30 e0       	ldi	r19, 0x00	; 0
 28e:	81 e0       	ldi	r24, 0x01	; 1
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	02 2e       	mov	r0, r18
 294:	02 c0       	rjmp	.+4      	; 0x29a <DIO_vWritePinDirection+0xa6>
 296:	88 0f       	add	r24, r24
 298:	99 1f       	adc	r25, r25
 29a:	0a 94       	dec	r0
 29c:	e2 f7       	brpl	.-8      	; 0x296 <DIO_vWritePinDirection+0xa2>
 29e:	84 2b       	or	r24, r20
 2a0:	8c 93       	st	X, r24
 2a2:	9f c0       	rjmp	.+318    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
		 case DIO_PORTC: SET_Bit(DDRC, A_uPinNo); break;
 2a4:	a4 e3       	ldi	r26, 0x34	; 52
 2a6:	b0 e0       	ldi	r27, 0x00	; 0
 2a8:	e4 e3       	ldi	r30, 0x34	; 52
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	80 81       	ld	r24, Z
 2ae:	48 2f       	mov	r20, r24
 2b0:	8a 81       	ldd	r24, Y+2	; 0x02
 2b2:	28 2f       	mov	r18, r24
 2b4:	30 e0       	ldi	r19, 0x00	; 0
 2b6:	81 e0       	ldi	r24, 0x01	; 1
 2b8:	90 e0       	ldi	r25, 0x00	; 0
 2ba:	02 2e       	mov	r0, r18
 2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <DIO_vWritePinDirection+0xce>
 2be:	88 0f       	add	r24, r24
 2c0:	99 1f       	adc	r25, r25
 2c2:	0a 94       	dec	r0
 2c4:	e2 f7       	brpl	.-8      	; 0x2be <DIO_vWritePinDirection+0xca>
 2c6:	84 2b       	or	r24, r20
 2c8:	8c 93       	st	X, r24
 2ca:	8b c0       	rjmp	.+278    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
		 case DIO_PORTD: SET_Bit(DDRD, A_uPinNo); break;
 2cc:	a1 e3       	ldi	r26, 0x31	; 49
 2ce:	b0 e0       	ldi	r27, 0x00	; 0
 2d0:	e1 e3       	ldi	r30, 0x31	; 49
 2d2:	f0 e0       	ldi	r31, 0x00	; 0
 2d4:	80 81       	ld	r24, Z
 2d6:	48 2f       	mov	r20, r24
 2d8:	8a 81       	ldd	r24, Y+2	; 0x02
 2da:	28 2f       	mov	r18, r24
 2dc:	30 e0       	ldi	r19, 0x00	; 0
 2de:	81 e0       	ldi	r24, 0x01	; 1
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	02 2e       	mov	r0, r18
 2e4:	02 c0       	rjmp	.+4      	; 0x2ea <DIO_vWritePinDirection+0xf6>
 2e6:	88 0f       	add	r24, r24
 2e8:	99 1f       	adc	r25, r25
 2ea:	0a 94       	dec	r0
 2ec:	e2 f7       	brpl	.-8      	; 0x2e6 <DIO_vWritePinDirection+0xf2>
 2ee:	84 2b       	or	r24, r20
 2f0:	8c 93       	st	X, r24
 2f2:	77 c0       	rjmp	.+238    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>

         }


	}else if (A_uPinDirection==INPUT){
 2f4:	8b 81       	ldd	r24, Y+3	; 0x03
 2f6:	88 23       	and	r24, r24
 2f8:	09 f0       	breq	.+2      	; 0x2fc <DIO_vWritePinDirection+0x108>
 2fa:	73 c0       	rjmp	.+230    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>

		switch(A_uPortId){
 2fc:	89 81       	ldd	r24, Y+1	; 0x01
 2fe:	28 2f       	mov	r18, r24
 300:	30 e0       	ldi	r19, 0x00	; 0
 302:	3d 83       	std	Y+5, r19	; 0x05
 304:	2c 83       	std	Y+4, r18	; 0x04
 306:	8c 81       	ldd	r24, Y+4	; 0x04
 308:	9d 81       	ldd	r25, Y+5	; 0x05
 30a:	81 30       	cpi	r24, 0x01	; 1
 30c:	91 05       	cpc	r25, r1
 30e:	59 f1       	breq	.+86     	; 0x366 <DIO_vWritePinDirection+0x172>
 310:	2c 81       	ldd	r18, Y+4	; 0x04
 312:	3d 81       	ldd	r19, Y+5	; 0x05
 314:	22 30       	cpi	r18, 0x02	; 2
 316:	31 05       	cpc	r19, r1
 318:	2c f4       	brge	.+10     	; 0x324 <DIO_vWritePinDirection+0x130>
 31a:	8c 81       	ldd	r24, Y+4	; 0x04
 31c:	9d 81       	ldd	r25, Y+5	; 0x05
 31e:	00 97       	sbiw	r24, 0x00	; 0
 320:	69 f0       	breq	.+26     	; 0x33c <DIO_vWritePinDirection+0x148>
 322:	5f c0       	rjmp	.+190    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
 324:	2c 81       	ldd	r18, Y+4	; 0x04
 326:	3d 81       	ldd	r19, Y+5	; 0x05
 328:	22 30       	cpi	r18, 0x02	; 2
 32a:	31 05       	cpc	r19, r1
 32c:	89 f1       	breq	.+98     	; 0x390 <DIO_vWritePinDirection+0x19c>
 32e:	8c 81       	ldd	r24, Y+4	; 0x04
 330:	9d 81       	ldd	r25, Y+5	; 0x05
 332:	83 30       	cpi	r24, 0x03	; 3
 334:	91 05       	cpc	r25, r1
 336:	09 f4       	brne	.+2      	; 0x33a <DIO_vWritePinDirection+0x146>
 338:	40 c0       	rjmp	.+128    	; 0x3ba <DIO_vWritePinDirection+0x1c6>
 33a:	53 c0       	rjmp	.+166    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>

			 case DIO_PORTA: CLR_Bit(DDRA, A_uPinNo); break;
 33c:	aa e3       	ldi	r26, 0x3A	; 58
 33e:	b0 e0       	ldi	r27, 0x00	; 0
 340:	ea e3       	ldi	r30, 0x3A	; 58
 342:	f0 e0       	ldi	r31, 0x00	; 0
 344:	80 81       	ld	r24, Z
 346:	48 2f       	mov	r20, r24
 348:	8a 81       	ldd	r24, Y+2	; 0x02
 34a:	28 2f       	mov	r18, r24
 34c:	30 e0       	ldi	r19, 0x00	; 0
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	90 e0       	ldi	r25, 0x00	; 0
 352:	02 2e       	mov	r0, r18
 354:	02 c0       	rjmp	.+4      	; 0x35a <DIO_vWritePinDirection+0x166>
 356:	88 0f       	add	r24, r24
 358:	99 1f       	adc	r25, r25
 35a:	0a 94       	dec	r0
 35c:	e2 f7       	brpl	.-8      	; 0x356 <DIO_vWritePinDirection+0x162>
 35e:	80 95       	com	r24
 360:	84 23       	and	r24, r20
 362:	8c 93       	st	X, r24
 364:	3e c0       	rjmp	.+124    	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
			 case DIO_PORTB: CLR_Bit(DDRB, A_uPinNo); break;
 366:	a7 e3       	ldi	r26, 0x37	; 55
 368:	b0 e0       	ldi	r27, 0x00	; 0
 36a:	e7 e3       	ldi	r30, 0x37	; 55
 36c:	f0 e0       	ldi	r31, 0x00	; 0
 36e:	80 81       	ld	r24, Z
 370:	48 2f       	mov	r20, r24
 372:	8a 81       	ldd	r24, Y+2	; 0x02
 374:	28 2f       	mov	r18, r24
 376:	30 e0       	ldi	r19, 0x00	; 0
 378:	81 e0       	ldi	r24, 0x01	; 1
 37a:	90 e0       	ldi	r25, 0x00	; 0
 37c:	02 2e       	mov	r0, r18
 37e:	02 c0       	rjmp	.+4      	; 0x384 <DIO_vWritePinDirection+0x190>
 380:	88 0f       	add	r24, r24
 382:	99 1f       	adc	r25, r25
 384:	0a 94       	dec	r0
 386:	e2 f7       	brpl	.-8      	; 0x380 <DIO_vWritePinDirection+0x18c>
 388:	80 95       	com	r24
 38a:	84 23       	and	r24, r20
 38c:	8c 93       	st	X, r24
 38e:	29 c0       	rjmp	.+82     	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
			 case DIO_PORTC: CLR_Bit(DDRC, A_uPinNo); break;
 390:	a4 e3       	ldi	r26, 0x34	; 52
 392:	b0 e0       	ldi	r27, 0x00	; 0
 394:	e4 e3       	ldi	r30, 0x34	; 52
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	80 81       	ld	r24, Z
 39a:	48 2f       	mov	r20, r24
 39c:	8a 81       	ldd	r24, Y+2	; 0x02
 39e:	28 2f       	mov	r18, r24
 3a0:	30 e0       	ldi	r19, 0x00	; 0
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	02 2e       	mov	r0, r18
 3a8:	02 c0       	rjmp	.+4      	; 0x3ae <DIO_vWritePinDirection+0x1ba>
 3aa:	88 0f       	add	r24, r24
 3ac:	99 1f       	adc	r25, r25
 3ae:	0a 94       	dec	r0
 3b0:	e2 f7       	brpl	.-8      	; 0x3aa <DIO_vWritePinDirection+0x1b6>
 3b2:	80 95       	com	r24
 3b4:	84 23       	and	r24, r20
 3b6:	8c 93       	st	X, r24
 3b8:	14 c0       	rjmp	.+40     	; 0x3e2 <DIO_vWritePinDirection+0x1ee>
			 case DIO_PORTD: CLR_Bit(DDRD, A_uPinNo); break;
 3ba:	a1 e3       	ldi	r26, 0x31	; 49
 3bc:	b0 e0       	ldi	r27, 0x00	; 0
 3be:	e1 e3       	ldi	r30, 0x31	; 49
 3c0:	f0 e0       	ldi	r31, 0x00	; 0
 3c2:	80 81       	ld	r24, Z
 3c4:	48 2f       	mov	r20, r24
 3c6:	8a 81       	ldd	r24, Y+2	; 0x02
 3c8:	28 2f       	mov	r18, r24
 3ca:	30 e0       	ldi	r19, 0x00	; 0
 3cc:	81 e0       	ldi	r24, 0x01	; 1
 3ce:	90 e0       	ldi	r25, 0x00	; 0
 3d0:	02 2e       	mov	r0, r18
 3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <DIO_vWritePinDirection+0x1e4>
 3d4:	88 0f       	add	r24, r24
 3d6:	99 1f       	adc	r25, r25
 3d8:	0a 94       	dec	r0
 3da:	e2 f7       	brpl	.-8      	; 0x3d4 <DIO_vWritePinDirection+0x1e0>
 3dc:	80 95       	com	r24
 3de:	84 23       	and	r24, r20
 3e0:	8c 93       	st	X, r24
		}

	         }


}
 3e2:	27 96       	adiw	r28, 0x07	; 7
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	f8 94       	cli
 3e8:	de bf       	out	0x3e, r29	; 62
 3ea:	0f be       	out	0x3f, r0	; 63
 3ec:	cd bf       	out	0x3d, r28	; 61
 3ee:	cf 91       	pop	r28
 3f0:	df 91       	pop	r29
 3f2:	08 95       	ret

000003f4 <DIO_vWritePinVALUE>:

void DIO_vWritePinVALUE(u8 A_uPortId, u8 A_uPinNo, u8 A_uPinValue){
 3f4:	df 93       	push	r29
 3f6:	cf 93       	push	r28
 3f8:	cd b7       	in	r28, 0x3d	; 61
 3fa:	de b7       	in	r29, 0x3e	; 62
 3fc:	27 97       	sbiw	r28, 0x07	; 7
 3fe:	0f b6       	in	r0, 0x3f	; 63
 400:	f8 94       	cli
 402:	de bf       	out	0x3e, r29	; 62
 404:	0f be       	out	0x3f, r0	; 63
 406:	cd bf       	out	0x3d, r28	; 61
 408:	89 83       	std	Y+1, r24	; 0x01
 40a:	6a 83       	std	Y+2, r22	; 0x02
 40c:	4b 83       	std	Y+3, r20	; 0x03


	if(A_uPinValue==HIGH){
 40e:	8b 81       	ldd	r24, Y+3	; 0x03
 410:	81 30       	cpi	r24, 0x01	; 1
 412:	09 f0       	breq	.+2      	; 0x416 <DIO_vWritePinVALUE+0x22>
 414:	6f c0       	rjmp	.+222    	; 0x4f4 <DIO_vWritePinVALUE+0x100>


			switch(A_uPortId){
 416:	89 81       	ldd	r24, Y+1	; 0x01
 418:	28 2f       	mov	r18, r24
 41a:	30 e0       	ldi	r19, 0x00	; 0
 41c:	3f 83       	std	Y+7, r19	; 0x07
 41e:	2e 83       	std	Y+6, r18	; 0x06
 420:	8e 81       	ldd	r24, Y+6	; 0x06
 422:	9f 81       	ldd	r25, Y+7	; 0x07
 424:	81 30       	cpi	r24, 0x01	; 1
 426:	91 05       	cpc	r25, r1
 428:	49 f1       	breq	.+82     	; 0x47c <DIO_vWritePinVALUE+0x88>
 42a:	2e 81       	ldd	r18, Y+6	; 0x06
 42c:	3f 81       	ldd	r19, Y+7	; 0x07
 42e:	22 30       	cpi	r18, 0x02	; 2
 430:	31 05       	cpc	r19, r1
 432:	2c f4       	brge	.+10     	; 0x43e <DIO_vWritePinVALUE+0x4a>
 434:	8e 81       	ldd	r24, Y+6	; 0x06
 436:	9f 81       	ldd	r25, Y+7	; 0x07
 438:	00 97       	sbiw	r24, 0x00	; 0
 43a:	61 f0       	breq	.+24     	; 0x454 <DIO_vWritePinVALUE+0x60>
 43c:	d2 c0       	rjmp	.+420    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
 43e:	2e 81       	ldd	r18, Y+6	; 0x06
 440:	3f 81       	ldd	r19, Y+7	; 0x07
 442:	22 30       	cpi	r18, 0x02	; 2
 444:	31 05       	cpc	r19, r1
 446:	71 f1       	breq	.+92     	; 0x4a4 <DIO_vWritePinVALUE+0xb0>
 448:	8e 81       	ldd	r24, Y+6	; 0x06
 44a:	9f 81       	ldd	r25, Y+7	; 0x07
 44c:	83 30       	cpi	r24, 0x03	; 3
 44e:	91 05       	cpc	r25, r1
 450:	e9 f1       	breq	.+122    	; 0x4cc <DIO_vWritePinVALUE+0xd8>
 452:	c7 c0       	rjmp	.+398    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>

			 case DIO_PORTA: SET_Bit(PORTA , A_uPinNo); break;
 454:	ab e3       	ldi	r26, 0x3B	; 59
 456:	b0 e0       	ldi	r27, 0x00	; 0
 458:	eb e3       	ldi	r30, 0x3B	; 59
 45a:	f0 e0       	ldi	r31, 0x00	; 0
 45c:	80 81       	ld	r24, Z
 45e:	48 2f       	mov	r20, r24
 460:	8a 81       	ldd	r24, Y+2	; 0x02
 462:	28 2f       	mov	r18, r24
 464:	30 e0       	ldi	r19, 0x00	; 0
 466:	81 e0       	ldi	r24, 0x01	; 1
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	02 2e       	mov	r0, r18
 46c:	02 c0       	rjmp	.+4      	; 0x472 <DIO_vWritePinVALUE+0x7e>
 46e:	88 0f       	add	r24, r24
 470:	99 1f       	adc	r25, r25
 472:	0a 94       	dec	r0
 474:	e2 f7       	brpl	.-8      	; 0x46e <DIO_vWritePinVALUE+0x7a>
 476:	84 2b       	or	r24, r20
 478:	8c 93       	st	X, r24
 47a:	b3 c0       	rjmp	.+358    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
			 case DIO_PORTB: SET_Bit(PORTB, A_uPinNo); break;
 47c:	a8 e3       	ldi	r26, 0x38	; 56
 47e:	b0 e0       	ldi	r27, 0x00	; 0
 480:	e8 e3       	ldi	r30, 0x38	; 56
 482:	f0 e0       	ldi	r31, 0x00	; 0
 484:	80 81       	ld	r24, Z
 486:	48 2f       	mov	r20, r24
 488:	8a 81       	ldd	r24, Y+2	; 0x02
 48a:	28 2f       	mov	r18, r24
 48c:	30 e0       	ldi	r19, 0x00	; 0
 48e:	81 e0       	ldi	r24, 0x01	; 1
 490:	90 e0       	ldi	r25, 0x00	; 0
 492:	02 2e       	mov	r0, r18
 494:	02 c0       	rjmp	.+4      	; 0x49a <DIO_vWritePinVALUE+0xa6>
 496:	88 0f       	add	r24, r24
 498:	99 1f       	adc	r25, r25
 49a:	0a 94       	dec	r0
 49c:	e2 f7       	brpl	.-8      	; 0x496 <DIO_vWritePinVALUE+0xa2>
 49e:	84 2b       	or	r24, r20
 4a0:	8c 93       	st	X, r24
 4a2:	9f c0       	rjmp	.+318    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
			 case DIO_PORTC: SET_Bit(PORTC, A_uPinNo); break;
 4a4:	a5 e3       	ldi	r26, 0x35	; 53
 4a6:	b0 e0       	ldi	r27, 0x00	; 0
 4a8:	e5 e3       	ldi	r30, 0x35	; 53
 4aa:	f0 e0       	ldi	r31, 0x00	; 0
 4ac:	80 81       	ld	r24, Z
 4ae:	48 2f       	mov	r20, r24
 4b0:	8a 81       	ldd	r24, Y+2	; 0x02
 4b2:	28 2f       	mov	r18, r24
 4b4:	30 e0       	ldi	r19, 0x00	; 0
 4b6:	81 e0       	ldi	r24, 0x01	; 1
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	02 2e       	mov	r0, r18
 4bc:	02 c0       	rjmp	.+4      	; 0x4c2 <DIO_vWritePinVALUE+0xce>
 4be:	88 0f       	add	r24, r24
 4c0:	99 1f       	adc	r25, r25
 4c2:	0a 94       	dec	r0
 4c4:	e2 f7       	brpl	.-8      	; 0x4be <DIO_vWritePinVALUE+0xca>
 4c6:	84 2b       	or	r24, r20
 4c8:	8c 93       	st	X, r24
 4ca:	8b c0       	rjmp	.+278    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
			 case DIO_PORTD: SET_Bit(PORTD, A_uPinNo); break;
 4cc:	a2 e3       	ldi	r26, 0x32	; 50
 4ce:	b0 e0       	ldi	r27, 0x00	; 0
 4d0:	e2 e3       	ldi	r30, 0x32	; 50
 4d2:	f0 e0       	ldi	r31, 0x00	; 0
 4d4:	80 81       	ld	r24, Z
 4d6:	48 2f       	mov	r20, r24
 4d8:	8a 81       	ldd	r24, Y+2	; 0x02
 4da:	28 2f       	mov	r18, r24
 4dc:	30 e0       	ldi	r19, 0x00	; 0
 4de:	81 e0       	ldi	r24, 0x01	; 1
 4e0:	90 e0       	ldi	r25, 0x00	; 0
 4e2:	02 2e       	mov	r0, r18
 4e4:	02 c0       	rjmp	.+4      	; 0x4ea <DIO_vWritePinVALUE+0xf6>
 4e6:	88 0f       	add	r24, r24
 4e8:	99 1f       	adc	r25, r25
 4ea:	0a 94       	dec	r0
 4ec:	e2 f7       	brpl	.-8      	; 0x4e6 <DIO_vWritePinVALUE+0xf2>
 4ee:	84 2b       	or	r24, r20
 4f0:	8c 93       	st	X, r24
 4f2:	77 c0       	rjmp	.+238    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>

	         }


		}else if (A_uPinValue==LOW){
 4f4:	8b 81       	ldd	r24, Y+3	; 0x03
 4f6:	88 23       	and	r24, r24
 4f8:	09 f0       	breq	.+2      	; 0x4fc <DIO_vWritePinVALUE+0x108>
 4fa:	73 c0       	rjmp	.+230    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>

			switch(A_uPortId){
 4fc:	89 81       	ldd	r24, Y+1	; 0x01
 4fe:	28 2f       	mov	r18, r24
 500:	30 e0       	ldi	r19, 0x00	; 0
 502:	3d 83       	std	Y+5, r19	; 0x05
 504:	2c 83       	std	Y+4, r18	; 0x04
 506:	8c 81       	ldd	r24, Y+4	; 0x04
 508:	9d 81       	ldd	r25, Y+5	; 0x05
 50a:	81 30       	cpi	r24, 0x01	; 1
 50c:	91 05       	cpc	r25, r1
 50e:	59 f1       	breq	.+86     	; 0x566 <DIO_vWritePinVALUE+0x172>
 510:	2c 81       	ldd	r18, Y+4	; 0x04
 512:	3d 81       	ldd	r19, Y+5	; 0x05
 514:	22 30       	cpi	r18, 0x02	; 2
 516:	31 05       	cpc	r19, r1
 518:	2c f4       	brge	.+10     	; 0x524 <DIO_vWritePinVALUE+0x130>
 51a:	8c 81       	ldd	r24, Y+4	; 0x04
 51c:	9d 81       	ldd	r25, Y+5	; 0x05
 51e:	00 97       	sbiw	r24, 0x00	; 0
 520:	69 f0       	breq	.+26     	; 0x53c <DIO_vWritePinVALUE+0x148>
 522:	5f c0       	rjmp	.+190    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
 524:	2c 81       	ldd	r18, Y+4	; 0x04
 526:	3d 81       	ldd	r19, Y+5	; 0x05
 528:	22 30       	cpi	r18, 0x02	; 2
 52a:	31 05       	cpc	r19, r1
 52c:	89 f1       	breq	.+98     	; 0x590 <DIO_vWritePinVALUE+0x19c>
 52e:	8c 81       	ldd	r24, Y+4	; 0x04
 530:	9d 81       	ldd	r25, Y+5	; 0x05
 532:	83 30       	cpi	r24, 0x03	; 3
 534:	91 05       	cpc	r25, r1
 536:	09 f4       	brne	.+2      	; 0x53a <DIO_vWritePinVALUE+0x146>
 538:	40 c0       	rjmp	.+128    	; 0x5ba <DIO_vWritePinVALUE+0x1c6>
 53a:	53 c0       	rjmp	.+166    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>

				 case DIO_PORTA: CLR_Bit(PORTA, A_uPinNo); break;
 53c:	ab e3       	ldi	r26, 0x3B	; 59
 53e:	b0 e0       	ldi	r27, 0x00	; 0
 540:	eb e3       	ldi	r30, 0x3B	; 59
 542:	f0 e0       	ldi	r31, 0x00	; 0
 544:	80 81       	ld	r24, Z
 546:	48 2f       	mov	r20, r24
 548:	8a 81       	ldd	r24, Y+2	; 0x02
 54a:	28 2f       	mov	r18, r24
 54c:	30 e0       	ldi	r19, 0x00	; 0
 54e:	81 e0       	ldi	r24, 0x01	; 1
 550:	90 e0       	ldi	r25, 0x00	; 0
 552:	02 2e       	mov	r0, r18
 554:	02 c0       	rjmp	.+4      	; 0x55a <DIO_vWritePinVALUE+0x166>
 556:	88 0f       	add	r24, r24
 558:	99 1f       	adc	r25, r25
 55a:	0a 94       	dec	r0
 55c:	e2 f7       	brpl	.-8      	; 0x556 <DIO_vWritePinVALUE+0x162>
 55e:	80 95       	com	r24
 560:	84 23       	and	r24, r20
 562:	8c 93       	st	X, r24
 564:	3e c0       	rjmp	.+124    	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
				 case DIO_PORTB: CLR_Bit(PORTB, A_uPinNo); break;
 566:	a8 e3       	ldi	r26, 0x38	; 56
 568:	b0 e0       	ldi	r27, 0x00	; 0
 56a:	e8 e3       	ldi	r30, 0x38	; 56
 56c:	f0 e0       	ldi	r31, 0x00	; 0
 56e:	80 81       	ld	r24, Z
 570:	48 2f       	mov	r20, r24
 572:	8a 81       	ldd	r24, Y+2	; 0x02
 574:	28 2f       	mov	r18, r24
 576:	30 e0       	ldi	r19, 0x00	; 0
 578:	81 e0       	ldi	r24, 0x01	; 1
 57a:	90 e0       	ldi	r25, 0x00	; 0
 57c:	02 2e       	mov	r0, r18
 57e:	02 c0       	rjmp	.+4      	; 0x584 <DIO_vWritePinVALUE+0x190>
 580:	88 0f       	add	r24, r24
 582:	99 1f       	adc	r25, r25
 584:	0a 94       	dec	r0
 586:	e2 f7       	brpl	.-8      	; 0x580 <DIO_vWritePinVALUE+0x18c>
 588:	80 95       	com	r24
 58a:	84 23       	and	r24, r20
 58c:	8c 93       	st	X, r24
 58e:	29 c0       	rjmp	.+82     	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
				 case DIO_PORTC: CLR_Bit(PORTC, A_uPinNo); break;
 590:	a5 e3       	ldi	r26, 0x35	; 53
 592:	b0 e0       	ldi	r27, 0x00	; 0
 594:	e5 e3       	ldi	r30, 0x35	; 53
 596:	f0 e0       	ldi	r31, 0x00	; 0
 598:	80 81       	ld	r24, Z
 59a:	48 2f       	mov	r20, r24
 59c:	8a 81       	ldd	r24, Y+2	; 0x02
 59e:	28 2f       	mov	r18, r24
 5a0:	30 e0       	ldi	r19, 0x00	; 0
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	90 e0       	ldi	r25, 0x00	; 0
 5a6:	02 2e       	mov	r0, r18
 5a8:	02 c0       	rjmp	.+4      	; 0x5ae <DIO_vWritePinVALUE+0x1ba>
 5aa:	88 0f       	add	r24, r24
 5ac:	99 1f       	adc	r25, r25
 5ae:	0a 94       	dec	r0
 5b0:	e2 f7       	brpl	.-8      	; 0x5aa <DIO_vWritePinVALUE+0x1b6>
 5b2:	80 95       	com	r24
 5b4:	84 23       	and	r24, r20
 5b6:	8c 93       	st	X, r24
 5b8:	14 c0       	rjmp	.+40     	; 0x5e2 <DIO_vWritePinVALUE+0x1ee>
				 case DIO_PORTD: CLR_Bit(PORTD, A_uPinNo); break;
 5ba:	a2 e3       	ldi	r26, 0x32	; 50
 5bc:	b0 e0       	ldi	r27, 0x00	; 0
 5be:	e2 e3       	ldi	r30, 0x32	; 50
 5c0:	f0 e0       	ldi	r31, 0x00	; 0
 5c2:	80 81       	ld	r24, Z
 5c4:	48 2f       	mov	r20, r24
 5c6:	8a 81       	ldd	r24, Y+2	; 0x02
 5c8:	28 2f       	mov	r18, r24
 5ca:	30 e0       	ldi	r19, 0x00	; 0
 5cc:	81 e0       	ldi	r24, 0x01	; 1
 5ce:	90 e0       	ldi	r25, 0x00	; 0
 5d0:	02 2e       	mov	r0, r18
 5d2:	02 c0       	rjmp	.+4      	; 0x5d8 <DIO_vWritePinVALUE+0x1e4>
 5d4:	88 0f       	add	r24, r24
 5d6:	99 1f       	adc	r25, r25
 5d8:	0a 94       	dec	r0
 5da:	e2 f7       	brpl	.-8      	; 0x5d4 <DIO_vWritePinVALUE+0x1e0>
 5dc:	80 95       	com	r24
 5de:	84 23       	and	r24, r20
 5e0:	8c 93       	st	X, r24

			}

		         }

}
 5e2:	27 96       	adiw	r28, 0x07	; 7
 5e4:	0f b6       	in	r0, 0x3f	; 63
 5e6:	f8 94       	cli
 5e8:	de bf       	out	0x3e, r29	; 62
 5ea:	0f be       	out	0x3f, r0	; 63
 5ec:	cd bf       	out	0x3d, r28	; 61
 5ee:	cf 91       	pop	r28
 5f0:	df 91       	pop	r29
 5f2:	08 95       	ret

000005f4 <DIO_vReadPinVALUE>:

u8 DIO_vReadPinVALUE(u8 A_uPortId, u8 A_uPinNo){
 5f4:	df 93       	push	r29
 5f6:	cf 93       	push	r28
 5f8:	00 d0       	rcall	.+0      	; 0x5fa <DIO_vReadPinVALUE+0x6>
 5fa:	00 d0       	rcall	.+0      	; 0x5fc <DIO_vReadPinVALUE+0x8>
 5fc:	0f 92       	push	r0
 5fe:	cd b7       	in	r28, 0x3d	; 61
 600:	de b7       	in	r29, 0x3e	; 62
 602:	8a 83       	std	Y+2, r24	; 0x02
 604:	6b 83       	std	Y+3, r22	; 0x03

   u8 returnpinv= 0;
 606:	19 82       	std	Y+1, r1	; 0x01
	switch(A_uPortId){
 608:	8a 81       	ldd	r24, Y+2	; 0x02
 60a:	28 2f       	mov	r18, r24
 60c:	30 e0       	ldi	r19, 0x00	; 0
 60e:	3d 83       	std	Y+5, r19	; 0x05
 610:	2c 83       	std	Y+4, r18	; 0x04
 612:	4c 81       	ldd	r20, Y+4	; 0x04
 614:	5d 81       	ldd	r21, Y+5	; 0x05
 616:	41 30       	cpi	r20, 0x01	; 1
 618:	51 05       	cpc	r21, r1
 61a:	41 f1       	breq	.+80     	; 0x66c <DIO_vReadPinVALUE+0x78>
 61c:	8c 81       	ldd	r24, Y+4	; 0x04
 61e:	9d 81       	ldd	r25, Y+5	; 0x05
 620:	82 30       	cpi	r24, 0x02	; 2
 622:	91 05       	cpc	r25, r1
 624:	34 f4       	brge	.+12     	; 0x632 <DIO_vReadPinVALUE+0x3e>
 626:	2c 81       	ldd	r18, Y+4	; 0x04
 628:	3d 81       	ldd	r19, Y+5	; 0x05
 62a:	21 15       	cp	r18, r1
 62c:	31 05       	cpc	r19, r1
 62e:	61 f0       	breq	.+24     	; 0x648 <DIO_vReadPinVALUE+0x54>
 630:	52 c0       	rjmp	.+164    	; 0x6d6 <DIO_vReadPinVALUE+0xe2>
 632:	4c 81       	ldd	r20, Y+4	; 0x04
 634:	5d 81       	ldd	r21, Y+5	; 0x05
 636:	42 30       	cpi	r20, 0x02	; 2
 638:	51 05       	cpc	r21, r1
 63a:	51 f1       	breq	.+84     	; 0x690 <DIO_vReadPinVALUE+0x9c>
 63c:	8c 81       	ldd	r24, Y+4	; 0x04
 63e:	9d 81       	ldd	r25, Y+5	; 0x05
 640:	83 30       	cpi	r24, 0x03	; 3
 642:	91 05       	cpc	r25, r1
 644:	b9 f1       	breq	.+110    	; 0x6b4 <DIO_vReadPinVALUE+0xc0>
 646:	47 c0       	rjmp	.+142    	; 0x6d6 <DIO_vReadPinVALUE+0xe2>

				 case DIO_PORTA: returnpinv= GET_Bit(PINA , A_uPinNo); break;
 648:	e9 e3       	ldi	r30, 0x39	; 57
 64a:	f0 e0       	ldi	r31, 0x00	; 0
 64c:	80 81       	ld	r24, Z
 64e:	28 2f       	mov	r18, r24
 650:	30 e0       	ldi	r19, 0x00	; 0
 652:	8b 81       	ldd	r24, Y+3	; 0x03
 654:	88 2f       	mov	r24, r24
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	a9 01       	movw	r20, r18
 65a:	02 c0       	rjmp	.+4      	; 0x660 <DIO_vReadPinVALUE+0x6c>
 65c:	55 95       	asr	r21
 65e:	47 95       	ror	r20
 660:	8a 95       	dec	r24
 662:	e2 f7       	brpl	.-8      	; 0x65c <DIO_vReadPinVALUE+0x68>
 664:	ca 01       	movw	r24, r20
 666:	81 70       	andi	r24, 0x01	; 1
 668:	89 83       	std	Y+1, r24	; 0x01
 66a:	35 c0       	rjmp	.+106    	; 0x6d6 <DIO_vReadPinVALUE+0xe2>
				 case DIO_PORTB: returnpinv= GET_Bit(PINB, A_uPinNo); break;
 66c:	e6 e3       	ldi	r30, 0x36	; 54
 66e:	f0 e0       	ldi	r31, 0x00	; 0
 670:	80 81       	ld	r24, Z
 672:	28 2f       	mov	r18, r24
 674:	30 e0       	ldi	r19, 0x00	; 0
 676:	8b 81       	ldd	r24, Y+3	; 0x03
 678:	88 2f       	mov	r24, r24
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	a9 01       	movw	r20, r18
 67e:	02 c0       	rjmp	.+4      	; 0x684 <DIO_vReadPinVALUE+0x90>
 680:	55 95       	asr	r21
 682:	47 95       	ror	r20
 684:	8a 95       	dec	r24
 686:	e2 f7       	brpl	.-8      	; 0x680 <DIO_vReadPinVALUE+0x8c>
 688:	ca 01       	movw	r24, r20
 68a:	81 70       	andi	r24, 0x01	; 1
 68c:	89 83       	std	Y+1, r24	; 0x01
 68e:	23 c0       	rjmp	.+70     	; 0x6d6 <DIO_vReadPinVALUE+0xe2>
				 case DIO_PORTC: returnpinv= GET_Bit(PINC, A_uPinNo); break;
 690:	e3 e3       	ldi	r30, 0x33	; 51
 692:	f0 e0       	ldi	r31, 0x00	; 0
 694:	80 81       	ld	r24, Z
 696:	28 2f       	mov	r18, r24
 698:	30 e0       	ldi	r19, 0x00	; 0
 69a:	8b 81       	ldd	r24, Y+3	; 0x03
 69c:	88 2f       	mov	r24, r24
 69e:	90 e0       	ldi	r25, 0x00	; 0
 6a0:	a9 01       	movw	r20, r18
 6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <DIO_vReadPinVALUE+0xb4>
 6a4:	55 95       	asr	r21
 6a6:	47 95       	ror	r20
 6a8:	8a 95       	dec	r24
 6aa:	e2 f7       	brpl	.-8      	; 0x6a4 <DIO_vReadPinVALUE+0xb0>
 6ac:	ca 01       	movw	r24, r20
 6ae:	81 70       	andi	r24, 0x01	; 1
 6b0:	89 83       	std	Y+1, r24	; 0x01
 6b2:	11 c0       	rjmp	.+34     	; 0x6d6 <DIO_vReadPinVALUE+0xe2>
				 case DIO_PORTD: returnpinv= GET_Bit(PIND, A_uPinNo); break;
 6b4:	e0 e3       	ldi	r30, 0x30	; 48
 6b6:	f0 e0       	ldi	r31, 0x00	; 0
 6b8:	80 81       	ld	r24, Z
 6ba:	28 2f       	mov	r18, r24
 6bc:	30 e0       	ldi	r19, 0x00	; 0
 6be:	8b 81       	ldd	r24, Y+3	; 0x03
 6c0:	88 2f       	mov	r24, r24
 6c2:	90 e0       	ldi	r25, 0x00	; 0
 6c4:	a9 01       	movw	r20, r18
 6c6:	02 c0       	rjmp	.+4      	; 0x6cc <DIO_vReadPinVALUE+0xd8>
 6c8:	55 95       	asr	r21
 6ca:	47 95       	ror	r20
 6cc:	8a 95       	dec	r24
 6ce:	e2 f7       	brpl	.-8      	; 0x6c8 <DIO_vReadPinVALUE+0xd4>
 6d0:	ca 01       	movw	r24, r20
 6d2:	81 70       	andi	r24, 0x01	; 1
 6d4:	89 83       	std	Y+1, r24	; 0x01

		         }



return returnpinv;
 6d6:	89 81       	ldd	r24, Y+1	; 0x01





}
 6d8:	0f 90       	pop	r0
 6da:	0f 90       	pop	r0
 6dc:	0f 90       	pop	r0
 6de:	0f 90       	pop	r0
 6e0:	0f 90       	pop	r0
 6e2:	cf 91       	pop	r28
 6e4:	df 91       	pop	r29
 6e6:	08 95       	ret

000006e8 <DIO_vTogglePin>:




void DIO_vTogglePin(u8 A_uPortId, u8 A_uPinNo)
{
 6e8:	df 93       	push	r29
 6ea:	cf 93       	push	r28
 6ec:	00 d0       	rcall	.+0      	; 0x6ee <DIO_vTogglePin+0x6>
 6ee:	00 d0       	rcall	.+0      	; 0x6f0 <DIO_vTogglePin+0x8>
 6f0:	cd b7       	in	r28, 0x3d	; 61
 6f2:	de b7       	in	r29, 0x3e	; 62
 6f4:	89 83       	std	Y+1, r24	; 0x01
 6f6:	6a 83       	std	Y+2, r22	; 0x02


	switch(A_uPortId){
 6f8:	89 81       	ldd	r24, Y+1	; 0x01
 6fa:	28 2f       	mov	r18, r24
 6fc:	30 e0       	ldi	r19, 0x00	; 0
 6fe:	3c 83       	std	Y+4, r19	; 0x04
 700:	2b 83       	std	Y+3, r18	; 0x03
 702:	8b 81       	ldd	r24, Y+3	; 0x03
 704:	9c 81       	ldd	r25, Y+4	; 0x04
 706:	81 30       	cpi	r24, 0x01	; 1
 708:	91 05       	cpc	r25, r1
 70a:	49 f1       	breq	.+82     	; 0x75e <DIO_vTogglePin+0x76>
 70c:	2b 81       	ldd	r18, Y+3	; 0x03
 70e:	3c 81       	ldd	r19, Y+4	; 0x04
 710:	22 30       	cpi	r18, 0x02	; 2
 712:	31 05       	cpc	r19, r1
 714:	2c f4       	brge	.+10     	; 0x720 <DIO_vTogglePin+0x38>
 716:	8b 81       	ldd	r24, Y+3	; 0x03
 718:	9c 81       	ldd	r25, Y+4	; 0x04
 71a:	00 97       	sbiw	r24, 0x00	; 0
 71c:	61 f0       	breq	.+24     	; 0x736 <DIO_vTogglePin+0x4e>
 71e:	5a c0       	rjmp	.+180    	; 0x7d4 <DIO_vTogglePin+0xec>
 720:	2b 81       	ldd	r18, Y+3	; 0x03
 722:	3c 81       	ldd	r19, Y+4	; 0x04
 724:	22 30       	cpi	r18, 0x02	; 2
 726:	31 05       	cpc	r19, r1
 728:	71 f1       	breq	.+92     	; 0x786 <DIO_vTogglePin+0x9e>
 72a:	8b 81       	ldd	r24, Y+3	; 0x03
 72c:	9c 81       	ldd	r25, Y+4	; 0x04
 72e:	83 30       	cpi	r24, 0x03	; 3
 730:	91 05       	cpc	r25, r1
 732:	e9 f1       	breq	.+122    	; 0x7ae <DIO_vTogglePin+0xc6>
 734:	4f c0       	rjmp	.+158    	; 0x7d4 <DIO_vTogglePin+0xec>

				 case DIO_PORTA: TOG_Bit(PORTA, A_uPinNo); break;
 736:	ab e3       	ldi	r26, 0x3B	; 59
 738:	b0 e0       	ldi	r27, 0x00	; 0
 73a:	eb e3       	ldi	r30, 0x3B	; 59
 73c:	f0 e0       	ldi	r31, 0x00	; 0
 73e:	80 81       	ld	r24, Z
 740:	48 2f       	mov	r20, r24
 742:	8a 81       	ldd	r24, Y+2	; 0x02
 744:	28 2f       	mov	r18, r24
 746:	30 e0       	ldi	r19, 0x00	; 0
 748:	81 e0       	ldi	r24, 0x01	; 1
 74a:	90 e0       	ldi	r25, 0x00	; 0
 74c:	02 2e       	mov	r0, r18
 74e:	02 c0       	rjmp	.+4      	; 0x754 <DIO_vTogglePin+0x6c>
 750:	88 0f       	add	r24, r24
 752:	99 1f       	adc	r25, r25
 754:	0a 94       	dec	r0
 756:	e2 f7       	brpl	.-8      	; 0x750 <DIO_vTogglePin+0x68>
 758:	84 27       	eor	r24, r20
 75a:	8c 93       	st	X, r24
 75c:	3b c0       	rjmp	.+118    	; 0x7d4 <DIO_vTogglePin+0xec>
				 case DIO_PORTB: TOG_Bit(PORTB, A_uPinNo); break;
 75e:	a8 e3       	ldi	r26, 0x38	; 56
 760:	b0 e0       	ldi	r27, 0x00	; 0
 762:	e8 e3       	ldi	r30, 0x38	; 56
 764:	f0 e0       	ldi	r31, 0x00	; 0
 766:	80 81       	ld	r24, Z
 768:	48 2f       	mov	r20, r24
 76a:	8a 81       	ldd	r24, Y+2	; 0x02
 76c:	28 2f       	mov	r18, r24
 76e:	30 e0       	ldi	r19, 0x00	; 0
 770:	81 e0       	ldi	r24, 0x01	; 1
 772:	90 e0       	ldi	r25, 0x00	; 0
 774:	02 2e       	mov	r0, r18
 776:	02 c0       	rjmp	.+4      	; 0x77c <DIO_vTogglePin+0x94>
 778:	88 0f       	add	r24, r24
 77a:	99 1f       	adc	r25, r25
 77c:	0a 94       	dec	r0
 77e:	e2 f7       	brpl	.-8      	; 0x778 <DIO_vTogglePin+0x90>
 780:	84 27       	eor	r24, r20
 782:	8c 93       	st	X, r24
 784:	27 c0       	rjmp	.+78     	; 0x7d4 <DIO_vTogglePin+0xec>
				 case DIO_PORTC: TOG_Bit(PORTC, A_uPinNo); break;
 786:	a5 e3       	ldi	r26, 0x35	; 53
 788:	b0 e0       	ldi	r27, 0x00	; 0
 78a:	e5 e3       	ldi	r30, 0x35	; 53
 78c:	f0 e0       	ldi	r31, 0x00	; 0
 78e:	80 81       	ld	r24, Z
 790:	48 2f       	mov	r20, r24
 792:	8a 81       	ldd	r24, Y+2	; 0x02
 794:	28 2f       	mov	r18, r24
 796:	30 e0       	ldi	r19, 0x00	; 0
 798:	81 e0       	ldi	r24, 0x01	; 1
 79a:	90 e0       	ldi	r25, 0x00	; 0
 79c:	02 2e       	mov	r0, r18
 79e:	02 c0       	rjmp	.+4      	; 0x7a4 <DIO_vTogglePin+0xbc>
 7a0:	88 0f       	add	r24, r24
 7a2:	99 1f       	adc	r25, r25
 7a4:	0a 94       	dec	r0
 7a6:	e2 f7       	brpl	.-8      	; 0x7a0 <DIO_vTogglePin+0xb8>
 7a8:	84 27       	eor	r24, r20
 7aa:	8c 93       	st	X, r24
 7ac:	13 c0       	rjmp	.+38     	; 0x7d4 <DIO_vTogglePin+0xec>
				 case DIO_PORTD: TOG_Bit(PORTD, A_uPinNo); break;
 7ae:	a2 e3       	ldi	r26, 0x32	; 50
 7b0:	b0 e0       	ldi	r27, 0x00	; 0
 7b2:	e2 e3       	ldi	r30, 0x32	; 50
 7b4:	f0 e0       	ldi	r31, 0x00	; 0
 7b6:	80 81       	ld	r24, Z
 7b8:	48 2f       	mov	r20, r24
 7ba:	8a 81       	ldd	r24, Y+2	; 0x02
 7bc:	28 2f       	mov	r18, r24
 7be:	30 e0       	ldi	r19, 0x00	; 0
 7c0:	81 e0       	ldi	r24, 0x01	; 1
 7c2:	90 e0       	ldi	r25, 0x00	; 0
 7c4:	02 2e       	mov	r0, r18
 7c6:	02 c0       	rjmp	.+4      	; 0x7cc <DIO_vTogglePin+0xe4>
 7c8:	88 0f       	add	r24, r24
 7ca:	99 1f       	adc	r25, r25
 7cc:	0a 94       	dec	r0
 7ce:	e2 f7       	brpl	.-8      	; 0x7c8 <DIO_vTogglePin+0xe0>
 7d0:	84 27       	eor	r24, r20
 7d2:	8c 93       	st	X, r24





}
 7d4:	0f 90       	pop	r0
 7d6:	0f 90       	pop	r0
 7d8:	0f 90       	pop	r0
 7da:	0f 90       	pop	r0
 7dc:	cf 91       	pop	r28
 7de:	df 91       	pop	r29
 7e0:	08 95       	ret

000007e2 <main>:
#include"../LIB/std_types.h"
#include"../LIB/bit_math.h"
#include "DIO_INTERFACE.h"
#include "DIO_CONFIG.h"

int main(void){
 7e2:	df 93       	push	r29
 7e4:	cf 93       	push	r28
 7e6:	cd b7       	in	r28, 0x3d	; 61
 7e8:	de b7       	in	r29, 0x3e	; 62

DIO_vWritePinDirection(DIO_PORTC, DIO_PIN0, OUTPUT);
 7ea:	82 e0       	ldi	r24, 0x02	; 2
 7ec:	60 e0       	ldi	r22, 0x00	; 0
 7ee:	41 e0       	ldi	r20, 0x01	; 1
 7f0:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <DIO_vWritePinDirection>
DIO_vWritePinVALUE(DIO_PORTC, DIO_PIN0, HIGH);
 7f4:	82 e0       	ldi	r24, 0x02	; 2
 7f6:	60 e0       	ldi	r22, 0x00	; 0
 7f8:	41 e0       	ldi	r20, 0x01	; 1
 7fa:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <DIO_vWritePinVALUE>
 7fe:	80 e0       	ldi	r24, 0x00	; 0
 800:	90 e0       	ldi	r25, 0x00	; 0


}
 802:	cf 91       	pop	r28
 804:	df 91       	pop	r29
 806:	08 95       	ret

00000808 <_exit>:
 808:	f8 94       	cli

0000080a <__stop_program>:
 80a:	ff cf       	rjmp	.-2      	; 0x80a <__stop_program>
