// Seed: 2719723844
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire id_10,
    output wand id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output wire id_15,
    output wire id_16,
    input wire id_17,
    output uwire id_18,
    output uwire id_19,
    output tri id_20,
    output tri id_21
    , id_25,
    output tri0 id_22,
    input tri1 id_23
);
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input logic id_3,
    input uwire id_4,
    output wand id_5,
    output logic id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    input wand id_12,
    input tri id_13
);
  always @(posedge 1) begin : LABEL_0
    id_6 <= id_3;
  end
  wand id_15;
  id_16(
      1, id_5, id_8
  );
  wire id_17;
  wire id_18, id_19, id_20;
  wire id_21;
  wand id_22 = id_12;
  wire id_23, id_24;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_22,
      id_5,
      id_11,
      id_8,
      id_0,
      id_10,
      id_5,
      id_9,
      id_22,
      id_22,
      id_22,
      id_2,
      id_1,
      id_11,
      id_22,
      id_4,
      id_5,
      id_5,
      id_11,
      id_22,
      id_5,
      id_22
  );
  assign modCall_1.id_14 = 0;
  assign id_15 = 1'b0;
  wire id_25;
endmodule
