$date
	Wed Mar 23 19:11:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module gcd_tb $end
$var wire 8 ! hcf [7:0] $end
$var reg 8 " A_in [7:0] $end
$var reg 8 # B_in [7:0] $end
$scope module uut $end
$var wire 8 $ A_in [7:0] $end
$var wire 8 % B_in [7:0] $end
$var reg 8 & A [7:0] $end
$var reg 8 ' B [7:0] $end
$var reg 8 ( hcf [7:0] $end
$var integer 32 ) count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b100000 (
b1 '
b100000 &
b100000 %
b1000000 $
b100000 #
b1000000 "
b100000 !
$end
#5
b1101 !
b1101 (
b1101 '
b1101 &
b11010 #
b11010 %
b1101 "
b1101 $
#10
b1 !
b1 (
b1 '
b1 &
b100001 #
b100001 %
b110001 "
b110001 $
#15
b1 '
b1 &
b10010100 #
b10010100 %
b11111 "
b11111 $
#20
b10 !
b10 (
b0 )
b1 '
b10 &
b1000100 #
b1000100 %
b1001010 "
b1001010 $
#25
b1 !
b1 (
b1 '
b1 &
b10001110 #
b10001110 %
b10110001 "
b10110001 $
#30
b1100 !
b1100 (
b0 )
b11 '
b1100 &
b1010100 #
b1010100 %
b10110100 "
b10110100 $
#35
b1 !
b1 (
b1 '
b1 &
b10000101 #
b10000101 %
b10010001 "
b10010001 $
#40
b1 '
b1 &
b10000000 #
b10000000 %
b1000011 "
b1000011 $
#45
b1 '
b1 &
b111011 #
b111011 %
b100101 "
b100101 $
#50
b1 '
b1 &
b11111 #
b11111 %
b111000 "
b111000 $
#55
b1010 !
b1010 (
b0 )
b101 '
b1010 &
b1000110 #
b1000110 %
b1100100 "
b1100100 $
#60
b111010 !
b111010 (
b0 )
b11101 '
b111010 &
b111010 #
b111010 %
b10101110 "
b10101110 $
#65
b1 !
b1 (
b1 '
b1 &
b10100001 #
b10100001 %
b111110 "
b111110 $
#70
