{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 09:47:29 2020 " "Info: Processing started: Thu Dec 03 09:47:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "56 " "Warning: Found 56 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\]\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\]\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\]\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 744 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\] register GPIO:uGPIO\|HEX1_R\[2\] 19.603 ns " "Info: Slack time is 19.603 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\]\" and destination register \"GPIO:uGPIO\|HEX1_R\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.799 ns + Largest register register " "Info: + Largest register to register requirement is 24.799 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.616 ns " "Info: + Latch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 22.616 ns " "Info: - Launch edge is 22.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 22.616 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with  offset of 22.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.013 ns + Largest " "Info: + Largest clock skew is 0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.620 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.620 ns GPIO:uGPIO\|HEX1_R\[2\] 3 REG LCFF_X64_Y8_N27 1 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X64_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.083 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.075ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.607 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 609 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 609; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.607 ns armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\] 3 REG LCFF_X34_Y14_N3 4 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.607 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 4; REG Node = 'armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.60 % ) " "Info: Total cell delay = 0.537 ns ( 20.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.070 ns ( 79.40 % ) " "Info: Total interconnect delay = 2.070 ns ( 79.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.075ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.075ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.196 ns - Longest register register " "Info: - Longest register to register delay is 5.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\] 1 REG LCFF_X34_Y14_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N3; Fanout = 4; REG Node = 'armreduced:arm_cpu\|RegisterFile:_RegisterFile\|data3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.150 ns) 1.965 ns GPIO:uGPIO\|HEX7_R~5 2 COMB LCCOMB_X22_Y16_N10 10 " "Info: 2: + IC(1.815 ns) + CELL(0.150 ns) = 1.965 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 10; COMB Node = 'GPIO:uGPIO\|HEX7_R~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] GPIO:uGPIO|HEX7_R~5 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.998 ns) + CELL(0.149 ns) 5.112 ns GPIO:uGPIO\|HEX1_R\[2\]~feeder 3 COMB LCCOMB_X64_Y8_N26 1 " "Info: 3: + IC(2.998 ns) + CELL(0.149 ns) = 5.112 ns; Loc. = LCCOMB_X64_Y8_N26; Fanout = 1; COMB Node = 'GPIO:uGPIO\|HEX1_R\[2\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.147 ns" { GPIO:uGPIO|HEX7_R~5 GPIO:uGPIO|HEX1_R[2]~feeder } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.196 ns GPIO:uGPIO\|HEX1_R\[2\] 4 REG LCFF_X64_Y8_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.196 ns; Loc. = LCFF_X64_Y8_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX1_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|HEX1_R[2]~feeder GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 7.37 % ) " "Info: Total cell delay = 0.383 ns ( 7.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.813 ns ( 92.63 % ) " "Info: Total interconnect delay = 4.813 ns ( 92.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] GPIO:uGPIO|HEX7_R~5 GPIO:uGPIO|HEX1_R[2]~feeder GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.196 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} GPIO:uGPIO|HEX7_R~5 {} GPIO:uGPIO|HEX1_R[2]~feeder {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.815ns 2.998ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.075ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] GPIO:uGPIO|HEX7_R~5 GPIO:uGPIO|HEX1_R[2]~feeder GPIO:uGPIO|HEX1_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.196 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2] {} GPIO:uGPIO|HEX7_R~5 {} GPIO:uGPIO|HEX1_R[2]~feeder {} GPIO:uGPIO|HEX1_R[2] {} } { 0.000ns 1.815ns 2.998ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] register armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\] 5.044 ns " "Info: Slack time is 5.044 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]\" and destination register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.626 ns + Largest register register " "Info: + Largest register to register requirement is 15.626 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.616 ns " "Info: - Launch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.410 ns + Largest " "Info: + Largest clock skew is -9.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.639 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 609 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 609; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\] 3 REG LCFF_X27_Y15_N5 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y15_N5; Fanout = 3; REG Node = 'armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 12.049 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 12.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.870 ns) 2.906 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg10 3 MEM M4K_X26_Y21 2 " "Info: 3: + IC(0.961 ns) + CELL(0.870 ns) = 2.906 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a10~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 394 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 5.899 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[27\] 4 MEM M4K_X26_Y21 10 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.899 ns; Loc. = M4K_X26_Y21; Fanout = 10; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.275 ns) 7.374 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 5 COMB LCCOMB_X31_Y20_N14 5 " "Info: 5: + IC(1.200 ns) + CELL(0.275 ns) = 7.374 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 5; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 7.925 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] 6 REG LCCOMB_X31_Y20_N2 35 " "Info: 6: + IC(0.276 ns) + CELL(0.275 ns) = 7.925 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 35; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 8.837 ns armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0 7 COMB LCCOMB_X31_Y20_N8 1 " "Info: 7: + IC(0.474 ns) + CELL(0.438 ns) = 8.837 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 } "NODE_NAME" } } { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.000 ns) 10.523 ns armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0clkctrl 8 COMB CLKCTRL_G9 32 " "Info: 8: + IC(1.686 ns) + CELL(0.000 ns) = 10.523 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl } "NODE_NAME" } } { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 12.049 ns armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] 9 REG LCCOMB_X32_Y20_N20 3 " "Info: 9: + IC(1.376 ns) + CELL(0.150 ns) = 12.049 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.001 ns ( 41.51 % ) " "Info: Total cell delay = 5.001 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.048 ns ( 58.49 % ) " "Info: Total interconnect delay = 7.048 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl {} armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} } { 0.000ns 1.075ns 0.961ns 0.000ns 1.200ns 0.276ns 0.474ns 1.686ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl {} armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} } { 0.000ns 1.075ns 0.961ns 0.000ns 1.200ns 0.276ns 0.474ns 1.686ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl {} armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} } { 0.000ns 1.075ns 0.961ns 0.000ns 1.200ns 0.276ns 0.474ns 1.686ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.582 ns - Longest register register " "Info: - Longest register to register delay is 10.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] 1 REG LCCOMB_X32_Y20_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.371 ns) 1.877 ns Addr_Decoder:Decoder\|Equal0~1 2 COMB LCCOMB_X33_Y17_N20 1 " "Info: 2: + IC(1.506 ns) + CELL(0.371 ns) = 1.877 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] Addr_Decoder:Decoder|Equal0~1 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.410 ns) 2.558 ns Addr_Decoder:Decoder\|Equal0~4 3 COMB LCCOMB_X33_Y17_N26 1 " "Info: 3: + IC(0.271 ns) + CELL(0.410 ns) = 2.558 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.954 ns Addr_Decoder:Decoder\|Equal0~5 4 COMB LCCOMB_X33_Y17_N28 225 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.954 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 } "NODE_NAME" } } { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/Decoder/Addr_Decoder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.438 ns) 4.141 ns armreduced:arm_cpu\|Result\[31\]~98 5 COMB LCCOMB_X35_Y17_N22 14 " "Info: 5: + IC(0.749 ns) + CELL(0.438 ns) = 4.141 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 14; COMB Node = 'armreduced:arm_cpu\|Result\[31\]~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Addr_Decoder:Decoder|Equal0~5 armreduced:arm_cpu|Result[31]~98 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.271 ns) 5.311 ns armreduced:arm_cpu\|Result\[21\]~117 6 COMB LCCOMB_X40_Y17_N24 1 " "Info: 6: + IC(0.899 ns) + CELL(0.271 ns) = 5.311 ns; Loc. = LCCOMB_X40_Y17_N24; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|Result\[21\]~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { armreduced:arm_cpu|Result[31]~98 armreduced:arm_cpu|Result[21]~117 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.419 ns) 7.121 ns armreduced:arm_cpu\|Result\[21\]~118 7 COMB LCCOMB_X27_Y17_N2 1 " "Info: 7: + IC(1.391 ns) + CELL(0.419 ns) = 7.121 ns; Loc. = LCCOMB_X27_Y17_N2; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|Result\[21\]~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { armreduced:arm_cpu|Result[21]~117 armreduced:arm_cpu|Result[21]~118 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 8.026 ns armreduced:arm_cpu\|Result\[21\] 8 COMB LCCOMB_X27_Y17_N12 3 " "Info: 8: + IC(0.467 ns) + CELL(0.438 ns) = 8.026 ns; Loc. = LCCOMB_X27_Y17_N12; Fanout = 3; COMB Node = 'armreduced:arm_cpu\|Result\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { armreduced:arm_cpu|Result[21]~118 armreduced:arm_cpu|Result[21] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.150 ns) 8.626 ns armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers~85 9 COMB LCCOMB_X28_Y17_N12 14 " "Info: 9: + IC(0.450 ns) + CELL(0.150 ns) = 8.626 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 14; COMB Node = 'armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { armreduced:arm_cpu|Result[21] armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.366 ns) 10.582 ns armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\] 10 REG LCFF_X27_Y15_N5 3 " "Info: 10: + IC(1.590 ns) + CELL(0.366 ns) = 10.582 ns; Loc. = LCFF_X27_Y15_N5; Fanout = 3; REG Node = 'armreduced:arm_cpu\|RegisterFile:_RegisterFile\|registers\[3\]\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 28.47 % ) " "Info: Total cell delay = 3.013 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.569 ns ( 71.53 % ) " "Info: Total interconnect delay = 7.569 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.582 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 armreduced:arm_cpu|Result[31]~98 armreduced:arm_cpu|Result[21]~117 armreduced:arm_cpu|Result[21]~118 armreduced:arm_cpu|Result[21] armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.582 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} Addr_Decoder:Decoder|Equal0~1 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} armreduced:arm_cpu|Result[31]~98 {} armreduced:arm_cpu|Result[21]~117 {} armreduced:arm_cpu|Result[21]~118 {} armreduced:arm_cpu|Result[21] {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.506ns 0.271ns 0.246ns 0.749ns 0.899ns 1.391ns 0.467ns 0.450ns 1.590ns } { 0.000ns 0.371ns 0.410ns 0.150ns 0.438ns 0.271ns 0.419ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.049 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 {} armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0clkctrl {} armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} } { 0.000ns 1.075ns 0.961ns 0.000ns 1.200ns 0.276ns 0.474ns 1.686ns 1.376ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.582 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] Addr_Decoder:Decoder|Equal0~1 Addr_Decoder:Decoder|Equal0~4 Addr_Decoder:Decoder|Equal0~5 armreduced:arm_cpu|Result[31]~98 armreduced:arm_cpu|Result[21]~117 armreduced:arm_cpu|Result[21]~118 armreduced:arm_cpu|Result[21] armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.582 ns" { armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] {} Addr_Decoder:Decoder|Equal0~1 {} Addr_Decoder:Decoder|Equal0~4 {} Addr_Decoder:Decoder|Equal0~5 {} armreduced:arm_cpu|Result[31]~98 {} armreduced:arm_cpu|Result[21]~117 {} armreduced:arm_cpu|Result[21]~118 {} armreduced:arm_cpu|Result[21] {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers~85 {} armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21] {} } { 0.000ns 1.506ns 0.271ns 0.246ns 0.749ns 0.899ns 1.391ns 0.467ns 0.450ns 1.590ns } { 0.000ns 0.371ns 0.410ns 0.150ns 0.438ns 0.271ns 0.419ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10 register armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx -3.034 ns " "Info: Minimum slack time is -3.034 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10\" and destination register \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.880 ns + Shortest memory register " "Info: + Shortest memory to register delay is 4.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10 1 MEM M4K_X26_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[28\] 2 MEM M4K_X26_Y18 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.275 ns) 4.212 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux4~0 3 COMB LCCOMB_X25_Y19_N28 1 " "Info: 3: + IC(0.944 ns) + CELL(0.275 ns) = 4.212 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 4.880 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx 4 REG LCCOMB_X25_Y19_N26 3 " "Info: 4: + IC(0.252 ns) + CELL(0.416 ns) = 4.880 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 75.49 % ) " "Info: Total cell delay = 3.684 ns ( 75.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 24.51 % ) " "Info: Total interconnect delay = 1.196 ns ( 24.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 0.000ns 0.944ns 0.252ns } { 0.000ns 2.993ns 0.275ns 0.416ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.914 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 7.914 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.384 ns  50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.123 ns + Smallest " "Info: + Smallest clock skew is 8.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 10.824 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 10.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.870 ns) 2.909 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg10 3 MEM M4K_X26_Y19 2 " "Info: 3: + IC(0.964 ns) + CELL(0.870 ns) = 2.909 ns; Loc. = M4K_X26_Y19; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a30~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1094 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 5.902 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[31\] 4 MEM M4K_X26_Y19 1 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 5.902 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.420 ns) 8.815 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0 5 COMB LCCOMB_X25_Y19_N30 1 " "Info: 5: + IC(2.493 ns) + CELL(0.420 ns) = 8.815 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.413 ns) 10.824 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx 6 REG LCCOMB_X25_Y19_N26 3 " "Info: 6: + IC(1.596 ns) + CELL(0.413 ns) = 10.824 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 3; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.696 ns ( 43.39 % ) " "Info: Total cell delay = 4.696 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.128 ns ( 56.61 % ) " "Info: Total interconnect delay = 6.128 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 1.075ns 0.964ns 0.000ns 2.493ns 1.596ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.420ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.701 ns - Shortest memory " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.661 ns) 2.701 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10 3 MEM M4K_X26_Y18 2 " "Info: 3: + IC(0.965 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a28~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.47 % ) " "Info: Total cell delay = 0.661 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 75.53 % ) " "Info: Total interconnect delay = 2.040 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 1.075ns 0.964ns 0.000ns 2.493ns 1.596ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.420ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 1024 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ctrlSig.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 1.075ns 0.964ns 0.000ns 2.493ns 1.596ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.420ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux4~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 0.000ns 0.944ns 0.252ns } { 0.000ns 2.993ns 0.275ns 0.416ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.824 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx {} } { 0.000ns 1.075ns 0.964ns 0.000ns 2.493ns 1.596ns } { 0.000ns 0.000ns 0.870ns 2.993ns 0.420ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 58 " "Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 along 58 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|NZCV\[2\] register armreduced:arm_cpu\|NZCV\[2\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|NZCV\[2\]\" and destination register \"armreduced:arm_cpu\|NZCV\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|NZCV\[2\] 1 REG LCFF_X33_Y21_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N11; Fanout = 2; REG Node = 'armreduced:arm_cpu\|NZCV\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns armreduced:arm_cpu\|NZCV~0 2 COMB LCCOMB_X33_Y21_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|NZCV~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { armreduced:arm_cpu|NZCV[2] armreduced:arm_cpu|NZCV~0 } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns armreduced:arm_cpu\|NZCV\[2\] 3 REG LCFF_X33_Y21_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y21_N11; Fanout = 2; REG Node = 'armreduced:arm_cpu\|NZCV\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { armreduced:arm_cpu|NZCV~0 armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { armreduced:arm_cpu|NZCV[2] armreduced:arm_cpu|NZCV~0 armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { armreduced:arm_cpu|NZCV[2] {} armreduced:arm_cpu|NZCV~0 {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.616 ns " "Info: - Launch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.614 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 609 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 609; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.614 ns armreduced:arm_cpu\|NZCV\[2\] 3 REG LCFF_X33_Y21_N11 2 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X33_Y21_N11; Fanout = 2; REG Node = 'armreduced:arm_cpu\|NZCV\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.077 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 609 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 609; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.614 ns armreduced:arm_cpu\|NZCV\[2\] 3 REG LCFF_X33_Y21_N11 2 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X33_Y21_N11; Fanout = 2; REG Node = 'armreduced:arm_cpu\|NZCV\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.077 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM/ARMCPU.v" 173 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { armreduced:arm_cpu|NZCV[2] armreduced:arm_cpu|NZCV~0 armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { armreduced:arm_cpu|NZCV[2] {} armreduced:arm_cpu|NZCV~0 {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|NZCV[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|NZCV[2] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] UART_RXD CLOCK_27 8.295 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.295 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.575 ns + Longest pin register " "Info: + Longest pin to register delay is 8.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.690 ns) + CELL(0.420 ns) 6.992 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[2\]~0 2 COMB LCCOMB_X38_Y21_N26 1 " "Info: 2: + IC(5.690 ns) + CELL(0.420 ns) = 6.992 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 7.388 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[2\]~1 3 COMB LCCOMB_X38_Y21_N28 4 " "Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 7.388 ns; Loc. = LCCOMB_X38_Y21_N28; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.413 ns) 8.491 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4 4 COMB LCCOMB_X42_Y21_N8 1 " "Info: 4: + IC(0.690 ns) + CELL(0.413 ns) = 8.491 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.575 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 5 REG LCFF_X42_Y21_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.575 ns; Loc. = LCFF_X42_Y21_N9; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 22.72 % ) " "Info: Total cell delay = 1.948 ns ( 22.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.627 ns ( 77.28 % ) " "Info: Total interconnect delay = 6.627 ns ( 77.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 5.690ns 0.247ns 0.690ns 0.000ns } { 0.000ns 0.882ns 0.420ns 0.149ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.628 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 3 REG LCFF_X42_Y21_N9 6 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X42_Y21_N9; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.091 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 5.690ns 0.247ns 0.690ns 0.000ns } { 0.000ns 0.882ns 0.420ns 0.149ns 0.413ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX7\[2\] GPIO:uGPIO\|HEX7_R\[2\] 7.277 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX7\[2\]\" through register \"GPIO:uGPIO\|HEX7_R\[2\]\" is 7.277 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.608 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns GPIO:uGPIO\|HEX7_R\[2\] 3 REG LCFF_X40_Y12_N11 1 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y12_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX7_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX7_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX7_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX7_R[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.803 ns + Longest register pin " "Info: + Longest register to pin delay is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|HEX7_R\[2\] 1 REG LCFF_X40_Y12_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y12_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX7_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|HEX7_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.181 ns) + CELL(2.622 ns) 6.803 ns HEX7\[2\] 2 PIN PIN_L9 0 " "Info: 2: + IC(4.181 ns) + CELL(2.622 ns) = 6.803 ns; Loc. = PIN_L9; Fanout = 0; PIN Node = 'HEX7\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { GPIO:uGPIO|HEX7_R[2] HEX7[2] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 38.54 % ) " "Info: Total cell delay = 2.622 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.181 ns ( 61.46 % ) " "Info: Total interconnect delay = 4.181 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { GPIO:uGPIO|HEX7_R[2] HEX7[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { GPIO:uGPIO|HEX7_R[2] {} HEX7[2] {} } { 0.000ns 4.181ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|HEX7_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|HEX7_R[2] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { GPIO:uGPIO|HEX7_R[2] HEX7[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { GPIO:uGPIO|HEX7_R[2] {} HEX7[2] {} } { 0.000ns 4.181ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw11\|c_state.S14 SW\[11\] CLOCK_27 -1.831 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S14\" (data pin = \"SW\[11\]\", clock pin = \"CLOCK_27\") is -1.831 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns GPIO:uGPIO\|key_detect:sw11\|c_state.S14 3 REG LCFF_X20_Y18_N25 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state.S14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw11|c_state.S14 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.349 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 PIN PIN_P1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 15; PIN Node = 'SW\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.275 ns) 2.265 ns GPIO:uGPIO\|key_detect:sw11\|c_state~22 2 COMB LCCOMB_X20_Y18_N24 1 " "Info: 2: + IC(0.991 ns) + CELL(0.275 ns) = 2.265 ns; Loc. = LCCOMB_X20_Y18_N24; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~22 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.349 ns GPIO:uGPIO\|key_detect:sw11\|c_state.S14 3 REG LCFF_X20_Y18_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.349 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw11\|c_state.S14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw11|c_state~22 GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/him11/Desktop/ZZZZZZZZZZ/\[20-2\] 홍성윤/컴퓨터구조(정성우P)/플젝/ARMprocessor_singlecycle/ARM_System/GPIO/GPIO.v" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 57.81 % ) " "Info: Total cell delay = 1.358 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 42.19 % ) " "Info: Total interconnect delay = 0.991 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~22 GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { SW[11] {} SW[11]~combout {} GPIO:uGPIO|key_detect:sw11|c_state~22 {} GPIO:uGPIO|key_detect:sw11|c_state.S14 {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw11|c_state.S14 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { SW[11] GPIO:uGPIO|key_detect:sw11|c_state~22 GPIO:uGPIO|key_detect:sw11|c_state.S14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { SW[11] {} SW[11]~combout {} GPIO:uGPIO|key_detect:sw11|c_state~22 {} GPIO:uGPIO|key_detect:sw11|c_state.S14 {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 50 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 09:47:32 2020 " "Info: Processing ended: Thu Dec 03 09:47:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
