// Seed: 3314105302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  wire id_8;
  wire id_9;
  assign id_1 = id_2 ? 1 - 1 : id_5;
endmodule
module module_0 #(
    parameter id_12 = 32'd51,
    parameter id_4  = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    module_1,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  input wire _id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [id_12 : id_4] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_3,
      id_15,
      id_14,
      id_6
  );
  assign id_10[-1] = -1;
endmodule
