{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698799137521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698799137522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 19:38:57 2023 " "Processing started: Tue Oct 31 19:38:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698799137522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698799137522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off sobel -c sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698799137522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698799138495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698799138496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sobel.v(107) " "Verilog HDL warning at sobel.v(107): extended using \"x\" or \"z\"" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698799144635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sobel.v(119) " "Verilog HDL warning at sobel.v(119): extended using \"x\" or \"z\"" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698799144635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sobel.v(131) " "Verilog HDL warning at sobel.v(131): extended using \"x\" or \"z\"" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698799144635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sobel.v(143) " "Verilog HDL warning at sobel.v(143): extended using \"x\" or \"z\"" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698799144635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sobel.v(155) " "Verilog HDL warning at sobel.v(155): extended using \"x\" or \"z\"" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698799144635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 12 12 " "Found 12 design units, including 12 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "2 sobel_sub12s_11_10 " "Found entity 2: sobel_sub12s_11_10" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "3 sobel_sub12u_10_10 " "Found entity 3: sobel_sub12u_10_10" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "4 sobel_add12s_11_11_1 " "Found entity 4: sobel_add12s_11_11_1" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "5 sobel_add12s_11_11 " "Found entity 5: sobel_add12s_11_11" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "6 sobel_add8u_9 " "Found entity 6: sobel_add8u_9" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "7 sobel_sub12s_11 " "Found entity 7: sobel_sub12s_11" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "8 sobel_sub12u_10 " "Found entity 8: sobel_sub12u_10" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "9 sobel_sub8u " "Found entity 9: sobel_sub8u" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "10 sobel_add12s_11 " "Found entity 10: sobel_add12s_11" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "11 sobel_add12u_10 " "Found entity 11: sobel_add12u_10" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""} { "Info" "ISGN_ENTITY_NAME" "12 sobel_add8u " "Found entity 12: sobel_add8u" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698799144639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698799144639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sobel " "Elaborating entity \"sobel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698799144666 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sobel.v(101) " "Verilog HDL Case Statement information at sobel.v(101): all case item expressions in this case statement are onehot" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698799144670 "|sobel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sobel.v(113) " "Verilog HDL Case Statement information at sobel.v(113): all case item expressions in this case statement are onehot" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698799144670 "|sobel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sobel.v(125) " "Verilog HDL Case Statement information at sobel.v(125): all case item expressions in this case statement are onehot" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698799144670 "|sobel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sobel.v(137) " "Verilog HDL Case Statement information at sobel.v(137): all case item expressions in this case statement are onehot" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698799144670 "|sobel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sobel.v(149) " "Verilog HDL Case Statement information at sobel.v(149): all case item expressions in this case statement are onehot" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698799144670 "|sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_sub12s_11_10 sobel_sub12s_11_10:INST_sub12s_11_10_1 " "Elaborating entity \"sobel_sub12s_11_10\" for hierarchy \"sobel_sub12s_11_10:INST_sub12s_11_10_1\"" {  } { { "sobel.v" "INST_sub12s_11_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sobel.v(206) " "Verilog HDL assignment warning at sobel.v(206): truncated value with size 11 to match size of target (10)" {  } { { "sobel.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698799144699 "|sobel|sobel_sub12s_11_10:INST_sub12s_11_10_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_sub12u_10_10 sobel_sub12u_10_10:INST_sub12u_10_10_1 " "Elaborating entity \"sobel_sub12u_10_10\" for hierarchy \"sobel_sub12u_10_10:INST_sub12u_10_10_1\"" {  } { { "sobel.v" "INST_sub12u_10_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add12s_11_11_1 sobel_add12s_11_11_1:INST_add12s_11_11_1_1 " "Elaborating entity \"sobel_add12s_11_11_1\" for hierarchy \"sobel_add12s_11_11_1:INST_add12s_11_11_1_1\"" {  } { { "sobel.v" "INST_add12s_11_11_1_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add12s_11_11 sobel_add12s_11_11:INST_add12s_11_11_1 " "Elaborating entity \"sobel_add12s_11_11\" for hierarchy \"sobel_add12s_11_11:INST_add12s_11_11_1\"" {  } { { "sobel.v" "INST_add12s_11_11_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add8u_9 sobel_add8u_9:INST_add8u_9_1 " "Elaborating entity \"sobel_add8u_9\" for hierarchy \"sobel_add8u_9:INST_add8u_9_1\"" {  } { { "sobel.v" "INST_add8u_9_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_sub12s_11 sobel_sub12s_11:INST_sub12s_11_1 " "Elaborating entity \"sobel_sub12s_11\" for hierarchy \"sobel_sub12s_11:INST_sub12s_11_1\"" {  } { { "sobel.v" "INST_sub12s_11_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_sub12u_10 sobel_sub12u_10:INST_sub12u_10_1 " "Elaborating entity \"sobel_sub12u_10\" for hierarchy \"sobel_sub12u_10:INST_sub12u_10_1\"" {  } { { "sobel.v" "INST_sub12u_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_sub8u sobel_sub8u:INST_sub8u_1 " "Elaborating entity \"sobel_sub8u\" for hierarchy \"sobel_sub8u:INST_sub8u_1\"" {  } { { "sobel.v" "INST_sub8u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add12s_11 sobel_add12s_11:INST_add12s_11_1 " "Elaborating entity \"sobel_add12s_11\" for hierarchy \"sobel_add12s_11:INST_add12s_11_1\"" {  } { { "sobel.v" "INST_add12s_11_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add12u_10 sobel_add12u_10:INST_add12u_10_1 " "Elaborating entity \"sobel_add12u_10\" for hierarchy \"sobel_add12u_10:INST_add12u_10_1\"" {  } { { "sobel.v" "INST_add12u_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_add8u sobel_add8u:INST_add8u_1 " "Elaborating entity \"sobel_add8u\" for hierarchy \"sobel_add8u:INST_add8u_1\"" {  } { { "sobel.v" "INST_add8u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/sobel.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799144747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698799145212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/domid/OneDrive/Desktop/Quartus/HW7/output_files/sobel.map.smsg " "Generated suppressed messages file C:/Users/domid/OneDrive/Desktop/Quartus/HW7/output_files/sobel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698799145391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698799145518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698799145518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698799145577 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698799145577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698799145577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698799145577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698799145599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 19:39:05 2023 " "Processing ended: Tue Oct 31 19:39:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698799145599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698799145599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698799145599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698799145599 ""}
