# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v"
verilog xil_defaultlib  "../../../1ARREADY_for4addrs_prefetch.srcs/sim_1/new/simple_AXI_TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
