from unittest import TestCase
from myhdl import *

class DutClass():
    """Wrapper around DUT"""
    def __init__(self):
        pass

    def Gens(self, trace = False):
        args = []
        
        return traceSignals(dut, *args) if trace else dut(*args)

def genSim(verifyMethod, cl=DutClass, clkfreq=1, trace=False):
    """ Generates a Simulation Object """

    dut_cl = cl()

    @always(delay(clkfreq))
    def clkGen():
        dut_cl.clk.next = not dut_cl.clk

    @instance
    def stimulus():
        dut_cl.reset.next = True
        yield delay(3)
        dut_cl.reset.next = False

        yield verifyMethod(dut_cl, dut)
        raise StopSimulation

    dut = dut_cl.Gens(trace=trace)
    return Simulation(dut, clkGen, stimulus)


class DummyTest(TestCase):
    def testDummy(self):
        def verify(cl, dut):
            pass

        genSim(verify).run()

# vim: set ft=python:
