// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        subSumFifo_dout,
        subSumFifo_num_data_valid,
        subSumFifo_fifo_cap,
        subSumFifo_empty_n,
        subSumFifo_read,
        checksumFifo_din,
        checksumFifo_num_data_valid,
        checksumFifo_fifo_cap,
        checksumFifo_full_n,
        checksumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] subSumFifo_dout;
input  [1:0] subSumFifo_num_data_valid;
input  [1:0] subSumFifo_fifo_cap;
input   subSumFifo_empty_n;
output   subSumFifo_read;
output  [15:0] checksumFifo_din;
input  [4:0] checksumFifo_num_data_valid;
input  [4:0] checksumFifo_fifo_cap;
input   checksumFifo_full_n;
output   checksumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg subSumFifo_read;
reg checksumFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_292_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_2861;
reg   [0:0] tmp_i_reg_2861_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg    subSumFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    checksumFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2861_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2861_pp0_iter2_reg;
reg   [7:0] trunc_ln145_3_i2_reg_2865;
reg   [7:0] trunc_ln145_6_i3_reg_2870;
reg   [7:0] trunc_ln145_9_i4_reg_2875;
reg   [7:0] trunc_ln145_i5_reg_2880;
reg   [7:0] trunc_ln145_1_i6_reg_2885;
reg   [7:0] trunc_ln145_2_i7_reg_2890;
reg   [7:0] trunc_ln145_12_i8_reg_2895;
reg   [7:0] trunc_ln145_14_i9_reg_2900;
reg   [7:0] trunc_ln145_16_i_reg_2905;
reg   [7:0] trunc_ln145_18_i_reg_2910;
reg   [7:0] trunc_ln145_20_i_reg_2915;
reg   [7:0] trunc_ln145_22_i_reg_2920;
reg   [7:0] trunc_ln145_24_i_reg_2925;
reg   [7:0] trunc_ln145_26_i_reg_2930;
reg   [7:0] trunc_ln145_28_i_reg_2935;
reg   [7:0] trunc_ln145_30_i_reg_2940;
reg   [7:0] trunc_ln145_32_i_reg_2945;
reg   [7:0] trunc_ln145_34_i_reg_2950;
reg   [7:0] trunc_ln145_36_i_reg_2955;
reg   [7:0] trunc_ln145_38_i_reg_2960;
reg   [7:0] trunc_ln145_40_i_reg_2965;
reg   [7:0] trunc_ln145_42_i_reg_2970;
reg   [7:0] trunc_ln145_44_i_reg_2975;
reg   [7:0] trunc_ln145_46_i_reg_2980;
reg   [7:0] trunc_ln145_48_i_reg_2985;
reg   [7:0] trunc_ln145_50_i_reg_2990;
reg   [7:0] trunc_ln145_52_i_reg_2995;
wire   [7:0] trunc_ln886_fu_627_p1;
reg   [7:0] trunc_ln886_reg_3000;
reg   [7:0] tmp_27_i_reg_3005;
wire   [15:0] trunc_ln886_1_fu_641_p1;
reg   [15:0] trunc_ln886_1_reg_3010;
reg   [15:0] tmp_s_reg_3015;
reg   [0:0] tmp_reg_3020;
reg   [15:0] tmp_1_reg_3026;
reg   [7:0] tmp_29_i_reg_3031;
reg   [15:0] tmp_2_reg_3036;
reg   [0:0] tmp_3_reg_3041;
reg   [15:0] tmp_4_reg_3047;
reg   [7:0] tmp_31_i_reg_3052;
reg   [15:0] tmp_5_reg_3057;
reg   [0:0] tmp_6_reg_3062;
reg   [15:0] tmp_7_reg_3068;
reg   [7:0] tmp_33_i_reg_3073;
reg   [15:0] tmp_8_reg_3078;
reg   [0:0] tmp_9_reg_3083;
reg   [15:0] tmp_10_reg_3089;
reg   [15:0] tmp_11_reg_3094;
reg   [0:0] tmp_12_reg_3099;
reg   [15:0] tmp_13_reg_3105;
reg   [15:0] tmp_14_reg_3110;
reg   [0:0] tmp_15_reg_3115;
reg   [15:0] tmp_16_reg_3121;
reg   [15:0] tmp_17_reg_3126;
reg   [0:0] tmp_18_reg_3131;
reg   [15:0] tmp_19_reg_3137;
reg   [15:0] tmp_20_reg_3142;
reg   [0:0] tmp_21_reg_3147;
reg   [15:0] tmp_22_reg_3153;
reg   [15:0] tmp_23_reg_3158;
reg   [0:0] tmp_24_reg_3163;
reg   [15:0] tmp_25_reg_3169;
reg   [15:0] tmp_26_reg_3174;
reg   [0:0] tmp_27_reg_3179;
reg   [15:0] tmp_28_reg_3185;
reg   [15:0] tmp_29_reg_3190;
reg   [0:0] tmp_30_reg_3195;
reg   [15:0] tmp_31_reg_3201;
reg   [15:0] tmp_32_reg_3206;
reg   [0:0] tmp_33_reg_3211;
reg   [15:0] tmp_34_reg_3217;
reg   [15:0] tmp_35_reg_3222;
reg   [0:0] tmp_36_reg_3227;
reg   [15:0] tmp_37_reg_3233;
reg   [15:0] tmp_38_reg_3238;
reg   [0:0] tmp_39_reg_3243;
reg   [15:0] tmp_40_reg_3249;
reg   [15:0] tmp_41_reg_3254;
reg   [0:0] tmp_42_reg_3259;
reg   [15:0] tmp_43_reg_3265;
reg   [15:0] tmp_44_reg_3270;
reg   [0:0] tmp_45_reg_3275;
wire   [7:0] add_ln553_fu_1500_p2;
reg   [7:0] add_ln553_reg_3281;
wire   [7:0] add_ln553_1_fu_1536_p2;
reg   [7:0] add_ln553_1_reg_3286;
wire   [7:0] add_ln553_2_fu_1572_p2;
reg   [7:0] add_ln553_2_reg_3291;
wire   [7:0] add_ln553_3_fu_1608_p2;
reg   [7:0] add_ln553_3_reg_3296;
wire   [7:0] add_ln553_8_fu_1788_p2;
reg   [7:0] add_ln553_8_reg_3301;
wire   [7:0] add_ln553_9_fu_1824_p2;
reg   [7:0] add_ln553_9_reg_3306;
wire   [7:0] add_ln553_10_fu_1860_p2;
reg   [7:0] add_ln553_10_reg_3311;
wire   [7:0] add_ln553_11_fu_1896_p2;
reg   [7:0] add_ln553_11_reg_3316;
wire   [0:0] tmp_46_fu_2085_p3;
reg   [0:0] tmp_46_reg_3321;
reg   [7:0] trunc_ln4_reg_3326;
wire   [0:0] tmp_47_fu_2149_p3;
reg   [0:0] tmp_47_reg_3331;
reg   [7:0] trunc_ln563_1_reg_3336;
wire   [0:0] tmp_48_fu_2213_p3;
reg   [0:0] tmp_48_reg_3341;
reg   [7:0] trunc_ln563_2_reg_3346;
wire   [0:0] tmp_49_fu_2277_p3;
reg   [0:0] tmp_49_reg_3351;
reg   [7:0] trunc_ln563_3_reg_3356;
wire   [15:0] add_ln232_40_fu_2359_p2;
reg   [15:0] add_ln232_40_reg_3361;
wire   [15:0] add_ln232_41_fu_2413_p2;
reg   [15:0] add_ln232_41_reg_3367;
wire   [15:0] add_ln232_42_fu_2467_p2;
reg   [15:0] add_ln232_42_reg_3373;
wire   [15:0] add_ln232_43_fu_2521_p2;
reg   [15:0] add_ln232_43_reg_3379;
wire   [15:0] add_ln232_44_fu_2625_p2;
reg   [15:0] add_ln232_44_reg_3385;
wire   [15:0] add_ln232_45_fu_2665_p2;
reg   [15:0] add_ln232_45_reg_3391;
wire   [15:0] add_ln232_46_fu_2705_p2;
reg   [15:0] add_ln232_46_reg_3397;
wire   [15:0] add_ln232_47_fu_2745_p2;
reg   [15:0] add_ln232_47_reg_3403;
wire   [15:0] add_ln232_48_fu_2792_p2;
reg   [15:0] add_ln232_48_reg_3409;
wire   [15:0] add_ln232_49_fu_2818_p2;
reg   [15:0] add_ln232_49_reg_3414;
reg   [0:0] tmp_60_reg_3419;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_467_p4;
wire   [16:0] trunc_ln145_fu_313_p1;
wire   [16:0] add_ln886_fu_655_p2;
wire   [16:0] tmp_sum_V_1_fu_477_p4;
wire   [16:0] or_ln_fu_679_p4;
wire   [16:0] add_ln886_1_fu_709_p2;
wire   [16:0] tmp_sum_V_2_fu_487_p4;
wire   [16:0] or_ln886_1_fu_733_p4;
wire   [16:0] add_ln886_2_fu_763_p2;
wire   [16:0] tmp_sum_V_3_fu_497_p4;
wire   [16:0] or_ln886_2_fu_787_p4;
wire   [16:0] add_ln886_3_fu_817_p2;
wire   [16:0] or_ln886_3_fu_841_p4;
wire   [16:0] or_ln886_4_fu_861_p4;
wire   [16:0] add_ln886_4_fu_871_p2;
wire   [16:0] or_ln886_5_fu_895_p4;
wire   [16:0] or_ln886_6_fu_915_p4;
wire   [16:0] add_ln886_5_fu_925_p2;
wire   [16:0] or_ln886_7_fu_949_p4;
wire   [16:0] or_ln886_8_fu_969_p4;
wire   [16:0] add_ln886_6_fu_979_p2;
wire   [16:0] or_ln886_9_fu_1003_p4;
wire   [16:0] or_ln886_s_fu_1023_p4;
wire   [16:0] add_ln886_7_fu_1033_p2;
wire   [16:0] or_ln886_10_fu_1057_p4;
wire   [16:0] or_ln886_11_fu_1077_p4;
wire   [16:0] add_ln886_8_fu_1087_p2;
wire   [16:0] or_ln886_12_fu_1111_p4;
wire   [16:0] or_ln886_13_fu_1131_p4;
wire   [16:0] add_ln886_9_fu_1141_p2;
wire   [16:0] or_ln886_14_fu_1165_p4;
wire   [16:0] or_ln886_15_fu_1185_p4;
wire   [16:0] add_ln886_10_fu_1195_p2;
wire   [16:0] or_ln886_16_fu_1219_p4;
wire   [16:0] or_ln886_17_fu_1239_p4;
wire   [16:0] add_ln886_11_fu_1249_p2;
wire   [16:0] or_ln886_18_fu_1273_p4;
wire   [16:0] or_ln886_19_fu_1293_p4;
wire   [16:0] add_ln886_12_fu_1303_p2;
wire   [16:0] or_ln886_20_fu_1327_p4;
wire   [16:0] or_ln886_21_fu_1347_p4;
wire   [16:0] add_ln886_13_fu_1357_p2;
wire   [16:0] or_ln886_22_fu_1381_p4;
wire   [16:0] or_ln886_23_fu_1401_p4;
wire   [16:0] add_ln886_14_fu_1411_p2;
wire   [16:0] or_ln886_24_fu_1435_p4;
wire   [16:0] or_ln886_25_fu_1455_p4;
wire   [16:0] add_ln886_15_fu_1465_p2;
wire   [15:0] zext_ln1715_fu_1479_p1;
wire   [15:0] add_ln232_fu_1485_p2;
wire   [7:0] zext_ln232_fu_1482_p1;
wire   [7:0] add_ln553_16_fu_1495_p2;
wire   [15:0] add_ln232_1_fu_1490_p2;
wire   [15:0] zext_ln1715_1_fu_1515_p1;
wire   [15:0] add_ln232_2_fu_1521_p2;
wire   [7:0] zext_ln232_1_fu_1518_p1;
wire   [7:0] add_ln553_17_fu_1531_p2;
wire   [15:0] add_ln232_3_fu_1526_p2;
wire   [15:0] zext_ln1715_2_fu_1551_p1;
wire   [15:0] add_ln232_4_fu_1557_p2;
wire   [7:0] zext_ln232_2_fu_1554_p1;
wire   [7:0] add_ln553_18_fu_1567_p2;
wire   [15:0] add_ln232_5_fu_1562_p2;
wire   [15:0] zext_ln1715_3_fu_1587_p1;
wire   [15:0] add_ln232_6_fu_1593_p2;
wire   [7:0] zext_ln232_3_fu_1590_p1;
wire   [7:0] add_ln553_19_fu_1603_p2;
wire   [15:0] add_ln232_7_fu_1598_p2;
wire   [15:0] zext_ln1715_4_fu_1623_p1;
wire   [15:0] add_ln232_8_fu_1629_p2;
wire   [7:0] zext_ln232_4_fu_1626_p1;
wire   [7:0] add_ln553_20_fu_1639_p2;
wire   [15:0] add_ln232_9_fu_1634_p2;
wire   [15:0] zext_ln1715_5_fu_1659_p1;
wire   [15:0] add_ln232_10_fu_1665_p2;
wire   [7:0] zext_ln232_5_fu_1662_p1;
wire   [7:0] add_ln553_21_fu_1675_p2;
wire   [15:0] add_ln232_11_fu_1670_p2;
wire   [15:0] zext_ln1715_6_fu_1695_p1;
wire   [15:0] add_ln232_12_fu_1701_p2;
wire   [7:0] zext_ln232_6_fu_1698_p1;
wire   [7:0] add_ln553_22_fu_1711_p2;
wire   [15:0] add_ln232_13_fu_1706_p2;
wire   [15:0] zext_ln1715_7_fu_1731_p1;
wire   [15:0] add_ln232_14_fu_1737_p2;
wire   [7:0] zext_ln232_7_fu_1734_p1;
wire   [7:0] add_ln553_23_fu_1747_p2;
wire   [15:0] add_ln232_15_fu_1742_p2;
wire   [15:0] zext_ln1715_8_fu_1767_p1;
wire   [15:0] add_ln232_16_fu_1773_p2;
wire   [7:0] zext_ln232_8_fu_1770_p1;
wire   [7:0] add_ln553_24_fu_1783_p2;
wire   [15:0] add_ln232_17_fu_1778_p2;
wire   [15:0] zext_ln1715_9_fu_1803_p1;
wire   [15:0] add_ln232_18_fu_1809_p2;
wire   [7:0] zext_ln232_9_fu_1806_p1;
wire   [7:0] add_ln553_25_fu_1819_p2;
wire   [15:0] add_ln232_19_fu_1814_p2;
wire   [15:0] zext_ln1715_10_fu_1839_p1;
wire   [15:0] add_ln232_20_fu_1845_p2;
wire   [7:0] zext_ln232_10_fu_1842_p1;
wire   [7:0] add_ln553_26_fu_1855_p2;
wire   [15:0] add_ln232_21_fu_1850_p2;
wire   [15:0] zext_ln1715_11_fu_1875_p1;
wire   [15:0] add_ln232_22_fu_1881_p2;
wire   [7:0] zext_ln232_11_fu_1878_p1;
wire   [7:0] add_ln553_27_fu_1891_p2;
wire   [15:0] add_ln232_23_fu_1886_p2;
wire   [15:0] zext_ln1715_12_fu_1911_p1;
wire   [15:0] add_ln232_24_fu_1917_p2;
wire   [7:0] zext_ln232_12_fu_1914_p1;
wire   [7:0] add_ln553_28_fu_1927_p2;
wire   [15:0] add_ln232_25_fu_1922_p2;
wire   [15:0] zext_ln1715_13_fu_1947_p1;
wire   [15:0] add_ln232_26_fu_1953_p2;
wire   [7:0] zext_ln232_13_fu_1950_p1;
wire   [7:0] add_ln553_29_fu_1963_p2;
wire   [15:0] add_ln232_27_fu_1958_p2;
wire   [15:0] zext_ln1715_14_fu_1983_p1;
wire   [15:0] add_ln232_28_fu_1989_p2;
wire   [7:0] zext_ln232_14_fu_1986_p1;
wire   [7:0] add_ln553_30_fu_1999_p2;
wire   [15:0] add_ln232_29_fu_1994_p2;
wire   [15:0] zext_ln1715_15_fu_2019_p1;
wire   [15:0] add_ln232_30_fu_2025_p2;
wire   [7:0] zext_ln232_15_fu_2022_p1;
wire   [7:0] add_ln553_31_fu_2035_p2;
wire   [15:0] add_ln232_31_fu_2030_p2;
wire   [7:0] trunc_ln553_8_fu_1793_p4;
wire   [15:0] tmp_59_i_fu_2055_p3;
wire   [7:0] trunc_ln3_fu_1505_p4;
wire   [15:0] tmp_60_i_fu_2067_p3;
wire   [16:0] zext_ln886_fu_2063_p1;
wire   [16:0] zext_ln886_1_fu_2075_p1;
wire   [16:0] add_ln886_16_fu_2079_p2;
wire   [15:0] zext_ln1715_16_fu_2093_p1;
wire   [15:0] add_ln232_32_fu_2097_p2;
wire   [15:0] add_ln232_33_fu_2103_p2;
wire   [7:0] trunc_ln553_9_fu_1829_p4;
wire   [15:0] tmp_61_i_fu_2119_p3;
wire   [7:0] trunc_ln553_1_fu_1541_p4;
wire   [15:0] tmp_62_i_fu_2131_p3;
wire   [16:0] zext_ln886_2_fu_2127_p1;
wire   [16:0] zext_ln886_3_fu_2139_p1;
wire   [16:0] add_ln886_17_fu_2143_p2;
wire   [15:0] zext_ln1715_17_fu_2157_p1;
wire   [15:0] add_ln232_34_fu_2161_p2;
wire   [15:0] add_ln232_35_fu_2167_p2;
wire   [7:0] trunc_ln553_s_fu_1865_p4;
wire   [15:0] tmp_63_i_fu_2183_p3;
wire   [7:0] trunc_ln553_2_fu_1577_p4;
wire   [15:0] tmp_64_i_fu_2195_p3;
wire   [16:0] zext_ln886_4_fu_2191_p1;
wire   [16:0] zext_ln886_5_fu_2203_p1;
wire   [16:0] add_ln886_18_fu_2207_p2;
wire   [15:0] zext_ln1715_18_fu_2221_p1;
wire   [15:0] add_ln232_36_fu_2225_p2;
wire   [15:0] add_ln232_37_fu_2231_p2;
wire   [7:0] trunc_ln553_10_fu_1901_p4;
wire   [15:0] tmp_65_i_fu_2247_p3;
wire   [7:0] trunc_ln553_3_fu_1613_p4;
wire   [15:0] tmp_66_i_fu_2259_p3;
wire   [16:0] zext_ln886_6_fu_2255_p1;
wire   [16:0] zext_ln886_7_fu_2267_p1;
wire   [16:0] add_ln886_19_fu_2271_p2;
wire   [15:0] zext_ln1715_19_fu_2285_p1;
wire   [15:0] add_ln232_38_fu_2289_p2;
wire   [15:0] add_ln232_39_fu_2295_p2;
wire   [7:0] trunc_ln553_11_fu_1937_p4;
wire   [7:0] add_ln553_12_fu_1932_p2;
wire   [15:0] tmp_67_i_fu_2311_p3;
wire   [7:0] trunc_ln553_4_fu_1649_p4;
wire   [7:0] add_ln553_4_fu_1644_p2;
wire   [15:0] tmp_68_i_fu_2323_p3;
wire   [16:0] zext_ln886_8_fu_2319_p1;
wire   [16:0] zext_ln886_9_fu_2331_p1;
wire   [16:0] add_ln886_20_fu_2335_p2;
wire   [0:0] tmp_50_fu_2341_p3;
wire   [15:0] zext_ln1715_20_fu_2349_p1;
wire   [15:0] add_ln232_51_fu_2353_p2;
wire   [7:0] trunc_ln553_12_fu_1973_p4;
wire   [7:0] add_ln553_13_fu_1968_p2;
wire   [15:0] tmp_69_i_fu_2365_p3;
wire   [7:0] trunc_ln553_5_fu_1685_p4;
wire   [7:0] add_ln553_5_fu_1680_p2;
wire   [15:0] tmp_70_i_fu_2377_p3;
wire   [16:0] zext_ln886_11_fu_2373_p1;
wire   [16:0] zext_ln886_12_fu_2385_p1;
wire   [16:0] add_ln886_21_fu_2389_p2;
wire   [0:0] tmp_51_fu_2395_p3;
wire   [15:0] zext_ln1715_21_fu_2403_p1;
wire   [15:0] add_ln232_52_fu_2407_p2;
wire   [7:0] trunc_ln553_13_fu_2009_p4;
wire   [7:0] add_ln553_14_fu_2004_p2;
wire   [15:0] tmp_71_i_fu_2419_p3;
wire   [7:0] trunc_ln553_6_fu_1721_p4;
wire   [7:0] add_ln553_6_fu_1716_p2;
wire   [15:0] tmp_72_i_fu_2431_p3;
wire   [16:0] zext_ln886_14_fu_2427_p1;
wire   [16:0] zext_ln886_15_fu_2439_p1;
wire   [16:0] add_ln886_22_fu_2443_p2;
wire   [0:0] tmp_52_fu_2449_p3;
wire   [15:0] zext_ln1715_22_fu_2457_p1;
wire   [15:0] add_ln232_53_fu_2461_p2;
wire   [7:0] trunc_ln553_14_fu_2045_p4;
wire   [7:0] add_ln553_15_fu_2040_p2;
wire   [15:0] tmp_73_i_fu_2473_p3;
wire   [7:0] trunc_ln553_7_fu_1757_p4;
wire   [7:0] add_ln553_7_fu_1752_p2;
wire   [15:0] tmp_74_i_fu_2485_p3;
wire   [16:0] zext_ln886_17_fu_2481_p1;
wire   [16:0] zext_ln886_18_fu_2493_p1;
wire   [16:0] add_ln886_23_fu_2497_p2;
wire   [0:0] tmp_53_fu_2503_p3;
wire   [15:0] zext_ln1715_23_fu_2511_p1;
wire   [15:0] add_ln232_54_fu_2515_p2;
wire   [7:0] zext_ln232_16_fu_2527_p1;
wire   [7:0] add_ln563_4_fu_2530_p2;
wire   [7:0] zext_ln232_17_fu_2540_p1;
wire   [7:0] add_ln563_5_fu_2543_p2;
wire   [7:0] zext_ln232_18_fu_2553_p1;
wire   [7:0] add_ln563_6_fu_2556_p2;
wire   [7:0] zext_ln232_19_fu_2566_p1;
wire   [7:0] add_ln563_7_fu_2569_p2;
wire   [7:0] add_ln563_fu_2535_p2;
wire   [15:0] tmp_75_i_fu_2591_p3;
wire   [16:0] zext_ln886_20_fu_2598_p1;
wire   [16:0] zext_ln886_10_fu_2579_p1;
wire   [16:0] add_ln886_24_fu_2602_p2;
wire   [0:0] tmp_54_fu_2608_p3;
wire   [15:0] zext_ln1715_24_fu_2616_p1;
wire   [15:0] add_ln232_55_fu_2620_p2;
wire   [7:0] add_ln563_1_fu_2548_p2;
wire   [15:0] tmp_76_i_fu_2631_p3;
wire   [16:0] zext_ln886_22_fu_2638_p1;
wire   [16:0] zext_ln886_13_fu_2582_p1;
wire   [16:0] add_ln886_25_fu_2642_p2;
wire   [0:0] tmp_55_fu_2648_p3;
wire   [15:0] zext_ln1715_25_fu_2656_p1;
wire   [15:0] add_ln232_56_fu_2660_p2;
wire   [7:0] add_ln563_2_fu_2561_p2;
wire   [15:0] tmp_77_i_fu_2671_p3;
wire   [16:0] zext_ln886_24_fu_2678_p1;
wire   [16:0] zext_ln886_16_fu_2585_p1;
wire   [16:0] add_ln886_26_fu_2682_p2;
wire   [0:0] tmp_56_fu_2688_p3;
wire   [15:0] zext_ln1715_26_fu_2696_p1;
wire   [15:0] add_ln232_57_fu_2700_p2;
wire   [7:0] add_ln563_3_fu_2574_p2;
wire   [15:0] tmp_78_i_fu_2711_p3;
wire   [16:0] zext_ln886_26_fu_2718_p1;
wire   [16:0] zext_ln886_19_fu_2588_p1;
wire   [16:0] add_ln886_27_fu_2722_p2;
wire   [0:0] tmp_57_fu_2728_p3;
wire   [15:0] zext_ln1715_27_fu_2736_p1;
wire   [15:0] add_ln232_58_fu_2740_p2;
wire   [16:0] zext_ln886_25_fu_2757_p1;
wire   [16:0] zext_ln886_21_fu_2751_p1;
wire   [16:0] zext_ln886_27_fu_2760_p1;
wire   [16:0] zext_ln886_23_fu_2754_p1;
wire   [16:0] add_ln886_28_fu_2763_p2;
wire   [0:0] tmp_58_fu_2775_p3;
wire   [15:0] zext_ln1715_28_fu_2783_p1;
wire   [15:0] add_ln232_59_fu_2787_p2;
wire   [16:0] add_ln886_29_fu_2769_p2;
wire   [0:0] tmp_59_fu_2801_p3;
wire   [15:0] zext_ln1715_30_fu_2809_p1;
wire   [15:0] add_ln232_60_fu_2813_p2;
wire   [16:0] zext_ln886_28_fu_2823_p1;
wire   [16:0] zext_ln1715_29_fu_2797_p1;
wire   [16:0] add_ln886_30_fu_2827_p2;
wire   [15:0] zext_ln1715_31_fu_2841_p1;
wire   [15:0] add_ln232_61_fu_2844_p2;
wire   [15:0] add_ln232_50_fu_2849_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2861 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln232_40_reg_3361 <= add_ln232_40_fu_2359_p2;
        add_ln232_41_reg_3367 <= add_ln232_41_fu_2413_p2;
        add_ln232_42_reg_3373 <= add_ln232_42_fu_2467_p2;
        add_ln232_43_reg_3379 <= add_ln232_43_fu_2521_p2;
        add_ln553_10_reg_3311 <= add_ln553_10_fu_1860_p2;
        add_ln553_11_reg_3316 <= add_ln553_11_fu_1896_p2;
        add_ln553_1_reg_3286 <= add_ln553_1_fu_1536_p2;
        add_ln553_2_reg_3291 <= add_ln553_2_fu_1572_p2;
        add_ln553_3_reg_3296 <= add_ln553_3_fu_1608_p2;
        add_ln553_8_reg_3301 <= add_ln553_8_fu_1788_p2;
        add_ln553_9_reg_3306 <= add_ln553_9_fu_1824_p2;
        add_ln553_reg_3281 <= add_ln553_fu_1500_p2;
        tmp_46_reg_3321 <= add_ln886_16_fu_2079_p2[32'd16];
        tmp_47_reg_3331 <= add_ln886_17_fu_2143_p2[32'd16];
        tmp_48_reg_3341 <= add_ln886_18_fu_2207_p2[32'd16];
        tmp_49_reg_3351 <= add_ln886_19_fu_2271_p2[32'd16];
        trunc_ln4_reg_3326 <= {{add_ln232_33_fu_2103_p2[15:8]}};
        trunc_ln563_1_reg_3336 <= {{add_ln232_35_fu_2167_p2[15:8]}};
        trunc_ln563_2_reg_3346 <= {{add_ln232_37_fu_2231_p2[15:8]}};
        trunc_ln563_3_reg_3356 <= {{add_ln232_39_fu_2295_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2861_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln232_44_reg_3385 <= add_ln232_44_fu_2625_p2;
        add_ln232_45_reg_3391 <= add_ln232_45_fu_2665_p2;
        add_ln232_46_reg_3397 <= add_ln232_46_fu_2705_p2;
        add_ln232_47_reg_3403 <= add_ln232_47_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2861_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln232_48_reg_3409 <= add_ln232_48_fu_2792_p2;
        add_ln232_49_reg_3414 <= add_ln232_49_fu_2818_p2;
        tmp_60_reg_3419 <= add_ln886_30_fu_2827_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_reg_3089 <= {{subSumFifo_dout[655:640]}};
        tmp_11_reg_3094 <= {{subSumFifo_dout[143:128]}};
        tmp_12_reg_3099 <= add_ln886_4_fu_871_p2[32'd16];
        tmp_13_reg_3105 <= {{subSumFifo_dout[687:672]}};
        tmp_14_reg_3110 <= {{subSumFifo_dout[175:160]}};
        tmp_15_reg_3115 <= add_ln886_5_fu_925_p2[32'd16];
        tmp_16_reg_3121 <= {{subSumFifo_dout[719:704]}};
        tmp_17_reg_3126 <= {{subSumFifo_dout[207:192]}};
        tmp_18_reg_3131 <= add_ln886_6_fu_979_p2[32'd16];
        tmp_19_reg_3137 <= {{subSumFifo_dout[751:736]}};
        tmp_1_reg_3026 <= {{subSumFifo_dout[47:32]}};
        tmp_20_reg_3142 <= {{subSumFifo_dout[239:224]}};
        tmp_21_reg_3147 <= add_ln886_7_fu_1033_p2[32'd16];
        tmp_22_reg_3153 <= {{subSumFifo_dout[783:768]}};
        tmp_23_reg_3158 <= {{subSumFifo_dout[271:256]}};
        tmp_24_reg_3163 <= add_ln886_8_fu_1087_p2[32'd16];
        tmp_25_reg_3169 <= {{subSumFifo_dout[815:800]}};
        tmp_26_reg_3174 <= {{subSumFifo_dout[303:288]}};
        tmp_27_i_reg_3005 <= {{subSumFifo_dout[519:512]}};
        tmp_27_reg_3179 <= add_ln886_9_fu_1141_p2[32'd16];
        tmp_28_reg_3185 <= {{subSumFifo_dout[847:832]}};
        tmp_29_i_reg_3031 <= {{subSumFifo_dout[551:544]}};
        tmp_29_reg_3190 <= {{subSumFifo_dout[335:320]}};
        tmp_2_reg_3036 <= {{subSumFifo_dout[559:544]}};
        tmp_30_reg_3195 <= add_ln886_10_fu_1195_p2[32'd16];
        tmp_31_i_reg_3052 <= {{subSumFifo_dout[583:576]}};
        tmp_31_reg_3201 <= {{subSumFifo_dout[879:864]}};
        tmp_32_reg_3206 <= {{subSumFifo_dout[367:352]}};
        tmp_33_i_reg_3073 <= {{subSumFifo_dout[615:608]}};
        tmp_33_reg_3211 <= add_ln886_11_fu_1249_p2[32'd16];
        tmp_34_reg_3217 <= {{subSumFifo_dout[911:896]}};
        tmp_35_reg_3222 <= {{subSumFifo_dout[399:384]}};
        tmp_36_reg_3227 <= add_ln886_12_fu_1303_p2[32'd16];
        tmp_37_reg_3233 <= {{subSumFifo_dout[943:928]}};
        tmp_38_reg_3238 <= {{subSumFifo_dout[431:416]}};
        tmp_39_reg_3243 <= add_ln886_13_fu_1357_p2[32'd16];
        tmp_3_reg_3041 <= add_ln886_1_fu_709_p2[32'd16];
        tmp_40_reg_3249 <= {{subSumFifo_dout[975:960]}};
        tmp_41_reg_3254 <= {{subSumFifo_dout[463:448]}};
        tmp_42_reg_3259 <= add_ln886_14_fu_1411_p2[32'd16];
        tmp_43_reg_3265 <= {{subSumFifo_dout[1007:992]}};
        tmp_44_reg_3270 <= {{subSumFifo_dout[495:480]}};
        tmp_45_reg_3275 <= add_ln886_15_fu_1465_p2[32'd16];
        tmp_4_reg_3047 <= {{subSumFifo_dout[79:64]}};
        tmp_5_reg_3057 <= {{subSumFifo_dout[591:576]}};
        tmp_6_reg_3062 <= add_ln886_2_fu_763_p2[32'd16];
        tmp_7_reg_3068 <= {{subSumFifo_dout[111:96]}};
        tmp_8_reg_3078 <= {{subSumFifo_dout[623:608]}};
        tmp_9_reg_3083 <= add_ln886_3_fu_817_p2[32'd16];
        tmp_reg_3020 <= add_ln886_fu_655_p2[32'd16];
        tmp_s_reg_3015 <= {{subSumFifo_dout[527:512]}};
        trunc_ln145_12_i8_reg_2895 <= {{subSumFifo_dout[231:224]}};
        trunc_ln145_14_i9_reg_2900 <= {{subSumFifo_dout[263:256]}};
        trunc_ln145_16_i_reg_2905 <= {{subSumFifo_dout[295:288]}};
        trunc_ln145_18_i_reg_2910 <= {{subSumFifo_dout[327:320]}};
        trunc_ln145_1_i6_reg_2885 <= {{subSumFifo_dout[167:160]}};
        trunc_ln145_20_i_reg_2915 <= {{subSumFifo_dout[359:352]}};
        trunc_ln145_22_i_reg_2920 <= {{subSumFifo_dout[391:384]}};
        trunc_ln145_24_i_reg_2925 <= {{subSumFifo_dout[423:416]}};
        trunc_ln145_26_i_reg_2930 <= {{subSumFifo_dout[455:448]}};
        trunc_ln145_28_i_reg_2935 <= {{subSumFifo_dout[487:480]}};
        trunc_ln145_2_i7_reg_2890 <= {{subSumFifo_dout[199:192]}};
        trunc_ln145_30_i_reg_2940 <= {{subSumFifo_dout[647:640]}};
        trunc_ln145_32_i_reg_2945 <= {{subSumFifo_dout[679:672]}};
        trunc_ln145_34_i_reg_2950 <= {{subSumFifo_dout[711:704]}};
        trunc_ln145_36_i_reg_2955 <= {{subSumFifo_dout[743:736]}};
        trunc_ln145_38_i_reg_2960 <= {{subSumFifo_dout[775:768]}};
        trunc_ln145_3_i2_reg_2865 <= {{subSumFifo_dout[39:32]}};
        trunc_ln145_40_i_reg_2965 <= {{subSumFifo_dout[807:800]}};
        trunc_ln145_42_i_reg_2970 <= {{subSumFifo_dout[839:832]}};
        trunc_ln145_44_i_reg_2975 <= {{subSumFifo_dout[871:864]}};
        trunc_ln145_46_i_reg_2980 <= {{subSumFifo_dout[903:896]}};
        trunc_ln145_48_i_reg_2985 <= {{subSumFifo_dout[935:928]}};
        trunc_ln145_50_i_reg_2990 <= {{subSumFifo_dout[967:960]}};
        trunc_ln145_52_i_reg_2995 <= {{subSumFifo_dout[999:992]}};
        trunc_ln145_6_i3_reg_2870 <= {{subSumFifo_dout[71:64]}};
        trunc_ln145_9_i4_reg_2875 <= {{subSumFifo_dout[103:96]}};
        trunc_ln145_i5_reg_2880 <= {{subSumFifo_dout[135:128]}};
        trunc_ln886_1_reg_3010 <= trunc_ln886_1_fu_641_p1;
        trunc_ln886_reg_3000 <= trunc_ln886_fu_627_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2861 <= tmp_i_nbreadreq_fu_292_p3;
        tmp_i_reg_2861_pp0_iter1_reg <= tmp_i_reg_2861;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2861_pp0_iter2_reg <= tmp_i_reg_2861_pp0_iter1_reg;
        tmp_i_reg_2861_pp0_iter3_reg <= tmp_i_reg_2861_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        checksumFifo_blk_n = checksumFifo_full_n;
    end else begin
        checksumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        checksumFifo_write = 1'b1;
    end else begin
        checksumFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_blk_n = subSumFifo_empty_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_read = 1'b1;
    end else begin
        subSumFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_10_fu_1665_p2 = (tmp_14_reg_3110 + zext_ln1715_5_fu_1659_p1);

assign add_ln232_11_fu_1670_p2 = (add_ln232_10_fu_1665_p2 + tmp_13_reg_3105);

assign add_ln232_12_fu_1701_p2 = (tmp_17_reg_3126 + zext_ln1715_6_fu_1695_p1);

assign add_ln232_13_fu_1706_p2 = (add_ln232_12_fu_1701_p2 + tmp_16_reg_3121);

assign add_ln232_14_fu_1737_p2 = (tmp_20_reg_3142 + zext_ln1715_7_fu_1731_p1);

assign add_ln232_15_fu_1742_p2 = (add_ln232_14_fu_1737_p2 + tmp_19_reg_3137);

assign add_ln232_16_fu_1773_p2 = (tmp_23_reg_3158 + zext_ln1715_8_fu_1767_p1);

assign add_ln232_17_fu_1778_p2 = (add_ln232_16_fu_1773_p2 + tmp_22_reg_3153);

assign add_ln232_18_fu_1809_p2 = (tmp_26_reg_3174 + zext_ln1715_9_fu_1803_p1);

assign add_ln232_19_fu_1814_p2 = (add_ln232_18_fu_1809_p2 + tmp_25_reg_3169);

assign add_ln232_1_fu_1490_p2 = (add_ln232_fu_1485_p2 + tmp_s_reg_3015);

assign add_ln232_20_fu_1845_p2 = (tmp_29_reg_3190 + zext_ln1715_10_fu_1839_p1);

assign add_ln232_21_fu_1850_p2 = (add_ln232_20_fu_1845_p2 + tmp_28_reg_3185);

assign add_ln232_22_fu_1881_p2 = (tmp_32_reg_3206 + zext_ln1715_11_fu_1875_p1);

assign add_ln232_23_fu_1886_p2 = (add_ln232_22_fu_1881_p2 + tmp_31_reg_3201);

assign add_ln232_24_fu_1917_p2 = (tmp_35_reg_3222 + zext_ln1715_12_fu_1911_p1);

assign add_ln232_25_fu_1922_p2 = (add_ln232_24_fu_1917_p2 + tmp_34_reg_3217);

assign add_ln232_26_fu_1953_p2 = (tmp_38_reg_3238 + zext_ln1715_13_fu_1947_p1);

assign add_ln232_27_fu_1958_p2 = (add_ln232_26_fu_1953_p2 + tmp_37_reg_3233);

assign add_ln232_28_fu_1989_p2 = (tmp_41_reg_3254 + zext_ln1715_14_fu_1983_p1);

assign add_ln232_29_fu_1994_p2 = (add_ln232_28_fu_1989_p2 + tmp_40_reg_3249);

assign add_ln232_2_fu_1521_p2 = (tmp_1_reg_3026 + zext_ln1715_1_fu_1515_p1);

assign add_ln232_30_fu_2025_p2 = (tmp_44_reg_3270 + zext_ln1715_15_fu_2019_p1);

assign add_ln232_31_fu_2030_p2 = (add_ln232_30_fu_2025_p2 + tmp_43_reg_3265);

assign add_ln232_32_fu_2097_p2 = (tmp_60_i_fu_2067_p3 + zext_ln1715_16_fu_2093_p1);

assign add_ln232_33_fu_2103_p2 = (add_ln232_32_fu_2097_p2 + tmp_59_i_fu_2055_p3);

assign add_ln232_34_fu_2161_p2 = (tmp_62_i_fu_2131_p3 + zext_ln1715_17_fu_2157_p1);

assign add_ln232_35_fu_2167_p2 = (add_ln232_34_fu_2161_p2 + tmp_61_i_fu_2119_p3);

assign add_ln232_36_fu_2225_p2 = (tmp_64_i_fu_2195_p3 + zext_ln1715_18_fu_2221_p1);

assign add_ln232_37_fu_2231_p2 = (add_ln232_36_fu_2225_p2 + tmp_63_i_fu_2183_p3);

assign add_ln232_38_fu_2289_p2 = (tmp_66_i_fu_2259_p3 + zext_ln1715_19_fu_2285_p1);

assign add_ln232_39_fu_2295_p2 = (add_ln232_38_fu_2289_p2 + tmp_65_i_fu_2247_p3);

assign add_ln232_3_fu_1526_p2 = (add_ln232_2_fu_1521_p2 + tmp_2_reg_3036);

assign add_ln232_40_fu_2359_p2 = (add_ln232_51_fu_2353_p2 + tmp_67_i_fu_2311_p3);

assign add_ln232_41_fu_2413_p2 = (add_ln232_52_fu_2407_p2 + tmp_69_i_fu_2365_p3);

assign add_ln232_42_fu_2467_p2 = (add_ln232_53_fu_2461_p2 + tmp_71_i_fu_2419_p3);

assign add_ln232_43_fu_2521_p2 = (add_ln232_54_fu_2515_p2 + tmp_73_i_fu_2473_p3);

assign add_ln232_44_fu_2625_p2 = (add_ln232_55_fu_2620_p2 + tmp_75_i_fu_2591_p3);

assign add_ln232_45_fu_2665_p2 = (add_ln232_56_fu_2660_p2 + tmp_76_i_fu_2631_p3);

assign add_ln232_46_fu_2705_p2 = (add_ln232_57_fu_2700_p2 + tmp_77_i_fu_2671_p3);

assign add_ln232_47_fu_2745_p2 = (add_ln232_58_fu_2740_p2 + tmp_78_i_fu_2711_p3);

assign add_ln232_48_fu_2792_p2 = (add_ln232_59_fu_2787_p2 + add_ln232_46_reg_3397);

assign add_ln232_49_fu_2818_p2 = (add_ln232_60_fu_2813_p2 + add_ln232_47_reg_3403);

assign add_ln232_4_fu_1557_p2 = (tmp_4_reg_3047 + zext_ln1715_2_fu_1551_p1);

assign add_ln232_50_fu_2849_p2 = (add_ln232_61_fu_2844_p2 + add_ln232_49_reg_3414);

assign add_ln232_51_fu_2353_p2 = (tmp_68_i_fu_2323_p3 + zext_ln1715_20_fu_2349_p1);

assign add_ln232_52_fu_2407_p2 = (tmp_70_i_fu_2377_p3 + zext_ln1715_21_fu_2403_p1);

assign add_ln232_53_fu_2461_p2 = (tmp_72_i_fu_2431_p3 + zext_ln1715_22_fu_2457_p1);

assign add_ln232_54_fu_2515_p2 = (tmp_74_i_fu_2485_p3 + zext_ln1715_23_fu_2511_p1);

assign add_ln232_55_fu_2620_p2 = (add_ln232_40_reg_3361 + zext_ln1715_24_fu_2616_p1);

assign add_ln232_56_fu_2660_p2 = (add_ln232_41_reg_3367 + zext_ln1715_25_fu_2656_p1);

assign add_ln232_57_fu_2700_p2 = (add_ln232_42_reg_3373 + zext_ln1715_26_fu_2696_p1);

assign add_ln232_58_fu_2740_p2 = (add_ln232_43_reg_3379 + zext_ln1715_27_fu_2736_p1);

assign add_ln232_59_fu_2787_p2 = (add_ln232_44_reg_3385 + zext_ln1715_28_fu_2783_p1);

assign add_ln232_5_fu_1562_p2 = (add_ln232_4_fu_1557_p2 + tmp_5_reg_3057);

assign add_ln232_60_fu_2813_p2 = (add_ln232_45_reg_3391 + zext_ln1715_30_fu_2809_p1);

assign add_ln232_61_fu_2844_p2 = (add_ln232_48_reg_3409 + zext_ln1715_31_fu_2841_p1);

assign add_ln232_6_fu_1593_p2 = (tmp_7_reg_3068 + zext_ln1715_3_fu_1587_p1);

assign add_ln232_7_fu_1598_p2 = (add_ln232_6_fu_1593_p2 + tmp_8_reg_3078);

assign add_ln232_8_fu_1629_p2 = (tmp_11_reg_3094 + zext_ln1715_4_fu_1623_p1);

assign add_ln232_9_fu_1634_p2 = (add_ln232_8_fu_1629_p2 + tmp_10_reg_3089);

assign add_ln232_fu_1485_p2 = (trunc_ln886_1_reg_3010 + zext_ln1715_fu_1479_p1);

assign add_ln553_10_fu_1860_p2 = (add_ln553_26_fu_1855_p2 + trunc_ln145_42_i_reg_2970);

assign add_ln553_11_fu_1896_p2 = (add_ln553_27_fu_1891_p2 + trunc_ln145_44_i_reg_2975);

assign add_ln553_12_fu_1932_p2 = (add_ln553_28_fu_1927_p2 + trunc_ln145_46_i_reg_2980);

assign add_ln553_13_fu_1968_p2 = (add_ln553_29_fu_1963_p2 + trunc_ln145_48_i_reg_2985);

assign add_ln553_14_fu_2004_p2 = (add_ln553_30_fu_1999_p2 + trunc_ln145_50_i_reg_2990);

assign add_ln553_15_fu_2040_p2 = (add_ln553_31_fu_2035_p2 + trunc_ln145_52_i_reg_2995);

assign add_ln553_16_fu_1495_p2 = (trunc_ln886_reg_3000 + zext_ln232_fu_1482_p1);

assign add_ln553_17_fu_1531_p2 = (trunc_ln145_3_i2_reg_2865 + zext_ln232_1_fu_1518_p1);

assign add_ln553_18_fu_1567_p2 = (trunc_ln145_6_i3_reg_2870 + zext_ln232_2_fu_1554_p1);

assign add_ln553_19_fu_1603_p2 = (trunc_ln145_9_i4_reg_2875 + zext_ln232_3_fu_1590_p1);

assign add_ln553_1_fu_1536_p2 = (add_ln553_17_fu_1531_p2 + tmp_29_i_reg_3031);

assign add_ln553_20_fu_1639_p2 = (trunc_ln145_i5_reg_2880 + zext_ln232_4_fu_1626_p1);

assign add_ln553_21_fu_1675_p2 = (trunc_ln145_1_i6_reg_2885 + zext_ln232_5_fu_1662_p1);

assign add_ln553_22_fu_1711_p2 = (trunc_ln145_2_i7_reg_2890 + zext_ln232_6_fu_1698_p1);

assign add_ln553_23_fu_1747_p2 = (trunc_ln145_12_i8_reg_2895 + zext_ln232_7_fu_1734_p1);

assign add_ln553_24_fu_1783_p2 = (trunc_ln145_14_i9_reg_2900 + zext_ln232_8_fu_1770_p1);

assign add_ln553_25_fu_1819_p2 = (trunc_ln145_16_i_reg_2905 + zext_ln232_9_fu_1806_p1);

assign add_ln553_26_fu_1855_p2 = (trunc_ln145_18_i_reg_2910 + zext_ln232_10_fu_1842_p1);

assign add_ln553_27_fu_1891_p2 = (trunc_ln145_20_i_reg_2915 + zext_ln232_11_fu_1878_p1);

assign add_ln553_28_fu_1927_p2 = (trunc_ln145_22_i_reg_2920 + zext_ln232_12_fu_1914_p1);

assign add_ln553_29_fu_1963_p2 = (trunc_ln145_24_i_reg_2925 + zext_ln232_13_fu_1950_p1);

assign add_ln553_2_fu_1572_p2 = (add_ln553_18_fu_1567_p2 + tmp_31_i_reg_3052);

assign add_ln553_30_fu_1999_p2 = (trunc_ln145_26_i_reg_2930 + zext_ln232_14_fu_1986_p1);

assign add_ln553_31_fu_2035_p2 = (trunc_ln145_28_i_reg_2935 + zext_ln232_15_fu_2022_p1);

assign add_ln553_3_fu_1608_p2 = (add_ln553_19_fu_1603_p2 + tmp_33_i_reg_3073);

assign add_ln553_4_fu_1644_p2 = (add_ln553_20_fu_1639_p2 + trunc_ln145_30_i_reg_2940);

assign add_ln553_5_fu_1680_p2 = (add_ln553_21_fu_1675_p2 + trunc_ln145_32_i_reg_2945);

assign add_ln553_6_fu_1716_p2 = (add_ln553_22_fu_1711_p2 + trunc_ln145_34_i_reg_2950);

assign add_ln553_7_fu_1752_p2 = (add_ln553_23_fu_1747_p2 + trunc_ln145_36_i_reg_2955);

assign add_ln553_8_fu_1788_p2 = (add_ln553_24_fu_1783_p2 + trunc_ln145_38_i_reg_2960);

assign add_ln553_9_fu_1824_p2 = (add_ln553_25_fu_1819_p2 + trunc_ln145_40_i_reg_2965);

assign add_ln553_fu_1500_p2 = (add_ln553_16_fu_1495_p2 + tmp_27_i_reg_3005);

assign add_ln563_1_fu_2548_p2 = (add_ln563_5_fu_2543_p2 + add_ln553_9_reg_3306);

assign add_ln563_2_fu_2561_p2 = (add_ln563_6_fu_2556_p2 + add_ln553_10_reg_3311);

assign add_ln563_3_fu_2574_p2 = (add_ln563_7_fu_2569_p2 + add_ln553_11_reg_3316);

assign add_ln563_4_fu_2530_p2 = (add_ln553_reg_3281 + zext_ln232_16_fu_2527_p1);

assign add_ln563_5_fu_2543_p2 = (add_ln553_1_reg_3286 + zext_ln232_17_fu_2540_p1);

assign add_ln563_6_fu_2556_p2 = (add_ln553_2_reg_3291 + zext_ln232_18_fu_2553_p1);

assign add_ln563_7_fu_2569_p2 = (add_ln553_3_reg_3296 + zext_ln232_19_fu_2566_p1);

assign add_ln563_fu_2535_p2 = (add_ln563_4_fu_2530_p2 + add_ln553_8_reg_3301);

assign add_ln886_10_fu_1195_p2 = (or_ln886_14_fu_1165_p4 + or_ln886_15_fu_1185_p4);

assign add_ln886_11_fu_1249_p2 = (or_ln886_16_fu_1219_p4 + or_ln886_17_fu_1239_p4);

assign add_ln886_12_fu_1303_p2 = (or_ln886_18_fu_1273_p4 + or_ln886_19_fu_1293_p4);

assign add_ln886_13_fu_1357_p2 = (or_ln886_20_fu_1327_p4 + or_ln886_21_fu_1347_p4);

assign add_ln886_14_fu_1411_p2 = (or_ln886_22_fu_1381_p4 + or_ln886_23_fu_1401_p4);

assign add_ln886_15_fu_1465_p2 = (or_ln886_24_fu_1435_p4 + or_ln886_25_fu_1455_p4);

assign add_ln886_16_fu_2079_p2 = (zext_ln886_fu_2063_p1 + zext_ln886_1_fu_2075_p1);

assign add_ln886_17_fu_2143_p2 = (zext_ln886_2_fu_2127_p1 + zext_ln886_3_fu_2139_p1);

assign add_ln886_18_fu_2207_p2 = (zext_ln886_4_fu_2191_p1 + zext_ln886_5_fu_2203_p1);

assign add_ln886_19_fu_2271_p2 = (zext_ln886_6_fu_2255_p1 + zext_ln886_7_fu_2267_p1);

assign add_ln886_1_fu_709_p2 = (tmp_sum_V_1_fu_477_p4 + or_ln_fu_679_p4);

assign add_ln886_20_fu_2335_p2 = (zext_ln886_8_fu_2319_p1 + zext_ln886_9_fu_2331_p1);

assign add_ln886_21_fu_2389_p2 = (zext_ln886_11_fu_2373_p1 + zext_ln886_12_fu_2385_p1);

assign add_ln886_22_fu_2443_p2 = (zext_ln886_14_fu_2427_p1 + zext_ln886_15_fu_2439_p1);

assign add_ln886_23_fu_2497_p2 = (zext_ln886_17_fu_2481_p1 + zext_ln886_18_fu_2493_p1);

assign add_ln886_24_fu_2602_p2 = (zext_ln886_20_fu_2598_p1 + zext_ln886_10_fu_2579_p1);

assign add_ln886_25_fu_2642_p2 = (zext_ln886_22_fu_2638_p1 + zext_ln886_13_fu_2582_p1);

assign add_ln886_26_fu_2682_p2 = (zext_ln886_24_fu_2678_p1 + zext_ln886_16_fu_2585_p1);

assign add_ln886_27_fu_2722_p2 = (zext_ln886_26_fu_2718_p1 + zext_ln886_19_fu_2588_p1);

assign add_ln886_28_fu_2763_p2 = (zext_ln886_25_fu_2757_p1 + zext_ln886_21_fu_2751_p1);

assign add_ln886_29_fu_2769_p2 = (zext_ln886_27_fu_2760_p1 + zext_ln886_23_fu_2754_p1);

assign add_ln886_2_fu_763_p2 = (tmp_sum_V_2_fu_487_p4 + or_ln886_1_fu_733_p4);

assign add_ln886_30_fu_2827_p2 = (zext_ln886_28_fu_2823_p1 + zext_ln1715_29_fu_2797_p1);

assign add_ln886_3_fu_817_p2 = (tmp_sum_V_3_fu_497_p4 + or_ln886_2_fu_787_p4);

assign add_ln886_4_fu_871_p2 = (or_ln886_3_fu_841_p4 + or_ln886_4_fu_861_p4);

assign add_ln886_5_fu_925_p2 = (or_ln886_5_fu_895_p4 + or_ln886_6_fu_915_p4);

assign add_ln886_6_fu_979_p2 = (or_ln886_7_fu_949_p4 + or_ln886_8_fu_969_p4);

assign add_ln886_7_fu_1033_p2 = (or_ln886_9_fu_1003_p4 + or_ln886_s_fu_1023_p4);

assign add_ln886_8_fu_1087_p2 = (or_ln886_10_fu_1057_p4 + or_ln886_11_fu_1077_p4);

assign add_ln886_9_fu_1141_p2 = (or_ln886_12_fu_1111_p4 + or_ln886_13_fu_1131_p4);

assign add_ln886_fu_655_p2 = (tmp_sum_V_fu_467_p4 + trunc_ln145_fu_313_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_i_reg_2861_pp0_iter3_reg == 1'd1) & (checksumFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign checksumFifo_din = (16'd65535 ^ add_ln232_50_fu_2849_p2);

assign or_ln886_10_fu_1057_p4 = {{subSumFifo_dout[784:768]}};

assign or_ln886_11_fu_1077_p4 = {{subSumFifo_dout[272:256]}};

assign or_ln886_12_fu_1111_p4 = {{subSumFifo_dout[816:800]}};

assign or_ln886_13_fu_1131_p4 = {{subSumFifo_dout[304:288]}};

assign or_ln886_14_fu_1165_p4 = {{subSumFifo_dout[848:832]}};

assign or_ln886_15_fu_1185_p4 = {{subSumFifo_dout[336:320]}};

assign or_ln886_16_fu_1219_p4 = {{subSumFifo_dout[880:864]}};

assign or_ln886_17_fu_1239_p4 = {{subSumFifo_dout[368:352]}};

assign or_ln886_18_fu_1273_p4 = {{subSumFifo_dout[912:896]}};

assign or_ln886_19_fu_1293_p4 = {{subSumFifo_dout[400:384]}};

assign or_ln886_1_fu_733_p4 = {{subSumFifo_dout[80:64]}};

assign or_ln886_20_fu_1327_p4 = {{subSumFifo_dout[944:928]}};

assign or_ln886_21_fu_1347_p4 = {{subSumFifo_dout[432:416]}};

assign or_ln886_22_fu_1381_p4 = {{subSumFifo_dout[976:960]}};

assign or_ln886_23_fu_1401_p4 = {{subSumFifo_dout[464:448]}};

assign or_ln886_24_fu_1435_p4 = {{subSumFifo_dout[1008:992]}};

assign or_ln886_25_fu_1455_p4 = {{subSumFifo_dout[496:480]}};

assign or_ln886_2_fu_787_p4 = {{subSumFifo_dout[112:96]}};

assign or_ln886_3_fu_841_p4 = {{subSumFifo_dout[656:640]}};

assign or_ln886_4_fu_861_p4 = {{subSumFifo_dout[144:128]}};

assign or_ln886_5_fu_895_p4 = {{subSumFifo_dout[688:672]}};

assign or_ln886_6_fu_915_p4 = {{subSumFifo_dout[176:160]}};

assign or_ln886_7_fu_949_p4 = {{subSumFifo_dout[720:704]}};

assign or_ln886_8_fu_969_p4 = {{subSumFifo_dout[208:192]}};

assign or_ln886_9_fu_1003_p4 = {{subSumFifo_dout[752:736]}};

assign or_ln886_s_fu_1023_p4 = {{subSumFifo_dout[240:224]}};

assign or_ln_fu_679_p4 = {{subSumFifo_dout[48:32]}};

assign tmp_46_fu_2085_p3 = add_ln886_16_fu_2079_p2[32'd16];

assign tmp_47_fu_2149_p3 = add_ln886_17_fu_2143_p2[32'd16];

assign tmp_48_fu_2213_p3 = add_ln886_18_fu_2207_p2[32'd16];

assign tmp_49_fu_2277_p3 = add_ln886_19_fu_2271_p2[32'd16];

assign tmp_50_fu_2341_p3 = add_ln886_20_fu_2335_p2[32'd16];

assign tmp_51_fu_2395_p3 = add_ln886_21_fu_2389_p2[32'd16];

assign tmp_52_fu_2449_p3 = add_ln886_22_fu_2443_p2[32'd16];

assign tmp_53_fu_2503_p3 = add_ln886_23_fu_2497_p2[32'd16];

assign tmp_54_fu_2608_p3 = add_ln886_24_fu_2602_p2[32'd16];

assign tmp_55_fu_2648_p3 = add_ln886_25_fu_2642_p2[32'd16];

assign tmp_56_fu_2688_p3 = add_ln886_26_fu_2682_p2[32'd16];

assign tmp_57_fu_2728_p3 = add_ln886_27_fu_2722_p2[32'd16];

assign tmp_58_fu_2775_p3 = add_ln886_28_fu_2763_p2[32'd16];

assign tmp_59_fu_2801_p3 = add_ln886_29_fu_2769_p2[32'd16];

assign tmp_59_i_fu_2055_p3 = {{trunc_ln553_8_fu_1793_p4}, {add_ln553_8_fu_1788_p2}};

assign tmp_60_i_fu_2067_p3 = {{trunc_ln3_fu_1505_p4}, {add_ln553_fu_1500_p2}};

assign tmp_61_i_fu_2119_p3 = {{trunc_ln553_9_fu_1829_p4}, {add_ln553_9_fu_1824_p2}};

assign tmp_62_i_fu_2131_p3 = {{trunc_ln553_1_fu_1541_p4}, {add_ln553_1_fu_1536_p2}};

assign tmp_63_i_fu_2183_p3 = {{trunc_ln553_s_fu_1865_p4}, {add_ln553_10_fu_1860_p2}};

assign tmp_64_i_fu_2195_p3 = {{trunc_ln553_2_fu_1577_p4}, {add_ln553_2_fu_1572_p2}};

assign tmp_65_i_fu_2247_p3 = {{trunc_ln553_10_fu_1901_p4}, {add_ln553_11_fu_1896_p2}};

assign tmp_66_i_fu_2259_p3 = {{trunc_ln553_3_fu_1613_p4}, {add_ln553_3_fu_1608_p2}};

assign tmp_67_i_fu_2311_p3 = {{trunc_ln553_11_fu_1937_p4}, {add_ln553_12_fu_1932_p2}};

assign tmp_68_i_fu_2323_p3 = {{trunc_ln553_4_fu_1649_p4}, {add_ln553_4_fu_1644_p2}};

assign tmp_69_i_fu_2365_p3 = {{trunc_ln553_12_fu_1973_p4}, {add_ln553_13_fu_1968_p2}};

assign tmp_70_i_fu_2377_p3 = {{trunc_ln553_5_fu_1685_p4}, {add_ln553_5_fu_1680_p2}};

assign tmp_71_i_fu_2419_p3 = {{trunc_ln553_13_fu_2009_p4}, {add_ln553_14_fu_2004_p2}};

assign tmp_72_i_fu_2431_p3 = {{trunc_ln553_6_fu_1721_p4}, {add_ln553_6_fu_1716_p2}};

assign tmp_73_i_fu_2473_p3 = {{trunc_ln553_14_fu_2045_p4}, {add_ln553_15_fu_2040_p2}};

assign tmp_74_i_fu_2485_p3 = {{trunc_ln553_7_fu_1757_p4}, {add_ln553_7_fu_1752_p2}};

assign tmp_75_i_fu_2591_p3 = {{trunc_ln4_reg_3326}, {add_ln563_fu_2535_p2}};

assign tmp_76_i_fu_2631_p3 = {{trunc_ln563_1_reg_3336}, {add_ln563_1_fu_2548_p2}};

assign tmp_77_i_fu_2671_p3 = {{trunc_ln563_2_reg_3346}, {add_ln563_2_fu_2561_p2}};

assign tmp_78_i_fu_2711_p3 = {{trunc_ln563_3_reg_3356}, {add_ln563_3_fu_2574_p2}};

assign tmp_i_nbreadreq_fu_292_p3 = subSumFifo_empty_n;

assign tmp_sum_V_1_fu_477_p4 = {{subSumFifo_dout[560:544]}};

assign tmp_sum_V_2_fu_487_p4 = {{subSumFifo_dout[592:576]}};

assign tmp_sum_V_3_fu_497_p4 = {{subSumFifo_dout[624:608]}};

assign tmp_sum_V_fu_467_p4 = {{subSumFifo_dout[528:512]}};

assign trunc_ln145_fu_313_p1 = subSumFifo_dout[16:0];

assign trunc_ln3_fu_1505_p4 = {{add_ln232_1_fu_1490_p2[15:8]}};

assign trunc_ln553_10_fu_1901_p4 = {{add_ln232_23_fu_1886_p2[15:8]}};

assign trunc_ln553_11_fu_1937_p4 = {{add_ln232_25_fu_1922_p2[15:8]}};

assign trunc_ln553_12_fu_1973_p4 = {{add_ln232_27_fu_1958_p2[15:8]}};

assign trunc_ln553_13_fu_2009_p4 = {{add_ln232_29_fu_1994_p2[15:8]}};

assign trunc_ln553_14_fu_2045_p4 = {{add_ln232_31_fu_2030_p2[15:8]}};

assign trunc_ln553_1_fu_1541_p4 = {{add_ln232_3_fu_1526_p2[15:8]}};

assign trunc_ln553_2_fu_1577_p4 = {{add_ln232_5_fu_1562_p2[15:8]}};

assign trunc_ln553_3_fu_1613_p4 = {{add_ln232_7_fu_1598_p2[15:8]}};

assign trunc_ln553_4_fu_1649_p4 = {{add_ln232_9_fu_1634_p2[15:8]}};

assign trunc_ln553_5_fu_1685_p4 = {{add_ln232_11_fu_1670_p2[15:8]}};

assign trunc_ln553_6_fu_1721_p4 = {{add_ln232_13_fu_1706_p2[15:8]}};

assign trunc_ln553_7_fu_1757_p4 = {{add_ln232_15_fu_1742_p2[15:8]}};

assign trunc_ln553_8_fu_1793_p4 = {{add_ln232_17_fu_1778_p2[15:8]}};

assign trunc_ln553_9_fu_1829_p4 = {{add_ln232_19_fu_1814_p2[15:8]}};

assign trunc_ln553_s_fu_1865_p4 = {{add_ln232_21_fu_1850_p2[15:8]}};

assign trunc_ln886_1_fu_641_p1 = subSumFifo_dout[15:0];

assign trunc_ln886_fu_627_p1 = subSumFifo_dout[7:0];

assign zext_ln1715_10_fu_1839_p1 = tmp_30_reg_3195;

assign zext_ln1715_11_fu_1875_p1 = tmp_33_reg_3211;

assign zext_ln1715_12_fu_1911_p1 = tmp_36_reg_3227;

assign zext_ln1715_13_fu_1947_p1 = tmp_39_reg_3243;

assign zext_ln1715_14_fu_1983_p1 = tmp_42_reg_3259;

assign zext_ln1715_15_fu_2019_p1 = tmp_45_reg_3275;

assign zext_ln1715_16_fu_2093_p1 = tmp_46_fu_2085_p3;

assign zext_ln1715_17_fu_2157_p1 = tmp_47_fu_2149_p3;

assign zext_ln1715_18_fu_2221_p1 = tmp_48_fu_2213_p3;

assign zext_ln1715_19_fu_2285_p1 = tmp_49_fu_2277_p3;

assign zext_ln1715_1_fu_1515_p1 = tmp_3_reg_3041;

assign zext_ln1715_20_fu_2349_p1 = tmp_50_fu_2341_p3;

assign zext_ln1715_21_fu_2403_p1 = tmp_51_fu_2395_p3;

assign zext_ln1715_22_fu_2457_p1 = tmp_52_fu_2449_p3;

assign zext_ln1715_23_fu_2511_p1 = tmp_53_fu_2503_p3;

assign zext_ln1715_24_fu_2616_p1 = tmp_54_fu_2608_p3;

assign zext_ln1715_25_fu_2656_p1 = tmp_55_fu_2648_p3;

assign zext_ln1715_26_fu_2696_p1 = tmp_56_fu_2688_p3;

assign zext_ln1715_27_fu_2736_p1 = tmp_57_fu_2728_p3;

assign zext_ln1715_28_fu_2783_p1 = tmp_58_fu_2775_p3;

assign zext_ln1715_29_fu_2797_p1 = add_ln232_48_fu_2792_p2;

assign zext_ln1715_2_fu_1551_p1 = tmp_6_reg_3062;

assign zext_ln1715_30_fu_2809_p1 = tmp_59_fu_2801_p3;

assign zext_ln1715_31_fu_2841_p1 = tmp_60_reg_3419;

assign zext_ln1715_3_fu_1587_p1 = tmp_9_reg_3083;

assign zext_ln1715_4_fu_1623_p1 = tmp_12_reg_3099;

assign zext_ln1715_5_fu_1659_p1 = tmp_15_reg_3115;

assign zext_ln1715_6_fu_1695_p1 = tmp_18_reg_3131;

assign zext_ln1715_7_fu_1731_p1 = tmp_21_reg_3147;

assign zext_ln1715_8_fu_1767_p1 = tmp_24_reg_3163;

assign zext_ln1715_9_fu_1803_p1 = tmp_27_reg_3179;

assign zext_ln1715_fu_1479_p1 = tmp_reg_3020;

assign zext_ln232_10_fu_1842_p1 = tmp_30_reg_3195;

assign zext_ln232_11_fu_1878_p1 = tmp_33_reg_3211;

assign zext_ln232_12_fu_1914_p1 = tmp_36_reg_3227;

assign zext_ln232_13_fu_1950_p1 = tmp_39_reg_3243;

assign zext_ln232_14_fu_1986_p1 = tmp_42_reg_3259;

assign zext_ln232_15_fu_2022_p1 = tmp_45_reg_3275;

assign zext_ln232_16_fu_2527_p1 = tmp_46_reg_3321;

assign zext_ln232_17_fu_2540_p1 = tmp_47_reg_3331;

assign zext_ln232_18_fu_2553_p1 = tmp_48_reg_3341;

assign zext_ln232_19_fu_2566_p1 = tmp_49_reg_3351;

assign zext_ln232_1_fu_1518_p1 = tmp_3_reg_3041;

assign zext_ln232_2_fu_1554_p1 = tmp_6_reg_3062;

assign zext_ln232_3_fu_1590_p1 = tmp_9_reg_3083;

assign zext_ln232_4_fu_1626_p1 = tmp_12_reg_3099;

assign zext_ln232_5_fu_1662_p1 = tmp_15_reg_3115;

assign zext_ln232_6_fu_1698_p1 = tmp_18_reg_3131;

assign zext_ln232_7_fu_1734_p1 = tmp_21_reg_3147;

assign zext_ln232_8_fu_1770_p1 = tmp_24_reg_3163;

assign zext_ln232_9_fu_1806_p1 = tmp_27_reg_3179;

assign zext_ln232_fu_1482_p1 = tmp_reg_3020;

assign zext_ln886_10_fu_2579_p1 = add_ln232_40_reg_3361;

assign zext_ln886_11_fu_2373_p1 = tmp_69_i_fu_2365_p3;

assign zext_ln886_12_fu_2385_p1 = tmp_70_i_fu_2377_p3;

assign zext_ln886_13_fu_2582_p1 = add_ln232_41_reg_3367;

assign zext_ln886_14_fu_2427_p1 = tmp_71_i_fu_2419_p3;

assign zext_ln886_15_fu_2439_p1 = tmp_72_i_fu_2431_p3;

assign zext_ln886_16_fu_2585_p1 = add_ln232_42_reg_3373;

assign zext_ln886_17_fu_2481_p1 = tmp_73_i_fu_2473_p3;

assign zext_ln886_18_fu_2493_p1 = tmp_74_i_fu_2485_p3;

assign zext_ln886_19_fu_2588_p1 = add_ln232_43_reg_3379;

assign zext_ln886_1_fu_2075_p1 = tmp_60_i_fu_2067_p3;

assign zext_ln886_20_fu_2598_p1 = tmp_75_i_fu_2591_p3;

assign zext_ln886_21_fu_2751_p1 = add_ln232_44_reg_3385;

assign zext_ln886_22_fu_2638_p1 = tmp_76_i_fu_2631_p3;

assign zext_ln886_23_fu_2754_p1 = add_ln232_45_reg_3391;

assign zext_ln886_24_fu_2678_p1 = tmp_77_i_fu_2671_p3;

assign zext_ln886_25_fu_2757_p1 = add_ln232_46_reg_3397;

assign zext_ln886_26_fu_2718_p1 = tmp_78_i_fu_2711_p3;

assign zext_ln886_27_fu_2760_p1 = add_ln232_47_reg_3403;

assign zext_ln886_28_fu_2823_p1 = add_ln232_49_fu_2818_p2;

assign zext_ln886_2_fu_2127_p1 = tmp_61_i_fu_2119_p3;

assign zext_ln886_3_fu_2139_p1 = tmp_62_i_fu_2131_p3;

assign zext_ln886_4_fu_2191_p1 = tmp_63_i_fu_2183_p3;

assign zext_ln886_5_fu_2203_p1 = tmp_64_i_fu_2195_p3;

assign zext_ln886_6_fu_2255_p1 = tmp_65_i_fu_2247_p3;

assign zext_ln886_7_fu_2267_p1 = tmp_66_i_fu_2259_p3;

assign zext_ln886_8_fu_2319_p1 = tmp_67_i_fu_2311_p3;

assign zext_ln886_9_fu_2331_p1 = tmp_68_i_fu_2323_p3;

assign zext_ln886_fu_2063_p1 = tmp_59_i_fu_2055_p3;

endmodule //mac_ip_encode_top_mac_finalize_ipv4_checksum_32_s
