INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hdway/Documents/vivado/pwm/pwm.sim/sim_1/synth/timing/xsim/test_pwm_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-311] analyzing module glbl
