$date
	Thu Oct 06 16:11:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANdecoder_tb $end
$var wire 4 ! Nc [3:0] $end
$var reg 9 " ANe [8:0] $end
$scope module D0 $end
$var wire 9 # ANe [8:0] $end
$var wire 5 $ not_mod_tri [4:0] $end
$var wire 5 % mod_tri [4:0] $end
$var wire 9 & error_bit [8:0] $end
$var wire 18 ' and_out [17:0] $end
$var wire 4 ( Nc [3:0] $end
$var wire 9 ) ANc [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11010001 )
b1011 (
b10 '
b10 &
b10 %
b11101 $
b11010011 #
b11010011 "
b1011 !
$end
#10
b100 &
b1000 '
b11011 $
b11010001 )
b100 %
b11010101 "
b11010101 #
#20
b1000 &
b10000000 '
b10111 $
b11010001 )
b1000 %
b11011001 "
b11011001 #
#30
b100000 &
b1000000000000 '
b10010 $
b1011 !
b1011 (
b11010001 )
b1101 %
b11110001 "
b11110001 #
#40
b100000000 &
b100000000 '
b10110 $
b1011 !
b1011 (
b11010001 )
b1001 %
b111010001 "
b111010001 #
#50
b1 &
b100000000000000000 '
b1101 $
b1011 !
b1011 (
b11010001 )
b10010 %
b11010000 "
b11010000 #
#60
b10000 &
b100 '
b11100 $
b1011 !
b1011 (
b11010001 )
b11 %
b11000001 "
b11000001 #
#70
b1000000 &
b100000000000 '
b10011 $
b1011 !
b1011 (
b11010001 )
b1100 %
b10010001 "
b10010001 #
#80
b10000000 &
b10000 '
b11010 $
b1011 !
b1011 (
b11010001 )
b101 %
b1010001 "
b1010001 #
#90
