5 1 * 4 0
3 main main ifelse1.v 1 33
1 sel 0 1 0 102
1 b 0 1 0 1002
1 a 0 1 0 102
1 reset 0 1 0 1002
1 clock 0 1 0 1102
1 z 0 1 0 102
3 mux main.switch ./lib/mux.v 1 21
2 6 14 8000b 0 40 0 0 1 1 0
2 5 14 40004 1 80000 0 0 
2 7 14 4000b 36 56 6 5 
2 10 17 a000a 1 80 0 0 
2 9 17 60006 1 80000 0 0 
2 11 17 6000a 36 96 10 9 
2 13 19 a000a 1 40 0 0 
2 12 19 60006 1 80000 0 0 
2 14 19 6000a 36 56 13 12 
2 8 16 8000a 1 c0 0 0 
2 15 16 4000c 38 c6 8 0 
2 4 13 6000a 1 c0 0 0 
2 16 13 2000c 38 c6 4 0 
2 1 12 110015 1 c0 0 0 
2 2 12 9000f 2a 0 0 0 2 0 a
2 3 12 90015 27 ce 1 2 1 0 1102
1 clock 0 1 8 1102 1
1 reset 0 1 0 1002 4
1 a 0 1 0 102 10
1 b 0 1 0 1002 13
1 sel 0 1 0 102 8
1 z 0 1 0 102 5 9 12
4 14 3 3
4 11 3 3
4 15 11 14
4 7 3 3
4 16 7 15
4 3 16 0
