// Seed: 4080297450
module module_0 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    output tri0 id_13
    , id_15 = 1
);
  always assert (id_10);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    input wor id_4,
    output supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    input uwire id_15,
    output wor id_16,
    input wor id_17,
    input uwire id_18,
    input uwire id_19,
    output tri id_20,
    input supply1 id_21,
    output tri id_22,
    input tri1 id_23,
    output tri id_24,
    input wire id_25,
    input tri1 id_26,
    output uwire id_27,
    input tri0 id_28,
    output tri1 id_29,
    output tri0 id_30,
    inout tri0 id_31,
    input supply1 id_32,
    input tri0 id_33
);
  assign #1 id_31 = 1;
  module_0(
      id_22,
      id_19,
      id_26,
      id_21,
      id_22,
      id_32,
      id_31,
      id_23,
      id_14,
      id_17,
      id_11,
      id_23,
      id_23,
      id_24
  );
endmodule
