

================================================================
== Vitis HLS Report for 'foo_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Sat Oct  2 11:51:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        mvp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       30|       30|        12|          2|          1|    10|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    177|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    143|    -|
|Register         |        -|   -|    307|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    307|    352|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_158_p2               |         +|   0|  0|  63|          63|          63|
    |add_ln11_2_fu_184_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln11_fu_142_p2                 |         +|   0|  0|  63|          63|          63|
    |add_ln9_fu_132_p2                  |         +|   0|  0|   6|           4|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   1|           1|           1|
    |ap_block_state10_pp0_stage1_iter4  |       and|   0|  0|   1|           1|           1|
    |ap_block_state12_io                |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   1|           1|           1|
    |ap_block_state9_pp0_stage0_iter4   |       and|   0|  0|   1|           1|           1|
    |ap_condition_250                   |       and|   0|  0|   1|           1|           1|
    |ap_condition_255                   |       and|   0|  0|   1|           1|           1|
    |icmp_ln9_fu_126_p2                 |      icmp|   0|  0|   2|           4|           4|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 177|         176|         174|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_52                           |   9|          2|    4|          8|
    |m_axi_gmem_ARADDR                 |  13|          3|   64|        192|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 143|         32|   84|        233|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_2_reg_231                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_216          |  32|   0|   32|          0|
    |gmem_addr_1_reg_204               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_221          |  32|   0|   32|          0|
    |gmem_addr_2_reg_210               |  64|   0|   64|          0|
    |i_fu_52                           |   4|   0|    4|          0|
    |icmp_ln9_reg_200                  |   1|   0|    1|          0|
    |icmp_ln9_reg_200                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 307|  32|  244|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  foo_Pipeline_VITIS_LOOP_9_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                         gmem|       pointer|
|sext_ln9_2           |   in|   62|     ap_none|                   sext_ln9_2|        scalar|
|sext_ln9             |   in|   62|     ap_none|                     sext_ln9|        scalar|
|sext_ln9_1           |   in|   62|     ap_none|                   sext_ln9_1|        scalar|
+---------------------+-----+-----+------------+-----------------------------+--------------+

