

================================================================
== Synthesis Summary Report of 'relu_top'
================================================================
+ General Information: 
    * Date:           Wed Jan 27 01:30:55 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        relu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |        Modules       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |        & Loops       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ relu_top            |  Timing|   0.00|   885511|  8.855e+06|         -|   885512|     -|        no|  2 (~0%)|   -|  998 (~0%)|  1289 (2%)|    -|
    | o relu_top_label0    |       -|  -7.30|   885510|  8.855e+06|    295170|        -|     3|        no|        -|   -|          -|          -|    -|
    |  o relu_top_label1   |       -|  -7.30|   295168|  2.952e+06|      2306|        -|   128|        no|        -|   -|          -|          -|    -|
    |   o relu_top_label2  |       -|  -7.30|     2304|  2.304e+04|        18|        -|   128|        no|        -|   -|          -|          -|    -|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+

