FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * SGI UV IRQ definitions
 *
/* bench 9985.0.0 34a8aa4a1185 */
/* bench 9985.0.1 105c91878499 */
/* bench 9985.0.2 172f57b23427 */
/* bench 9985.0.3 eea537e6c109 */
/* bench 9985.0.4 6e971846e947 */
/* bench 9985.0.5 26d2abdc74e7 */
/* bench 9985.0.6 73d29e8fe082 */
/* bench 9985.0.7 43983f081397 */
/* bench 9985.0.8 60e451149dc6 */
/* bench 9985.0.9 2a774ff554ac */
/* bench 9985.0.10 5d6a458d88de */
/* bench 9985.0.11 7073c4ad745b */

#ifndef _ASM_X86_UV_UV_IRQ_H
#define _ASM_X86_UV_UV_IRQ_H

/* If a generic version of this structure gets defined, eliminate this one. */
struct uv_IO_APIC_route_entry {
	__u64	vector		:  8,
		delivery_mode	:  3,
		dest_mode	:  1,
		delivery_status	:  1,
		polarity	:  1,
		__reserved_1	:  1,
		trigger		:  1,
		mask		:  1,
		__reserved_2	: 15,
		dest		: 32;
};

enum {
	UV_AFFINITY_ALL,
	UV_AFFINITY_NODE,
	UV_AFFINITY_CPU
};

extern int uv_irq_2_mmr_info(int, unsigned long *, int *);
extern int uv_setup_irq(char *, int, int, unsigned long, int);
extern void uv_teardown_irq(unsigned int);

#endif /* _ASM_X86_UV_UV_IRQ_H */
