Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Jun  1 23:59:49 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            cmp_flags[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.804ns  (logic 10.700ns (39.920%)  route 16.104ns (60.080%))
  Logic Levels:           28  (CARRY4=11 IBUF=1 LUT1=2 LUT4=4 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.427 f  add_1/C[0]_carry_i_1/O[3]
                         net (fo=3, routed)           0.895    16.323    add_1/A[0][6][3]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.307    16.630 r  add_1/C[0]_carry_i_2/O
                         net (fo=1, routed)           0.000    16.630    add/cmp_flags[1]_INST_0_i_6_0[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  add/C[0]_carry/CO[3]
                         net (fo=1, routed)           0.000    17.031    add/C[0]_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.365 f  add/C[0]_carry__0/O[1]
                         net (fo=3, routed)           0.954    18.319    add_1/out[0][6][1]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.303    18.622 r  add_1/out[0][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.883    19.505    add_1/C[0]_carry__0_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124    19.629 f  add_1/out[0][4]_INST_0_i_1/O
                         net (fo=2, routed)           1.047    20.676    add/cmp_flags[1]_INST_0_i_1_3[0]
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.124    20.800 f  add/cmp_flags[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.890    21.690    add/cmp_flags[1]_INST_0_i_4_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124    21.814 r  add/cmp_flags[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.380    24.194    add_n_25
    D13                  OBUF (Prop_obuf_I_O)         2.610    26.804 r  cmp_flags[1]_INST_0/O
                         net (fo=0)                   0.000    26.804    cmp_flags[1]
    D13                                                               r  cmp_flags[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.934ns  (logic 10.458ns (41.942%)  route 14.476ns (58.058%))
  Logic Levels:           26  (CARRY4=11 IBUF=1 LUT1=2 LUT4=4 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.427 f  add_1/C[0]_carry_i_1/O[3]
                         net (fo=3, routed)           0.895    16.323    add_1/A[0][6][3]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.307    16.630 r  add_1/C[0]_carry_i_2/O
                         net (fo=1, routed)           0.000    16.630    add/cmp_flags[1]_INST_0_i_6_0[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  add/C[0]_carry/CO[3]
                         net (fo=1, routed)           0.000    17.031    add/C[0]_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.365 f  add/C[0]_carry__0/O[1]
                         net (fo=3, routed)           0.954    18.319    add_1/out[0][6][1]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.303    18.622 r  add_1/out[0][4]_INST_0_i_2/O
                         net (fo=3, routed)           1.033    19.655    add/out[0][3]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.124    19.779 r  add/out[0][2]_INST_0_i_1/O
                         net (fo=2, routed)           2.540    22.318    out[0]_OBUF[2]
    G11                  OBUF (Prop_obuf_I_O)         2.616    24.934 r  out[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.934    out[0][2]
    G11                                                               r  out[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.682ns  (logic 10.429ns (42.253%)  route 14.253ns (57.747%))
  Logic Levels:           26  (CARRY4=11 IBUF=1 LUT1=2 LUT4=3 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.427 f  add_1/C[0]_carry_i_1/O[3]
                         net (fo=3, routed)           0.895    16.323    add_1/A[0][6][3]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.307    16.630 r  add_1/C[0]_carry_i_2/O
                         net (fo=1, routed)           0.000    16.630    add/cmp_flags[1]_INST_0_i_6_0[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  add/C[0]_carry/CO[3]
                         net (fo=1, routed)           0.000    17.031    add/C[0]_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.365 f  add/C[0]_carry__0/O[1]
                         net (fo=3, routed)           0.954    18.319    add_1/out[0][6][1]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.303    18.622 r  add_1/out[0][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.883    19.505    add_1/C[0]_carry__0_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124    19.629 r  add_1/out[0][4]_INST_0_i_1/O
                         net (fo=2, routed)           2.466    22.095    out[0]_OBUF[4]
    G13                  OBUF (Prop_obuf_I_O)         2.587    24.682 r  out[0][4]_INST_0/O
                         net (fo=0)                   0.000    24.682    out[0][4]
    G13                                                               r  out[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.561ns  (logic 9.918ns (40.378%)  route 14.644ns (59.622%))
  Logic Levels:           26  (CARRY4=11 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.332 r  add_1/C[0]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.332    add_1/C[0]_carry_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  add_1/C[0]_carry__0_i_1/CO[3]
                         net (fo=5, routed)           1.046    16.495    add_1/p_0_in[7]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124    16.619 r  add_1/C[0]_carry_i_3__0/O
                         net (fo=1, routed)           0.000    16.619    add/cmp_flags[1]_INST_0_i_6_0[2]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.971 f  add/C[0]_carry/O[3]
                         net (fo=5, routed)           1.181    18.153    add/O[1]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.306    18.459 r  add/out[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.763    19.222    add_1/out[0][5]
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    19.346 r  add_1/out[0][5]_INST_0_i_1/O
                         net (fo=2, routed)           2.599    21.945    out[0]_OBUF[5]
    E15                  OBUF (Prop_obuf_I_O)         2.616    24.561 r  out[0][5]_INST_0/O
                         net (fo=0)                   0.000    24.561    out[0][5]
    E15                                                               r  out[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.542ns  (logic 10.344ns (42.149%)  route 14.198ns (57.851%))
  Logic Levels:           26  (CARRY4=11 IBUF=1 LUT1=2 LUT4=4 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.427 f  add_1/C[0]_carry_i_1/O[3]
                         net (fo=3, routed)           0.895    16.323    add_1/A[0][6][3]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.307    16.630 r  add_1/C[0]_carry_i_2/O
                         net (fo=1, routed)           0.000    16.630    add/cmp_flags[1]_INST_0_i_6_0[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  add/C[0]_carry/CO[3]
                         net (fo=1, routed)           0.000    17.031    add/C[0]_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.253 f  add/C[0]_carry__0/O[0]
                         net (fo=4, routed)           1.111    18.364    add_1/out[0][6][0]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.299    18.663 r  add_1/out[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.375    19.038    add_1/out[0][6]_INST_0_i_3_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I1_O)        0.124    19.162 r  add_1/out[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           2.762    21.924    out[0]_OBUF[6]
    F14                  OBUF (Prop_obuf_I_O)         2.618    24.542 r  out[0][6]_INST_0/O
                         net (fo=0)                   0.000    24.542    out[0][6]
    F14                                                               r  out[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.533ns  (logic 10.426ns (42.498%)  route 14.107ns (57.502%))
  Logic Levels:           26  (CARRY4=11 IBUF=1 LUT1=2 LUT4=3 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.427 f  add_1/C[0]_carry_i_1/O[3]
                         net (fo=3, routed)           0.895    16.323    add_1/A[0][6][3]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.307    16.630 r  add_1/C[0]_carry_i_2/O
                         net (fo=1, routed)           0.000    16.630    add/cmp_flags[1]_INST_0_i_6_0[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.031 r  add/C[0]_carry/CO[3]
                         net (fo=1, routed)           0.000    17.031    add/C[0]_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.365 f  add/C[0]_carry__0/O[1]
                         net (fo=3, routed)           0.954    18.319    add_1/out[0][6][1]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.303    18.622 r  add_1/out[0][4]_INST_0_i_2/O
                         net (fo=3, routed)           0.876    19.497    add/out[0][3]
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.124    19.621 r  add/out[0][3]_INST_0_i_1/O
                         net (fo=2, routed)           2.328    21.949    out[0]_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         2.584    24.533 r  out[0][3]_INST_0/O
                         net (fo=0)                   0.000    24.533    out[0][3]
    G14                                                               r  out[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.820ns  (logic 9.657ns (42.316%)  route 13.164ns (57.684%))
  Logic Levels:           24  (CARRY4=10 IBUF=1 LUT1=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.071 f  add_1/C[0]_carry_i_1/O[0]
                         net (fo=2, routed)           0.697    15.768    add_1/A[0][6][0]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.295    16.063 r  add_1/C[0]_carry_i_5/O
                         net (fo=1, routed)           0.000    16.063    add/cmp_flags[1]_INST_0_i_6_0[0]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.487 r  add/C[0]_carry/O[1]
                         net (fo=2, routed)           0.959    17.446    add/adder_out[0][1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.303    17.749 r  add/out[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.453    20.203    out[0]_OBUF[1]
    G12                  OBUF (Prop_obuf_I_O)         2.617    22.820 r  out[0][1]_INST_0/O
                         net (fo=0)                   0.000    22.820    out[0][1]
    G12                                                               r  out[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.437ns  (logic 9.646ns (42.990%)  route 12.791ns (57.010%))
  Logic Levels:           24  (CARRY4=10 IBUF=1 LUT1=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.071 f  add_1/C[0]_carry_i_1/O[0]
                         net (fo=2, routed)           0.697    15.768    add_1/A[0][6][0]
    SLICE_X3Y29          LUT1 (Prop_lut1_I0_O)        0.295    16.063 r  add_1/C[0]_carry_i_5/O
                         net (fo=1, routed)           0.000    16.063    add/cmp_flags[1]_INST_0_i_6_0[0]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.310 r  add/C[0]_carry/O[0]
                         net (fo=2, routed)           0.565    16.875    add/adder_out[0][0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.294    17.169 r  add/out[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.475    19.644    out[0]_OBUF[0]
    H12                  OBUF (Prop_obuf_I_O)         2.792    22.437 r  out[0][0]_INST_0/O
                         net (fo=0)                   0.000    22.437    out[0][0]
    H12                                                               r  out[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            cmp_flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.107ns  (logic 9.511ns (43.021%)  route 12.596ns (56.979%))
  Logic Levels:           23  (CARRY4=10 IBUF=1 LUT1=1 LUT4=3 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 r  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 r  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.752    14.695    add/C[0]2
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.124    14.819 r  add/C[0]_carry_i_9/O
                         net (fo=1, routed)           0.000    14.819    add_1/C[0]_carry_3[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.332 r  add_1/C[0]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.332    add_1/C[0]_carry_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.655 r  add_1/C[0]_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.836    16.491    add_1/A[0][6][5]
    SLICE_X1Y30          LUT6 (Prop_lut6_I2_O)        0.306    16.797 r  add_1/cmp_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           2.706    19.504    add_1_n_79
    F11                  OBUF (Prop_obuf_I_O)         2.603    22.107 r  cmp_flags[0]_INST_0/O
                         net (fo=0)                   0.000    22.107    cmp_flags[0]
    F11                                                               r  cmp_flags[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2][1]
                            (input port)
  Destination:            out[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.204ns  (logic 8.384ns (41.497%)  route 11.820ns (58.503%))
  Logic Levels:           20  (CARRY4=8 IBUF=1 LUT1=1 LUT4=3 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  B[2][1] (IN)
                         net (fo=0)                   0.000     0.000    B[2][1]
    L13                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  temp20__0_carry_i_9/O
                         net (fo=11, routed)          1.903     2.850    add/temp20__0_carry_i_7_5
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     2.974 r  add/temp20__0_carry__0_i_5/O
                         net (fo=5, routed)           0.334     3.309    add_1/C[2]_carry__0_i_3_1
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     3.433 r  add_1/temp20__0_carry_i_7/O
                         net (fo=12, routed)          0.763     4.196    add_1/B[2][2]
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.320 r  add_1/C[2]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.320    add_1/C[2]_carry_i_4__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.718 r  add_1/C[2]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.718    add_1/C[2]_carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.957 f  add_1/C[2]_carry__0/O[2]
                         net (fo=2, routed)           1.101     6.058    add_1/C[2]_carry__0_i_6[2]
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.302     6.360 r  add_1/C[2]_carry_i_10/O
                         net (fo=4, routed)           0.956     7.316    add/C[2]_carry__0_i_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.124     7.440 r  add/C[2]_carry_i_7/O
                         net (fo=1, routed)           0.000     7.440    add_1/C[2]_carry_2[2]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.820 r  add_1/C[2]_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    add_1/C[2]_carry_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.039 f  add_1/C[2]_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.091     9.130    add_1/A[2][6][0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.295     9.425 r  add_1/temp20__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.425    add/S[1]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.975 r  add/temp20__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.975    add/temp20__0_carry_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.246 r  add/temp20__0_carry__0/CO[0]
                         net (fo=5, routed)           0.535    10.781    add_1/CO[0]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.373    11.154 r  add_1/temp2__0_carry_i_3/O
                         net (fo=2, routed)           0.743    11.897    add_1/A[1][2][0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.124    12.021 r  add_1/temp2__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.021    add/cmp_flags[1]_INST_0_i_8_1[1]
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.554 r  add/temp2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.554    add/temp2__0_carry_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.773 f  add/temp2__0_carry__0/O[0]
                         net (fo=3, routed)           0.875    13.648    add_1/out[1][6]_0[2]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.295    13.943 f  add_1/out[1][6]_INST_0_i_2/O
                         net (fo=6, routed)           0.842    14.785    add_1/C[0]2
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.124    14.909 r  add_1/out[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.676    17.585    out[1]_OBUF[5]
    E12                  OBUF (Prop_obuf_I_O)         2.619    20.204 r  out[1][5]_INST_0/O
                         net (fo=0)                   0.000    20.204    out[1][5]
    E12                                                               r  out[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_operation[0]
                            (input port)
  Destination:            out[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.331ns (54.527%)  route 1.110ns (45.473%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  control_operation[0] (IN)
                         net (fo=0)                   0.000     0.000    control_operation[0]
    H11                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  control_operation_IBUF[0]_inst/O
                         net (fo=25, routed)          0.680     0.826    add/control_operation_IBUF[0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  add/out[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.431     1.301    out[2]_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.140     2.442 r  out[2][1]_INST_0/O
                         net (fo=0)                   0.000     2.442    out[2][1]
    K12                                                               r  out[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2][4]
                            (input port)
  Destination:            out[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.375ns (55.496%)  route 1.103ns (44.504%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  A[2][4] (IN)
                         net (fo=0)                   0.000     0.000    A[2][4]
    P10                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  out[2][4]_INST_0_i_3/O
                         net (fo=3, routed)           0.612     0.837    add_1/out[2][6]_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  add_1/out[2][4]_INST_0_i_1/O
                         net (fo=2, routed)           0.491     1.372    out[2]_OBUF[4]
    J12                  OBUF (Prop_obuf_I_O)         1.106     2.478 r  out[2][4]_INST_0/O
                         net (fo=0)                   0.000     2.478    out[2][4]
    J12                                                               r  out[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2][6]
                            (input port)
  Destination:            out[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.353ns (53.265%)  route 1.187ns (46.735%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N10                                               0.000     0.000 r  A[2][6] (IN)
                         net (fo=0)                   0.000     0.000    A[2][6]
    N10                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  out[2][6]_INST_0_i_2/O
                         net (fo=3, routed)           0.606     0.787    add_1/out[2][6]_0[2]
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.045     0.832 r  add_1/out[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.581     1.413    out[2]_OBUF[6]
    H14                  OBUF (Prop_obuf_I_O)         1.127     2.540 r  out[2][6]_INST_0/O
                         net (fo=0)                   0.000     2.540    out[2][6]
    H14                                                               r  out[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_operation[0]
                            (input port)
  Destination:            out[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.388ns (54.295%)  route 1.168ns (45.705%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  control_operation[0] (IN)
                         net (fo=0)                   0.000     0.000    control_operation[0]
    H11                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  control_operation_IBUF[0]_inst/O
                         net (fo=25, routed)          0.689     0.835    add/control_operation_IBUF[0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.046     0.881 r  add/out[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.479     1.360    out[2]_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.196     2.556 r  out[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.556    out[2][0]
    K14                                                               r  out[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_operation[0]
                            (input port)
  Destination:            out[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.316ns (50.722%)  route 1.278ns (49.278%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  control_operation[0] (IN)
                         net (fo=0)                   0.000     0.000    control_operation[0]
    H11                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  control_operation_IBUF[0]_inst/O
                         net (fo=25, routed)          0.688     0.834    add_1/control_operation_IBUF[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  add_1/out[2][5]_INST_0_i_1/O
                         net (fo=2, routed)           0.591     1.469    out[2]_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.125     2.594 r  out[2][5]_INST_0/O
                         net (fo=0)                   0.000     2.594    out[2][5]
    H15                                                               r  out[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2][3]
                            (input port)
  Destination:            out[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.372ns (52.149%)  route 1.259ns (47.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  A[2][3] (IN)
                         net (fo=0)                   0.000     0.000    A[2][3]
    P11                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  out[2][3]_INST_0_i_2/O
                         net (fo=3, routed)           0.768     0.986    add/out[2][3]_0[3]
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.031 r  add/out[2][3]_INST_0_i_1/O
                         net (fo=2, routed)           0.491     1.522    out[2]_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.109     2.631 r  out[2][3]_INST_0/O
                         net (fo=0)                   0.000     2.631    out[2][3]
    K13                                                               r  out[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0][3]
                            (input port)
  Destination:            out[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.327ns (50.020%)  route 1.326ns (49.980%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P7                                                0.000     0.000 r  A[0][3] (IN)
                         net (fo=0)                   0.000     0.000    A[0][3]
    P7                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  out[0][3]_INST_0_i_2/O
                         net (fo=3, routed)           0.697     0.879    add/out[0][3]_0[1]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.045     0.924 r  add/out[0][3]_INST_0_i_1/O
                         net (fo=2, routed)           0.629     1.553    out[0]_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         1.101     2.654 r  out[0][3]_INST_0/O
                         net (fo=0)                   0.000     2.654    out[0][3]
    G14                                                               r  out[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2][2]
                            (input port)
  Destination:            out[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.393ns (52.264%)  route 1.273ns (47.736%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R9                                                0.000     0.000 r  A[2][2] (IN)
                         net (fo=0)                   0.000     0.000    A[2][2]
    R9                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  out[2][2]_INST_0_i_2/O
                         net (fo=3, routed)           0.766     0.970    add/out[2][3]_0[2]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045     1.015 r  add/out[2][2]_INST_0_i_1/O
                         net (fo=2, routed)           0.507     1.521    out[2]_OBUF[2]
    K11                  OBUF (Prop_obuf_I_O)         1.145     2.666 r  out[2][2]_INST_0/O
                         net (fo=0)                   0.000     2.666    out[2][2]
    K11                                                               r  out[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_operation[0]
                            (input port)
  Destination:            out[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.308ns (48.123%)  route 1.410ns (51.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  control_operation[0] (IN)
                         net (fo=0)                   0.000     0.000    control_operation[0]
    H11                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  control_operation_IBUF[0]_inst/O
                         net (fo=25, routed)          0.689     0.835    add/control_operation_IBUF[0]
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.045     0.880 r  add/out[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.722     1.602    out[1]_OBUF[1]
    G15                  OBUF (Prop_obuf_I_O)         1.117     2.719 r  out[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.719    out[1][1]
    G15                                                               r  out[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_operation[0]
                            (input port)
  Destination:            out[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.325ns (47.356%)  route 1.473ns (52.644%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  control_operation[0] (IN)
                         net (fo=0)                   0.000     0.000    control_operation[0]
    H11                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  control_operation_IBUF[0]_inst/O
                         net (fo=25, routed)          0.703     0.849    add_1/control_operation_IBUF[0]
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.045     0.894 r  add_1/out[1][4]_INST_0_i_1/O
                         net (fo=2, routed)           0.770     1.664    out[1]_OBUF[4]
    E13                  OBUF (Prop_obuf_I_O)         1.134     2.798 r  out[1][4]_INST_0/O
                         net (fo=0)                   0.000     2.798    out[1][4]
    E13                                                               r  out[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





