// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CLINT(
  input         clock,
                reset,
  output        auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [25:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_rtcTick	// src/main/scala/devices/tilelink/CLINT.scala:65:16
);

  wire [1:0]       out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]       out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]      in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]       auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]       auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [1:0]       auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [8:0]       auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [25:0]      auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]       auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0]      auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire             auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire             auto_in_d_ready_0 = auto_in_d_ready;
  wire             io_rtcTick_0 = io_rtcTick;
  wire [2:0]       nodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0]      nodeIn_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [12:0]      out_maskMatch = 13'h7FF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             auto_in_d_bits_sink = 1'h0;
  wire             auto_in_d_bits_denied = 1'h0;
  wire             auto_in_d_bits_corrupt = 1'h0;
  wire             nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             nodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             nodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]       auto_in_d_bits_param = 2'h0;
  wire [1:0]       nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire             out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             intnodeOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]       nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [25:0]      nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]       nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             in_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]       in_bits_extra_tlrr_extra_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [8:0]       in_bits_extra_tlrr_extra_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [7:0]       in_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [63:0]      in_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             out_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]       auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]       nodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [8:0]       auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]      auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_int_out_0_0 = intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_int_out_1_0 = intnodeOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  reg  [63:0]      time_0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23
  wire [63:0]      pad_1 = time_0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, src/main/scala/regmapper/RegField.scala:150:19
  reg  [63:0]      timecmp_0;	// src/main/scala/devices/tilelink/CLINT.scala:73:41
  wire [63:0]      pad = timecmp_0;	// src/main/scala/devices/tilelink/CLINT.scala:73:41, src/main/scala/regmapper/RegField.scala:150:19
  reg              ipi_0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41
  assign intnodeOut_0 = ipi_0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign intnodeOut_1 = time_0 >= timecmp_0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, :73:41, :79:43, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       oldBytes_0 = pad[7:0];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1 = pad[15:8];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_2 = pad[23:16];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_3 = pad[31:24];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_4 = pad[39:32];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_5 = pad[47:40];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_6 = pad[55:48];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_7 = pad[63:56];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire             out_f_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]       newBytes_0;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_1;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      timecmp_0_lo_lo = {newBytes_1, newBytes_0};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [7:0]       newBytes_2;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_3;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      timecmp_0_lo_hi = {newBytes_3, newBytes_2};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [31:0]      timecmp_0_lo = {timecmp_0_lo_hi, timecmp_0_lo_lo};	// src/main/scala/regmapper/RegField.scala:154:52
  wire [7:0]       newBytes_4;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_5;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      timecmp_0_hi_lo = {newBytes_5, newBytes_4};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [7:0]       newBytes_6;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_7;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      timecmp_0_hi_hi = {newBytes_7, newBytes_6};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [31:0]      timecmp_0_hi = {timecmp_0_hi_hi, timecmp_0_hi_lo};	// src/main/scala/regmapper/RegField.scala:154:52
  wire [7:0]       oldBytes_1_0 = pad_1[7:0];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_1 = pad_1[15:8];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_2 = pad_1[23:16];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_3 = pad_1[31:24];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_4 = pad_1[39:32];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_5 = pad_1[47:40];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_6 = pad_1[55:48];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire [7:0]       oldBytes_1_7 = pad_1[63:56];	// src/main/scala/regmapper/RegField.scala:150:19, :151:{47,57}
  wire             out_f_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]       newBytes_1_0;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_1_1;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      time_lo_lo = {newBytes_1_1, newBytes_1_0};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [7:0]       newBytes_1_2;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_1_3;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      time_lo_hi = {newBytes_1_3, newBytes_1_2};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [31:0]      time_lo = {time_lo_hi, time_lo_lo};	// src/main/scala/regmapper/RegField.scala:154:52
  wire [7:0]       newBytes_1_4;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_1_5;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      time_hi_lo = {newBytes_1_5, newBytes_1_4};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [7:0]       newBytes_1_6;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [7:0]       newBytes_1_7;	// src/main/scala/regmapper/RegField.scala:152:31
  wire [15:0]      time_hi_hi = {newBytes_1_7, newBytes_1_6};	// src/main/scala/regmapper/RegField.scala:152:31, :154:52
  wire [31:0]      time_hi = {time_hi_hi, time_hi_lo};	// src/main/scala/regmapper/RegField.scala:154:52
  wire             out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire             out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire             out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [12:0]      out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [63:0]      out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [7:0]       out_front_bits_mask = in_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]       out_front_bits_extra_tlrr_extra_source =
    in_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]       out_front_bits_extra_tlrr_extra_size = in_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = nodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = nodeIn_a_bits_address[15:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18, :70:19
  assign out_front_ready = out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_source = out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_size = out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_valid = out_front_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_bits_read = out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_source = out_front_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_size = out_front_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]      _GEN = out_front_bits_index & 13'h7FF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]      out_findex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex = _GEN;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]      out_bindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex = _GEN;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_4 = out_findex == 13'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_5 = out_bindex == 13'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_2 = out_findex == 13'h7FF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_T_3 = out_bindex == 13'h7FF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_frontMask_lo_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_frontMask_lo_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_frontMask_lo = {out_frontMask_lo_hi, out_frontMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_frontMask_hi_lo =
    {{8{out_front_bits_mask[5]}}, {8{out_front_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_frontMask_hi_hi =
    {{8{out_front_bits_mask[7]}}, {8{out_front_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_frontMask_hi = {out_frontMask_hi_hi, out_frontMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]      out_frontMask = {out_frontMask_hi, out_frontMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_lo_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_lo_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_backMask_lo = {out_backMask_lo_hi, out_backMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_hi_lo =
    {{8{out_front_bits_mask[5]}}, {8{out_front_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_backMask_hi_hi =
    {{8{out_front_bits_mask[7]}}, {8{out_front_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_backMask_hi = {out_backMask_hi_hi, out_backMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]      out_backMask = {out_backMask_hi, out_backMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid = out_rivalid_0 & out_rimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready = out_roready_0 & out_romask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid = out_wivalid_0 & out_wimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready = out_woready_0 & out_womask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_1 = |(out_frontMask[31:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_1 = &(out_frontMask[31:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_1 = |(out_backMask[31:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_1 = &(out_backMask[31:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_1 = out_rivalid_1 & out_rimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_1 = out_roready_1 & out_romask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_1 = out_wivalid_1 & out_wimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_woready_1 = out_woready_1 & out_womask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_prepend = {1'h0, ipi_0};	// src/main/scala/devices/tilelink/CLINT.scala:74:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_2 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_2 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_2 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_2 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_2 = out_rivalid_2 & out_rimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_2 = out_roready_2 & out_romask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_2 = out_wivalid_2 & out_wimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_2 = out_woready_2 & out_womask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_0 = out_f_woready_2;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_0 = out_f_woready_2 ? out_front_bits_data[7:0] : oldBytes_1_0;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_3 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_3 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_3 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_3 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_3 = out_rivalid_3 & out_rimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_3 = out_roready_3 & out_romask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_3 = out_wivalid_3 & out_wimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_3 = out_woready_3 & out_womask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_1 = out_f_woready_3;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_1 = out_f_woready_3 ? out_front_bits_data[15:8] : oldBytes_1_1;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_prepend_1 = {oldBytes_1_1, oldBytes_1_0};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_4 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_4 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_4 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_4 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_4 = out_rivalid_4 & out_rimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_4 = out_roready_4 & out_romask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_4 = out_wivalid_4 & out_wimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_4 = out_woready_4 & out_womask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_2 = out_f_woready_4;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_2 = out_f_woready_4 ? out_front_bits_data[23:16] : oldBytes_1_2;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]      out_prepend_2 = {oldBytes_1_2, out_prepend_1};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_5 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_5 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_5 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_5 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_5 = out_rivalid_5 & out_rimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_5 = out_roready_5 & out_romask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_5 = out_wivalid_5 & out_wimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_5 = out_woready_5 & out_womask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_3 = out_f_woready_5;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_3 = out_f_woready_5 ? out_front_bits_data[31:24] : oldBytes_1_3;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_prepend_3 = {oldBytes_1_3, out_prepend_2};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_6 = |(out_frontMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_6 = &(out_frontMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_6 = |(out_backMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_6 = &(out_backMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_6 = out_rivalid_6 & out_rimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_6 = out_roready_6 & out_romask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_6 = out_wivalid_6 & out_wimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_6 = out_woready_6 & out_womask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_4 = out_f_woready_6;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_4 = out_f_woready_6 ? out_front_bits_data[39:32] : oldBytes_1_4;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]      out_prepend_4 = {oldBytes_1_4, out_prepend_3};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_7 = |(out_frontMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_7 = &(out_frontMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_7 = |(out_backMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_7 = &(out_backMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_7 = out_rivalid_7 & out_rimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_7 = out_roready_7 & out_romask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_7 = out_wivalid_7 & out_wimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_7 = out_woready_7 & out_womask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_5 = out_f_woready_7;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_5 = out_f_woready_7 ? out_front_bits_data[47:40] : oldBytes_1_5;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]      out_prepend_5 = {oldBytes_1_5, out_prepend_4};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_8 = |(out_frontMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_8 = &(out_frontMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_8 = |(out_backMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_8 = &(out_backMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_8 = out_rivalid_8 & out_rimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_8 = out_roready_8 & out_romask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_8 = out_wivalid_8 & out_wimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_8 = out_woready_8 & out_womask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_6 = out_f_woready_8;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_6 = out_f_woready_8 ? out_front_bits_data[55:48] : oldBytes_1_6;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]      out_prepend_6 = {oldBytes_1_6, out_prepend_5};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_9 = |(out_frontMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_9 = &(out_frontMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_9 = |(out_backMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_9 = &(out_backMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_9 = out_rivalid_9 & out_rimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_9 = out_roready_9 & out_romask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_9 = out_wivalid_9 & out_wimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_9 = out_woready_9 & out_womask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1_7 = out_f_woready_9;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1_7 = out_f_woready_9 ? out_front_bits_data[63:56] : oldBytes_1_7;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]      out_prepend_7 = {oldBytes_1_7, out_prepend_6};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_10 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_10 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_10 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_10 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_10 = out_rivalid_10 & out_rimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_10 = out_roready_10 & out_romask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_10 = out_wivalid_10 & out_wimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_10 = out_woready_10 & out_womask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_0 = out_f_woready_10;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_0 = out_f_woready_10 ? out_front_bits_data[7:0] : oldBytes_0;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_11 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_11 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_11 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_11 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_11 = out_rivalid_11 & out_rimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_11 = out_roready_11 & out_romask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_11 = out_wivalid_11 & out_wimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_11 = out_woready_11 & out_womask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_1 = out_f_woready_11;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_1 = out_f_woready_11 ? out_front_bits_data[15:8] : oldBytes_1;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]      out_prepend_8 = {oldBytes_1, oldBytes_0};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_12 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_12 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_12 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_12 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_12 = out_rivalid_12 & out_rimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_12 = out_roready_12 & out_romask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_12 = out_wivalid_12 & out_wimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_12 = out_woready_12 & out_womask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_2 = out_f_woready_12;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_2 = out_f_woready_12 ? out_front_bits_data[23:16] : oldBytes_2;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]      out_prepend_9 = {oldBytes_2, out_prepend_8};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_13 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_13 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_13 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_13 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_13 = out_rivalid_13 & out_rimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_13 = out_roready_13 & out_romask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_13 = out_wivalid_13 & out_wimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_13 = out_woready_13 & out_womask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_3 = out_f_woready_13;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_3 = out_f_woready_13 ? out_front_bits_data[31:24] : oldBytes_3;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]      out_prepend_10 = {oldBytes_3, out_prepend_9};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_14 = |(out_frontMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_14 = &(out_frontMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_14 = |(out_backMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_14 = &(out_backMask[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_14 = out_rivalid_14 & out_rimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_14 = out_roready_14 & out_romask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_14 = out_wivalid_14 & out_wimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_14 = out_woready_14 & out_womask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_4 = out_f_woready_14;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_4 = out_f_woready_14 ? out_front_bits_data[39:32] : oldBytes_4;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]      out_prepend_11 = {oldBytes_4, out_prepend_10};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_15 = |(out_frontMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_15 = &(out_frontMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_15 = |(out_backMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_15 = &(out_backMask[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_15 = out_rivalid_15 & out_rimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_15 = out_roready_15 & out_romask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_15 = out_wivalid_15 & out_wimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_15 = out_woready_15 & out_womask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_5 = out_f_woready_15;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_5 = out_f_woready_15 ? out_front_bits_data[47:40] : oldBytes_5;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]      out_prepend_12 = {oldBytes_5, out_prepend_11};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_16 = |(out_frontMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_16 = &(out_frontMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_16 = |(out_backMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_16 = &(out_backMask[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_16 = out_rivalid_16 & out_rimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_16 = out_roready_16 & out_romask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_16 = out_wivalid_16 & out_wimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_16 = out_woready_16 & out_womask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_6 = out_f_woready_16;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_6 = out_f_woready_16 ? out_front_bits_data[55:48] : oldBytes_6;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]      out_prepend_13 = {oldBytes_6, out_prepend_12};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rimask_17 = |(out_frontMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wimask_17 = &(out_frontMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_romask_17 = |(out_backMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_womask_17 = &(out_backMask[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_rivalid_17 = out_rivalid_17 & out_rimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_roready_17 = out_roready_17 & out_romask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_f_wivalid_17 = out_wivalid_17 & out_wimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_17 = out_woready_17 & out_womask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             valids_7 = out_f_woready_17;	// src/main/scala/regmapper/RegField.scala:153:29, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign newBytes_7 = out_f_woready_17 ? out_front_bits_data[63:56] : oldBytes_7;	// src/main/scala/regmapper/RegField.scala:151:47, :152:31, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]      out_prepend_14 = {oldBytes_7, out_prepend_13};	// src/main/scala/regmapper/RegField.scala:151:47, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_iindex = out_front_bits_index[12:11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]       out_oindex = out_front_bits_index[12:11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_0 = out_iindex == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_1 = out_iindex == 2'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_2 = out_iindex == 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_frontSel_3 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_0 = out_oindex == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_1 = out_oindex == 2'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_2 = out_oindex == 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             out_backSel_3 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire             _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rifireMux_T_3 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rifireMux_T_7 = _out_rifireMux_T_1 & out_frontSel_1 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_15 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_16 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_17 = _out_rifireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rifireMux_T_11 = _out_rifireMux_T_1 & out_frontSel_2 & _out_T_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_4 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_8 = _out_wifireMux_T_2 & out_frontSel_1 & _out_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_15 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_16 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_17 = _out_wifireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wifireMux_T_12 = _out_wifireMux_T_2 & out_frontSel_2 & _out_T_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T = out_front_valid & out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_1 = _out_wofireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_3 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_7 = _out_rofireMux_T_1 & out_backSel_1 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_16 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_17 = _out_rofireMux_T_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_rofireMux_T_11 = _out_rofireMux_T_1 & out_backSel_2 & _out_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_2 = _out_wofireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_4 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_8 = _out_wofireMux_T_2 & out_backSel_1 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_16 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_17 = _out_wofireMux_T_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire             _out_wofireMux_T_12 = _out_wofireMux_T_2 & out_backSel_2 & _out_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]       _GEN_0 = {{1'h1}, {_out_T_3}, {_out_T_5}, {_out_T_5}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  wire [3:0][63:0] _GEN_1 =
    {{64'h0}, {out_prepend_7}, {out_prepend_14}, {{62'h0, out_prepend}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:{10,48}
  assign out_bits_data = _GEN_0[out_oindex] ? _GEN_1[out_oindex] : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign nodeIn_d_bits_size = nodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign nodeIn_d_bits_source = nodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign nodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  always @(posedge clock) begin
    if (reset) begin
      time_0 <= 64'h0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23
      ipi_0 <= 1'h0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41
    end
    else begin
      if (valids_1_0 | valids_1_1 | valids_1_2 | valids_1_3 | valids_1_4 | valids_1_5
          | valids_1_6 | valids_1_7)	// src/main/scala/regmapper/RegField.scala:153:29, :154:27
        time_0 <= {time_hi, time_lo};	// src/main/scala/devices/tilelink/CLINT.scala:69:23, src/main/scala/regmapper/RegField.scala:154:52
      else if (io_rtcTick_0)
        time_0 <= time_0 + 64'h1;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, :70:38
      if (out_f_woready)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        ipi_0 <= out_front_bits_data[0];	// src/main/scala/devices/tilelink/CLINT.scala:74:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
    end
    if (valids_0 | valids_1 | valids_2 | valids_3 | valids_4 | valids_5 | valids_6
        | valids_7)	// src/main/scala/regmapper/RegField.scala:153:29, :154:27
      timecmp_0 <= {timecmp_0_hi, timecmp_0_lo};	// src/main/scala/devices/tilelink/CLINT.scala:73:41, src/main/scala/regmapper/RegField.scala:154:52
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:4];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        time_0 = {_RANDOM[3'h0], _RANDOM[3'h1]};	// src/main/scala/devices/tilelink/CLINT.scala:69:23
        timecmp_0 = {_RANDOM[3'h2], _RANDOM[3'h3]};	// src/main/scala/devices/tilelink/CLINT.scala:73:41
        ipi_0 = _RANDOM[3'h4][0];	// src/main/scala/devices/tilelink/CLINT.scala:74:41
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_27 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_int_out_0 = auto_int_out_0_0;
  assign auto_int_out_1 = auto_int_out_1_0;
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
endmodule

