{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701340297635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701340297636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:01:37 2023 " "Processing started: Thu Nov 30 16:01:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701340297636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701340297636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arrayAdder -c arrayAdder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arrayAdder -c arrayAdder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701340297636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701340298272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701340298272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayadder.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayAdder " "Found entity 1: arrayAdder" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340309707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701340309707 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 arrayAdderTestbench.v(10) " "Verilog HDL Expression warning at arrayAdderTestbench.v(10): truncated literal to match 27 bits" {  } { { "arrayAdderTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdderTestbench.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1701340309711 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 arrayAdderTestbench.v(11) " "Verilog HDL Expression warning at arrayAdderTestbench.v(11): truncated literal to match 27 bits" {  } { { "arrayAdderTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdderTestbench.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1701340309712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayaddertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayaddertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayAdderTestbench " "Found entity 1: arrayAdderTestbench" {  } { { "arrayAdderTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdderTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340309713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701340309713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arrayAdder " "Elaborating entity \"arrayAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701340309785 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "array1 arrayAdder.v(12) " "Verilog HDL warning at arrayAdder.v(12): initial value for variable array1 should be constant" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1701340309799 "|arrayAdder"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "array2 arrayAdder.v(12) " "Verilog HDL warning at arrayAdder.v(12): initial value for variable array2 should be constant" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1701340309799 "|arrayAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arrayAdder.v(25) " "Verilog HDL assignment warning at arrayAdder.v(25): truncated value with size 4 to match size of target (3)" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1701340309799 "|arrayAdder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array1 0 arrayAdder.v(7) " "Net \"array1\" at arrayAdder.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701340309803 "|arrayAdder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array2 0 arrayAdder.v(8) " "Net \"array2\" at arrayAdder.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "arrayAdder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/arrayAdder/arrayAdder.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1701340309803 "|arrayAdder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "array1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"array1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701340309809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "array2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"array2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701340309809 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1701340309809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701340310087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:01:50 2023 " "Processing ended: Thu Nov 30 16:01:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701340310087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701340310087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701340310087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701340310087 ""}
