;redcode
;assert 1
	SPL 0, #502
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMZ <-123, 100
	JMN <-127, 100
	SUB -207, <-128
	SUB @127, 136
	MOV <-7, <-20
	SUB @127, 106
	JMP -207, @-128
	SUB -207, <-128
	CMP @127, 106
	SUB -207, <-128
	MOV -7, <-20
	CMP @121, 103
	MOV -710, -651
	SUB @127, 136
	SUB @127, 136
	CMP -203, <-954
	ADD 271, 60
	SLT 20, @42
	SUB @127, 136
	DJN -1, @-20
	JMN -207, @-128
	ADD 271, 60
	DJN 271, 60
	DJN 271, 60
	SUB -207, <-128
	JMP -7, @-20
	MOV <-7, <-20
	SUB @157, 132
	ADD 12, @10
	JMN <121, 106
	SPL <127, 136
	JMN <121, 103
	SUB @129, -103
	SUB @1, @3
	JMP -7, @-20
	JMN <121, 103
	SUB @1, @3
	ADD 210, 60
	ADD 270, 360
	JMP -7, @-20
	SUB @127, 136
	JMN <121, 103
	SPL 0, #2
	SPL 0, #2
	JMN <121, 103
