package cpu

case class RV64IConf()
{
  val xlen = 64
  val bus_width = 16
}
