$date
	Wed Oct 06 00:19:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_Andgate $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module And $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10000
1#
#20000
0#
1"
#30000
1!
1#
#40000
