###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Wed Mar  5 15:20:22 2025
#  Design:            fifo_top
#  Command:           report_timing -late -max_paths 50 -nworst 1 -path_group write_clk > ${reportDir}/sck_setup.rpt
###############################################################
Path 1: MET Setup Check with Pin m/mem_reg[9][7]/CP 
Endpoint:   m/mem_reg[9][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.757
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.691
- Arrival Time                  9.826
= Slack Time                    4.865
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.615  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.641  
      m/mem_reg[9][7]  D v               decrq1  0.050  9.826    14.691  
      -------------------------------------------------------------------
Path 2: MET Setup Check with Pin m/mem_reg[8][7]/CP 
Endpoint:   m/mem_reg[8][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.757
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.691
- Arrival Time                  9.826
= Slack Time                    4.865
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.615  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.641  
      m/mem_reg[8][7]  D v               decrq1  0.050  9.826    14.691  
      -------------------------------------------------------------------
Path 3: MET Setup Check with Pin m/mem_reg[15][7]/CP 
Endpoint:   m/mem_reg[15][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.830
= Slack Time                    4.867
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.617  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.643  
      m/mem_reg[15][7]  D v               decrq1  0.054  9.830    14.697  
      --------------------------------------------------------------------
Path 4: MET Setup Check with Pin m/mem_reg[14][7]/CP 
Endpoint:   m/mem_reg[14][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.830
= Slack Time                    4.867
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.617  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.643  
      m/mem_reg[14][7]  D v               decrq1  0.054  9.830    14.697  
      --------------------------------------------------------------------
Path 5: MET Setup Check with Pin m/mem_reg[10][7]/CP 
Endpoint:   m/mem_reg[10][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.829
= Slack Time                    4.868
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.618  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.644  
      m/mem_reg[10][7]  D v               decrq1  0.053  9.829    14.697  
      --------------------------------------------------------------------
Path 6: MET Setup Check with Pin m/mem_reg[11][7]/CP 
Endpoint:   m/mem_reg[11][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.829
= Slack Time                    4.868
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.618  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.645  
      m/mem_reg[11][7]  D v               decrq1  0.053  9.829    14.697  
      --------------------------------------------------------------------
Path 7: MET Setup Check with Pin m/mem_reg[6][7]/CP 
Endpoint:   m/mem_reg[6][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.831
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.645  
      m/mem_reg[6][7]  D v               decrq1  0.054  9.831    14.700  
      -------------------------------------------------------------------
Path 8: MET Setup Check with Pin m/mem_reg[3][7]/CP 
Endpoint:   m/mem_reg[3][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.831
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.645  
      m/mem_reg[3][7]  D v               decrq1  0.054  9.831    14.700  
      -------------------------------------------------------------------
Path 9: MET Setup Check with Pin m/mem_reg[12][7]/CP 
Endpoint:   m/mem_reg[12][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.828
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[12][7]  D v               decrq1  0.052  9.828    14.697  
      --------------------------------------------------------------------
Path 10: MET Setup Check with Pin m/mem_reg[7][7]/CP 
Endpoint:   m/mem_reg[7][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.831
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[7][7]  D v               decrq1  0.055  9.831    14.700  
      -------------------------------------------------------------------
Path 11: MET Setup Check with Pin m/mem_reg[1][7]/CP 
Endpoint:   m/mem_reg[1][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.831
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[1][7]  D v               decrq1  0.055  9.831    14.700  
      -------------------------------------------------------------------
Path 12: MET Setup Check with Pin m/mem_reg[0][7]/CP 
Endpoint:   m/mem_reg[0][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.831
= Slack Time                    4.869
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.619  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[0][7]  D v               decrq1  0.055  9.831    14.700  
      -------------------------------------------------------------------
Path 13: MET Setup Check with Pin m/mem_reg[13][7]/CP 
Endpoint:   m/mem_reg[13][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.827
= Slack Time                    4.870
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[7] v  -       -      7.750    12.620  
      pc3d01_7          PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[13][7]  D v               decrq1  0.051  9.827    14.697  
      --------------------------------------------------------------------
Path 14: MET Setup Check with Pin m/mem_reg[5][7]/CP 
Endpoint:   m/mem_reg[5][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.767
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.831
= Slack Time                    4.870
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.620  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[5][7]  D v               decrq1  0.055  9.831    14.701  
      -------------------------------------------------------------------
Path 15: MET Setup Check with Pin m/mem_reg[4][7]/CP 
Endpoint:   m/mem_reg[4][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.767
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.831
= Slack Time                    4.870
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.620  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[4][7]  D v               decrq1  0.055  9.831    14.701  
      -------------------------------------------------------------------
Path 16: MET Setup Check with Pin m/mem_reg[2][7]/CP 
Endpoint:   m/mem_reg[2][7]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[7]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.767
- Setup                         0.691
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.831
= Slack Time                    4.870
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[7] v  -       -      7.750    12.620  
      pc3d01_7         PAD v -> CIN v    pc3d01  2.026  9.776    14.646  
      m/mem_reg[2][7]  D v               decrq1  0.055  9.831    14.701  
      -------------------------------------------------------------------
Path 17: MET Setup Check with Pin m/mem_reg[3][0]/CP 
Endpoint:   m/mem_reg[3][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.805
= Slack Time                    4.891
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.641  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.646  
      m/mem_reg[3][0]  D v               decrq1  0.050  9.805    14.696  
      -------------------------------------------------------------------
Path 18: MET Setup Check with Pin m/mem_reg[2][0]/CP 
Endpoint:   m/mem_reg[2][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.805
= Slack Time                    4.891
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.641  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.647  
      m/mem_reg[2][0]  D v               decrq1  0.049  9.805    14.696  
      -------------------------------------------------------------------
Path 19: MET Setup Check with Pin m/mem_reg[14][0]/CP 
Endpoint:   m/mem_reg[14][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.804
= Slack Time                    4.892
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.642  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.647  
      m/mem_reg[14][0]  D v               decrq1  0.049  9.804    14.696  
      --------------------------------------------------------------------
Path 20: MET Setup Check with Pin m/mem_reg[15][0]/CP 
Endpoint:   m/mem_reg[15][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.804
= Slack Time                    4.892
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.642  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.647  
      m/mem_reg[15][0]  D v               decrq1  0.049  9.804    14.696  
      --------------------------------------------------------------------
Path 21: MET Setup Check with Pin m/mem_reg[10][0]/CP 
Endpoint:   m/mem_reg[10][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.804
= Slack Time                    4.892
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.642  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.648  
      m/mem_reg[10][0]  D v               decrq1  0.049  9.804    14.696  
      --------------------------------------------------------------------
Path 22: MET Setup Check with Pin m/mem_reg[13][0]/CP 
Endpoint:   m/mem_reg[13][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.755
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.804
= Slack Time                    4.893
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.643  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.648  
      m/mem_reg[13][0]  D v               decrq1  0.048  9.804    14.696  
      --------------------------------------------------------------------
Path 23: MET Setup Check with Pin m/mem_reg[11][0]/CP 
Endpoint:   m/mem_reg[11][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.755
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.804
= Slack Time                    4.893
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.643  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.648  
      m/mem_reg[11][0]  D v               decrq1  0.048  9.804    14.696  
      --------------------------------------------------------------------
Path 24: MET Setup Check with Pin m/mem_reg[12][0]/CP 
Endpoint:   m/mem_reg[12][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.755
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.697
- Arrival Time                  9.804
= Slack Time                    4.893
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[0] v  -       -      7.750    12.643  
      pc3d01_14         PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[12][0]  D v               decrq1  0.048  9.804    14.697  
      --------------------------------------------------------------------
Path 25: MET Setup Check with Pin m/mem_reg[0][0]/CP 
Endpoint:   m/mem_reg[0][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.758
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.806
= Slack Time                    4.893
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.643  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[0][0]  D v               decrq1  0.050  9.806    14.700  
      -------------------------------------------------------------------
Path 26: MET Setup Check with Pin m/mem_reg[9][0]/CP 
Endpoint:   m/mem_reg[9][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.803
= Slack Time                    4.893
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.643  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[9][0]  D v               decrq1  0.047  9.803    14.696  
      -------------------------------------------------------------------
Path 27: MET Setup Check with Pin m/mem_reg[6][0]/CP 
Endpoint:   m/mem_reg[6][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.758
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.806
= Slack Time                    4.894
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.644  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[6][0]  D v               decrq1  0.050  9.806    14.700  
      -------------------------------------------------------------------
Path 28: MET Setup Check with Pin m/mem_reg[8][0]/CP 
Endpoint:   m/mem_reg[8][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.754
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.696
- Arrival Time                  9.802
= Slack Time                    4.894
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.644  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[8][0]  D v               decrq1  0.047  9.802    14.696  
      -------------------------------------------------------------------
Path 29: MET Setup Check with Pin m/mem_reg[1][0]/CP 
Endpoint:   m/mem_reg[1][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.758
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.700
- Arrival Time                  9.806
= Slack Time                    4.894
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.644  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.649  
      m/mem_reg[1][0]  D v               decrq1  0.050  9.806    14.700  
      -------------------------------------------------------------------
Path 30: MET Setup Check with Pin m/mem_reg[7][0]/CP 
Endpoint:   m/mem_reg[7][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.759
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.806
= Slack Time                    4.895
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.645  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.651  
      m/mem_reg[7][0]  D v               decrq1  0.050  9.806    14.701  
      -------------------------------------------------------------------
Path 31: MET Setup Check with Pin m/mem_reg[5][0]/CP 
Endpoint:   m/mem_reg[5][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.759
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.806
= Slack Time                    4.895
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.645  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.651  
      m/mem_reg[5][0]  D v               decrq1  0.050  9.806    14.701  
      -------------------------------------------------------------------
Path 32: MET Setup Check with Pin m/mem_reg[4][0]/CP 
Endpoint:   m/mem_reg[4][0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[0]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.759
- Setup                         0.683
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.701
- Arrival Time                  9.806
= Slack Time                    4.895
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[0] v  -       -      7.750    12.645  
      pc3d01_14        PAD v -> CIN v    pc3d01  2.006  9.756    14.651  
      m/mem_reg[4][0]  D v               decrq1  0.050  9.806    14.701  
      -------------------------------------------------------------------
Path 33: MET Setup Check with Pin m/mem_reg[11][6]/CP 
Endpoint:   m/mem_reg[11][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.764
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.713
- Arrival Time                  9.794
= Slack Time                    4.919
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.669  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.668  
      m/mem_reg[11][6]  D v               decrq1  0.046  9.794    14.713  
      --------------------------------------------------------------------
Path 34: MET Setup Check with Pin m/mem_reg[10][6]/CP 
Endpoint:   m/mem_reg[10][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.764
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.713
- Arrival Time                  9.794
= Slack Time                    4.919
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.669  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.668  
      m/mem_reg[10][6]  D v               decrq1  0.046  9.794    14.713  
      --------------------------------------------------------------------
Path 35: MET Setup Check with Pin m/mem_reg[12][6]/CP 
Endpoint:   m/mem_reg[12][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.764
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.713
- Arrival Time                  9.794
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.668  
      m/mem_reg[12][6]  D v               decrq1  0.045  9.794    14.713  
      --------------------------------------------------------------------
Path 36: MET Setup Check with Pin m/mem_reg[13][6]/CP 
Endpoint:   m/mem_reg[13][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.764
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.713
- Arrival Time                  9.794
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.668  
      m/mem_reg[13][6]  D v               decrq1  0.045  9.794    14.713  
      --------------------------------------------------------------------
Path 37: MET Setup Check with Pin m/mem_reg[14][6]/CP 
Endpoint:   m/mem_reg[14][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.764
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.714
- Arrival Time                  9.793
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[14][6]  D v               decrq1  0.045  9.793    14.714  
      --------------------------------------------------------------------
Path 38: MET Setup Check with Pin m/mem_reg[15][6]/CP 
Endpoint:   m/mem_reg[15][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]     (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.765
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.715
- Arrival Time                  9.795
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      --------------------------------------------------------------------
      Instance          Arc               Cell    Delay  Arrival  Required  
                                                         Time     Time  
      --------------------------------------------------------------------
      -                 wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8          PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[15][6]  D v               decrq1  0.047  9.795    14.715  
      --------------------------------------------------------------------
Path 39: MET Setup Check with Pin m/mem_reg[1][6]/CP 
Endpoint:   m/mem_reg[1][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.765
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.715
- Arrival Time                  9.795
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[1][6]  D v               decrq1  0.047  9.795    14.715  
      -------------------------------------------------------------------
Path 40: MET Setup Check with Pin m/mem_reg[8][5]/CP 
Endpoint:   m/mem_reg[8][5]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[5]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.757
- Setup                         0.673
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.709
- Arrival Time                  9.788
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[5] v  -       -      7.750    12.670  
      pc3d01_9         PAD v -> CIN v    pc3d01  1.995  9.745    14.666  
      m/mem_reg[8][5]  D v               decrq1  0.043  9.788    14.709  
      -------------------------------------------------------------------
Path 41: MET Setup Check with Pin m/mem_reg[9][6]/CP 
Endpoint:   m/mem_reg[9][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.765
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.715
- Arrival Time                  9.795
= Slack Time                    4.920
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.670  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[9][6]  D v               decrq1  0.047  9.795    14.715  
      -------------------------------------------------------------------
Path 42: MET Setup Check with Pin m/mem_reg[0][6]/CP 
Endpoint:   m/mem_reg[0][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.921
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.671  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[0][6]  D v               decrq1  0.047  9.795    14.716  
      -------------------------------------------------------------------
Path 43: MET Setup Check with Pin m/mem_reg[8][6]/CP 
Endpoint:   m/mem_reg[8][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.763
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.713
- Arrival Time                  9.793
= Slack Time                    4.921
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.671  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[8][6]  D v               decrq1  0.044  9.793    14.713  
      -------------------------------------------------------------------
Path 44: MET Setup Check with Pin m/mem_reg[7][6]/CP 
Endpoint:   m/mem_reg[7][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.921
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.671  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.669  
      m/mem_reg[7][6]  D v               decrq1  0.047  9.795    14.716  
      -------------------------------------------------------------------
Path 45: MET Setup Check with Pin m/mem_reg[3][6]/CP 
Endpoint:   m/mem_reg[3][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.921
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.671  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.670  
      m/mem_reg[3][6]  D v               decrq1  0.047  9.795    14.716  
      -------------------------------------------------------------------
Path 46: MET Setup Check with Pin m/mem_reg[6][6]/CP 
Endpoint:   m/mem_reg[6][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.767
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.717
- Arrival Time                  9.795
= Slack Time                    4.922
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.672  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.670  
      m/mem_reg[6][6]  D v               decrq1  0.047  9.795    14.717  
      -------------------------------------------------------------------
Path 47: MET Setup Check with Pin m/mem_reg[2][6]/CP 
Endpoint:   m/mem_reg[2][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.922
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.672  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.670  
      m/mem_reg[2][6]  D v               decrq1  0.046  9.795    14.716  
      -------------------------------------------------------------------
Path 48: MET Setup Check with Pin m/mem_reg[5][6]/CP 
Endpoint:   m/mem_reg[5][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.922
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.672  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.670  
      m/mem_reg[5][6]  D v               decrq1  0.046  9.795    14.716  
      -------------------------------------------------------------------
Path 49: MET Setup Check with Pin m/mem_reg[4][6]/CP 
Endpoint:   m/mem_reg[4][6]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[6]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.766
- Setup                         0.675
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.716
- Arrival Time                  9.795
= Slack Time                    4.922
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[6] v  -       -      7.750    12.672  
      pc3d01_8         PAD v -> CIN v    pc3d01  1.998  9.748    14.670  
      m/mem_reg[4][6]  D v               decrq1  0.046  9.795    14.716  
      -------------------------------------------------------------------
Path 50: MET Setup Check with Pin m/mem_reg[9][5]/CP 
Endpoint:   m/mem_reg[9][5]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_data_pad[5]    (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {write_clk}
Other End Arrival Time          0.760
- Setup                         0.673
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                14.712
- Arrival Time                  9.788
= Slack Time                    4.924
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      -------------------------------------------------------------------
      Instance         Arc               Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      -                wr_data_pad[5] v  -       -      7.750    12.674  
      pc3d01_9         PAD v -> CIN v    pc3d01  1.995  9.745    14.669  
      m/mem_reg[9][5]  D v               decrq1  0.043  9.788    14.712  
      -------------------------------------------------------------------

