#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 08 17:46:47 2017
# Process ID: 4832
# Current directory: W:/ece532/hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4200 W:\ece532\hdmi\hdmi.xpr
# Log file: W:/ece532/hdmi/vivado.log
# Journal file: W:/ece532/hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ece532/hdmi/hdmi.xpr
update_compile_order -fileset sources_1
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
startgroup
set_property -dict [list CONFIG.M00_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {2}] [get_bd_cells axi_mem_intercon]
endgroup
validate_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins led_detect_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_1/M_AXI_S2MM]
endgroup
connect_bd_net [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk] [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM] [get_bd_intf_pins led_detect_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins led_detect_0/S00_AXIS]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aresetn] [get_bd_pins axi_vdma_1/axi_resetn]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aresetn] [get_bd_pins led_detect_0/s00_axi_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells microblaze_0_xlconcat]
endgroup
startgroup
connect_bd_net [get_bd_pins axi_vdma_1/mm2s_introut] [get_bd_pins microblaze_0_xlconcat/In6]
endgroup
connect_bd_net [get_bd_pins axi_vdma_1/mm2s_introut] [get_bd_pins microblaze_0_xlconcat/In7]
undo
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In7] [get_bd_pins axi_vdma_1/s2mm_introut]
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {128} CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_mm2s_max_burst_length {4}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_mm2s_linebuffer_depth {2048} CONFIG.c_s2mm_linebuffer_depth {2048} CONFIG.c_mm2s_max_burst_length {256} CONFIG.c_s2mm_max_burst_length {256}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_1]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width {128}] [get_bd_cells axi_vdma_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.M00_HAS_REGSLICE {4} CONFIG.M00_HAS_DATA_FIFO {0}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.S04_HAS_REGSLICE {4} CONFIG.S05_HAS_REGSLICE {4}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.M00_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {2}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.M00_HAS_REGSLICE {0} CONFIG.M00_HAS_DATA_FIFO {0}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.M00_HAS_REGSLICE {4} CONFIG.M00_HAS_DATA_FIFO {2}] [get_bd_cells axi_mem_intercon]
endgroup
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {6.5 2442 61} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_intf_nets led_detect_0_M00_AXIS]
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH {24}] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_cells xlconcat_0]
connect_bd_intf_net [get_bd_intf_pins led_detect_0/M00_AXIS] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_include_s2mm_dre {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {1} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_mm2s_genlock_mode {3} CONFIG.c_s2mm_genlock_mode {2} CONFIG.c_mm2s_linebuffer_depth {512} CONFIG.c_mm2s_max_burst_length {16}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32}] [get_bd_cells axi_vdma_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_use_mm2s_fsync {1} CONFIG.c_mm2s_genlock_mode {1}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_use_mm2s_fsync {0} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {128} CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_m_axi_s2mm_data_width {128} CONFIG.c_mm2s_linebuffer_depth {4096} CONFIG.c_s2mm_linebuffer_depth {4096} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_s2mm_max_burst_length {32}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
endgroup
validate_bd_design
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_1]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_use_s2mm_fsync {0} CONFIG.c_s2mm_max_burst_length {32}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {1} CONFIG.c_use_s2mm_fsync {2} CONFIG.c_include_mm2s_dre {1}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {0} CONFIG.c_include_mm2s_dre {0}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins led_detect_0/s00_axis_tdata] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tdata]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_tlast] [get_bd_pins axi_vdma_1/s_axis_s2mm_tlast]
undo
undo
undo
set_property location {6.5 2521 63} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tdata] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_vdma_1/s_axis_s2mm_tdata]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH {24} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {7.5 2534 70} [get_bd_cells xlconstant_1]
undo
set_property location {7.5 2547 110} [get_bd_cells xlconstant_1]
startgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In1]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {8} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tlast] [get_bd_pins axi_vdma_1/s_axis_s2mm_tlast]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tvalid] [get_bd_pins axi_vdma_1/s_axis_s2mm_tvalid]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tready] [get_bd_pins axi_vdma_1/s_axis_s2mm_tready]
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_mm2s_genlock_mode {2}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {0} CONFIG.c_use_s2mm_fsync {2} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0}] [get_bd_cells axi_vdma_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {5.5 1906 69} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins led_detect_0/s00_axis_tstrb]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {3}] [get_bd_cells xlconstant_2]
endgroup
validate_bd_design
delete_bd_objs [get_bd_intf_nets led_detect_0_M00_AXIS]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name led_detect_v1_0_project -directory W:/ece532/hdmi/hdmi.tmp/led_detect_v1_0_project w:/ece532/img_processing_ip/ip_repo/led_detect_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/ece532/img_processing_ip/ip_repo
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  hdmi_led_detect_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:led_detect:1.0 [get_ips  hdmi_led_detect_0_0] -log ip_upgrade.log
generate_target all [get_files  W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd]
export_ip_user_files -of_objects [get_files W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd] -directory W:/ece532/hdmi/hdmi.ip_user_files/sim_scripts -ip_user_files_dir W:/ece532/hdmi/hdmi.ip_user_files -ipstatic_source_dir W:/ece532/hdmi/hdmi.ip_user_files/ipstatic -force -quiet
delete_bd_objs [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_nets led_detect_0_m00_axis_tlast] [get_bd_nets led_detect_0_m00_axis_tvalid] [get_bd_nets axi_vdma_1_s_axis_s2mm_tready] [get_bd_nets xlconstant_2_dout] [get_bd_intf_nets microblaze_0_axi_periph_M08_AXI] [get_bd_nets led_detect_0_m00_axis_tdata] [get_bd_cells led_detect_0]
startgroup
create_bd_cell -type ip -vlnv user:user:led_detect:1.0 led_detect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins led_detect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins led_detect_0/S00_AXIS] [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aresetn] [get_bd_pins led_detect_0/m00_axis_aresetn]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M08_AXI] [get_bd_intf_nets axi_vdma_1_M_AXIS_MM2S] [get_bd_cells led_detect_0]
startgroup
create_bd_cell -type ip -vlnv user:user:led_detect:1.0 led_detect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins led_detect_0/S00_AXI]
delete_bd_objs [get_bd_nets rst_mig_7series_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
undo
undo
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aclk] [get_bd_pins led_detect_0/s00_axi_aclk]
connect_bd_net [get_bd_pins led_detect_0/s00_axis_aresetn] [get_bd_pins led_detect_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_aresetn] [get_bd_pins led_detect_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins led_detect_0/s00_axis_tstrb]
connect_bd_intf_net [get_bd_intf_pins led_detect_0/S00_AXIS] [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tdata] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tready] [get_bd_pins axi_vdma_1/s_axis_s2mm_tready]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tvalid] [get_bd_pins axi_vdma_1/s_axis_s2mm_tvalid]
connect_bd_net [get_bd_pins led_detect_0/m00_axis_tlast] [get_bd_pins axi_vdma_1/s_axis_s2mm_tlast]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property target_constrs_file W:/NexysVideo-master_2015.3/Projects/hdmi/src/constraints/NexysVideo_Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property package_pin "" [get_ports [list  reset]]
place_ports reset G4
save_constraints
open_bd_design {W:/ece532/hdmi/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
validate_bd_design -force
save_bd_design
