LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY FA IS
PORT( 
A,B,Cin: in std_logic;
SUMA:out std_logic;
CARRY: out std_logic);

END FA;

ARCHITECTURE Sumador of FA IS

BEGIN
SUMA<= A XOR B XOR Cin;
CARRY<= (A AND B)OR(Cin AND(A OR B));

END Sumador;
