// Seed: 3436172043
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4
);
  logic id_6;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    output wand id_3
);
  logic id_5;
  initial if (-1) id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
