#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb  3 10:34:19 2017
# Process ID: 22353
# Log file: /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2015.2/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/.Xil/Vivado-22353-bkhusain-HP-Z420-Workstation/dcp/design_1_wrapper.edf:175334]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.742 ; gain = 307.234 ; free physical = 22428 ; free virtual = 59698
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1256.773 ; gain = 11.027 ; free physical = 22423 ; free virtual = 59694
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 107 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aa3c44e6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22071 ; free virtual = 59343

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 941 cells.
Phase 2 Constant Propagation | Checksum: 2282dbe1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59341

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/A_EQ_VALUE.
INFO: [Opt 31-12] Eliminated 2384 unconnected nets.
INFO: [Opt 31-11] Eliminated 929 unconnected cells.
Phase 3 Sweep | Checksum: 128e22bc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59341

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59341
Ending Logic Optimization Task | Checksum: 128e22bc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59341
Implement Debug Cores | Checksum: 1c7495dd4
Logic Optimization | Checksum: 1c7495dd4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 128e22bc1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1688.297 ; gain = 0.000 ; free physical = 22069 ; free virtual = 59341
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1688.297 ; gain = 451.555 ; free physical = 22069 ; free virtual = 59341
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1720.312 ; gain = 0.000 ; free physical = 22067 ; free virtual = 59341
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9a99c468

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1720.320 ; gain = 0.000 ; free physical = 22045 ; free virtual = 59323

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1720.320 ; gain = 0.000 ; free physical = 22045 ; free virtual = 59323
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.320 ; gain = 0.000 ; free physical = 22045 ; free virtual = 59323

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1720.320 ; gain = 0.000 ; free physical = 22044 ; free virtual = 59322
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.336 ; gain = 48.016 ; free physical = 22036 ; free virtual = 59316

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.336 ; gain = 48.016 ; free physical = 22036 ; free virtual = 59316

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.336 ; gain = 48.016 ; free physical = 22036 ; free virtual = 59316
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13d41bad1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.336 ; gain = 48.016 ; free physical = 22036 ; free virtual = 59316

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1c900c837

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1768.336 ; gain = 48.016 ; free physical = 22033 ; free virtual = 59315
Phase 2.2.1 Place Init Design | Checksum: 19ea4d0cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.328 ; gain = 65.008 ; free physical = 22018 ; free virtual = 59301
Phase 2.2 Build Placer Netlist Model | Checksum: 19ea4d0cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.328 ; gain = 65.008 ; free physical = 22018 ; free virtual = 59301

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 19ea4d0cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.328 ; gain = 65.008 ; free physical = 22018 ; free virtual = 59301
Phase 2.3 Constrain Clocks/Macros | Checksum: 19ea4d0cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.328 ; gain = 65.008 ; free physical = 22018 ; free virtual = 59301
Phase 2 Placer Initialization | Checksum: 19ea4d0cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.328 ; gain = 65.008 ; free physical = 22018 ; free virtual = 59301

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: a7d39601

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21999 ; free virtual = 59284

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: a7d39601

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21999 ; free virtual = 59284

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b27b6c5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 22000 ; free virtual = 59284

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 21465915d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 22000 ; free virtual = 59284

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 21465915d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 22000 ; free virtual = 59284

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1b7b154ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 22000 ; free virtual = 59284

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 255d73515

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 22000 ; free virtual = 59284

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21995 ; free virtual = 59280
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21995 ; free virtual = 59280

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21995 ; free virtual = 59280

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21995 ; free virtual = 59280
Phase 4.6 Small Shape Detail Placement | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59281

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59281
Phase 4 Detail Placement | Checksum: 1a90bcdc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59281

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d5ac93dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59281

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d5ac93dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59281

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.687. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Phase 5.2.2 Post Placement Optimization | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Phase 5.2 Post Commit Optimization | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Phase 5.5 Placer Reporting | Checksum: 229f45478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1f74e1226

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1f74e1226

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Ending Placer Task | Checksum: 15c21e9ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1852.352 ; gain = 132.031 ; free physical = 21996 ; free virtual = 59282
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1852.352 ; gain = 0.000 ; free physical = 21988 ; free virtual = 59281
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1852.352 ; gain = 0.000 ; free physical = 21991 ; free virtual = 59278
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1852.352 ; gain = 0.000 ; free physical = 21989 ; free virtual = 59277
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1852.352 ; gain = 0.000 ; free physical = 21989 ; free virtual = 59276
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 36163624

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1906.926 ; gain = 54.574 ; free physical = 21958 ; free virtual = 59200

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 36163624

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1906.926 ; gain = 54.574 ; free physical = 21955 ; free virtual = 59198

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 36163624

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.914 ; gain = 63.562 ; free physical = 21925 ; free virtual = 59169
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 186f7c690

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21890 ; free virtual = 59135
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.695  | TNS=0.000  | WHS=-0.222 | THS=-80.307|

Phase 2 Router Initialization | Checksum: 2028a647f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21883 ; free virtual = 59128

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 258f97c07

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21875 ; free virtual = 59120

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 338
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1dcea1b62

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21858 ; free virtual = 59103
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 188690065

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21857 ; free virtual = 59102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 184ce1741

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21857 ; free virtual = 59102
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27609666d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21856 ; free virtual = 59101
Phase 4 Rip-up And Reroute | Checksum: 27609666d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21830 ; free virtual = 59074

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21d00bb82

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21853 ; free virtual = 59098
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.997  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21d00bb82

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21852 ; free virtual = 59097

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21d00bb82

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21849 ; free virtual = 59094
Phase 5 Delay and Skew Optimization | Checksum: 21d00bb82

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21848 ; free virtual = 59092

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 26e60563c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.997  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d566a0ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.810604 %
  Global Horizontal Routing Utilization  = 0.986646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a35f069a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a35f069a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1afe238b6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.997  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1afe238b6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1943.969 ; gain = 91.617 ; free physical = 21850 ; free virtual = 59095
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1943.969 ; gain = 0.000 ; free physical = 21840 ; free virtual = 59095
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Feb  3 10:35:21 2017...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb  3 10:35:41 2017
# Process ID: 25924
# Log file: /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2015.2/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/.Xil/Vivado-22353-bkhusain-HP-Z420-Workstation/dcp/design_1_wrapper.edf:175334]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/.Xil/Vivado-25924-bkhusain-HP-Z420-Workstation/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/.Xil/Vivado-25924-bkhusain-HP-Z420-Workstation/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1234.203 ; gain = 8.000 ; free physical = 22319 ; free virtual = 59580
Restored from archive | CPU: 0.400000 secs | Memory: 6.142601 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1234.203 ; gain = 8.000 ; free physical = 22319 ; free virtual = 59580
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.203 ; gain = 306.711 ; free physical = 22330 ; free virtual = 59579
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/foo_0/inst/grp_foo_foo_user_fu_203/foo_fadd_32ns_32ns_32_5_full_dsp_U1/foo_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_0/ip_prototype/build/prj/my_project0.zedboard/prototype.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  3 10:36:13 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1611.098 ; gain = 376.895 ; free physical = 21976 ; free virtual = 59235
INFO: [Common 17-206] Exiting Vivado at Fri Feb  3 10:36:13 2017...
