module datamemory
	//parametros
#(
	parameter data_WIDTH = 32,
	parameter ADDR_WIDTH = 10

)



(
	//input ports
	input [ADDR_WIDTH-1:0] address,
	input we,
	input clk,
	// inout ports
	input [data_WIDTH-1:0] dataIn,
	output reg [data_WIDTH-1:0] dataOut
);
		
	//internal variables
	reg [data_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];
	
	
	always @ (posedge clk) begin 
		if (we)
			mem[address] <= dataIn;
		else
			dataOut <= mem[address];
	end
endmodule
