// Seed: 1415505063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output tri id_6;
  assign module_1.id_2 = 0;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wor id_1;
  assign id_1 = id_9 << -1;
  wire id_11;
  assign id_6 = -1'b0;
  generate
    assign id_8 = id_11;
  endgenerate
  wire id_12 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
  inout wire id_1;
  logic [id_2 : -1] id_5;
endmodule
