/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_06c6da9dc5c14402b7afa10a6640dd91.v:1.1-6.10" *)
module ecoli_and_gate(out, tetR_input, lacI_input);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_06c6da9dc5c14402b7afa10a6640dd91.v:1.53-1.63" *)
  input lacI_input;
  wire lacI_input;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_06c6da9dc5c14402b7afa10a6640dd91.v:1.30-1.33" *)
  output out;
  wire out;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_06c6da9dc5c14402b7afa10a6640dd91.v:1.41-1.51" *)
  input tetR_input;
  wire tetR_input;
  \$_NOT_  _2_ (
    .A(tetR_input),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lacI_input),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(out)
  );
endmodule
