// Seed: 1393885127
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    input  wor  id_2,
    output wor  id_3
);
  wire id_5;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri0 _id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6
);
  module_0 modCall_1 (
      id_1,
      id_6,
      id_2,
      id_1
  );
  logic [-1 : id_3] id_8 = -1;
  logic id_9;
  wire id_10;
endmodule
module module_2 ();
  tri0 id_1;
  assign id_1 = 1;
endmodule
module module_3 #(
    parameter id_5 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_6;
  inout wire _id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [id_5 : -1] id_8;
  wire id_9;
  wire [id_5 : -1 'b0] id_10;
endmodule
