{"gems":{"name":"rggen-systemverilog","downloads":55075,"version":"0.35.1","version_created_at":"2025-06-01T14:36:50.493Z","version_downloads":28,"platform":"ruby","authors":"Taichi Ishitani","info":"SystemVerilog RTL and UVM RAL model generators for RgGen.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-systemverilog","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"54fde68a87ef362128dd233292430fda8a8b1f97a2b77f1e92d19bdca409d975","spec_sha":"368277165b8841eaf090fe536e65457efe8c7bf8c8782fa13d3196665685aae1","project_uri":"https://rubygems.org/gems/rggen-systemverilog","gem_uri":"https://rubygems.org/gems/rggen-systemverilog-0.35.1.gem","homepage_uri":"https://github.com/rggen/rggen-systemverilog","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-systemverilog","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-systemverilog"}