// Seed: 1739622340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16 = id_14;
  generate
    assign id_2 = id_10;
    wire id_17;
    wire id_18;
  endgenerate
  wire id_19, id_20;
  wire id_21, id_22;
  id_23 :
  assert property (@(posedge id_5 or id_17) id_18);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2
    , id_30,
    output wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    inout tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    input uwire id_14,
    output supply1 id_15,
    output tri id_16,
    input supply1 id_17,
    output wire id_18
    , id_31,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input uwire id_22,
    input tri0 id_23,
    input tri1 id_24,
    output tri id_25,
    input tri0 id_26,
    output supply1 id_27,
    input tri0 id_28
);
  assign id_25 = 1'b0;
  module_0 modCall_1 (
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_30
  );
endmodule
