`timescale 1ns / 1ps

module 8bitsub (a, b, result);

input [7:0] a, b;
output [7:0] result;

reg [7:0] result;

reg [7:0] neg_b;
always @ (a or b)
begin
 neg_b = ~b + 1;
result = a + neg_b;
end
endmodule
