<HTML>
	<HEAD>
	<TITLE>VeriBest Analog Individual</TITLE>
	<link rel=stylesheet href="../../html/datasheet.css" type="text/css">
	<meta name="keywords" content="analog, analog models, analog simulation, PSpice, SPICE, SPICE models, SPICE simulation, Symmetry, actel, altera, crosstalk, EDA, FPGA, lattice, orca, PCB, quicklogic, Schematic, Signal, xilinx, VHDL simulation, Verilog simulation, FPGA design, FPGA synthesis">
	<meta name="description" content="VeriBest, Inc. is a broad-line supplier of EDA Solutions that enable companies to solve their critical business issues by doing more and spending less. VeriBest pioneered the Windows NT EDA market by introducing its VeriBest PCB design solution in 1994 and continues to offer the best EDA price/performance available in the industry.">
</HEAD>
<BODY BGCOLOR="#FFFFFF" TEXT="#000000" LINK="#990033" ALINK="#666666" VLINK="#999999">
<!-- VeriBest Analog Individual -->
<TABLE>
	<TR VALIGN="bottom">
	<TD><H1><big>V</big>ERI<big>B</big>EST <big>A</big>NALOG <BIG>I</BIG>NDIVIDUAL</H1></TD>
	<TD></TD></TR>
</TABLE>
<BR CLEAR="all">
<P><HR ALIGN=LEFT NOSHADE></P>
<h2>Verification Environment for Analog Engineers</h2>

<h3>VeriBest Analog Individual enables engineers to verify analog, mixed analog/digital, and mixed-discipline designs at the system,  board, or device level. VeriBest Analog Individual  provides a complete environment for the preparation of stimuli, simulation, basic analysis, or complex analysis of circuits, and verification through graphing and output.</h3>

<h4>Multiple levels of abstraction with familiar design methods</h4>
<p>To prove system concepts and architectures early in the design cycle, design definition and verification can start at a high level of abstraction using the inclusive behavioral analog HDL language DIABLO, along with a library of generic and parameterizable functional blocks. This allows problems to be discovered before significant effort has been expended at the circuit design level, improving designer efficiency and shortening design cycle times by removing circuit iterations. Final circuit approval can then be verified down to the IC transistor level, if required.
<h4>
Verifying analog design</h4>
<p>With the emergence of analog FPGAs, and predicted continuous growth of mixed analog/digital ASICs, the ability to verify application specific devices prior to committing to silicon is becoming increasingly important. The VeriBest Analog Simulation Engine (VBASE) supports native mixed analog/digital simulation for predominantly analog circuits with SSI/MSI digital sections, together with the extended parameters necessary for ASIC modeling.
<h4>Improving design quality and manufacturability</h4>
<p>With greater emphasis on reducing manufacturing and scrap costs, designs need to be properly toleranced, insuring that components of adequate range are used in designs, and also insuring that designs will function properly across several manufacturing builds.
<p>Analyses such as sensitivity, statistical Monte Carlo and Worst Case enable
you to identify components that have the most effect on circuit performance,
identify the likely yield of a design considering tolerance variations across
components, and balance costs of tightly toleranced components versus the
impact on circuit and manufacturing performance.  Reports can then be exported
to an ASCII file utilizing comma-separated-value format.
<a href="../../images/analog/VBDC_VBA.GIF"
 ONMOUSEOVER="self.status='Select to see full size screen shot.'; return true">
	<IMG SRC="../../images/analog/vbdc_vba_sm.gif" WIDTH=288 HEIGHT=214 ALIGN="LEFT" border=0 alt="VeriBest Analog Screenshot (47K GIF)"><i>Zoom (47K)</i></a>
<br clear="all">

<h4>Input flexibility</h4>
<p>VERIBEST ANALOG INDIVIDUAL continues the VERIBEST philosophy of providing a flexible environment to drive simulation. Tight integration with VERIBEST SCHEMATIC CAPTURE allows the user to provide much of the information needed for simulation via point-and-click from the schematic, streamlining the simulation process.
<p>By maintaining SPICE standards, we allow you to import models and netlists from other design capture sources as well, effectively expanding your simulation environment.  A PSpice-to-VeriBest translator is also provided.
<h4>Complete modeling solution</h4>
<p>Through vendor models supplied freely over the worldwide web, and the 6000 plus models delivered with VBA, users have access to over 15,000 models!  Our integrated Model Library Manager utility allows for management of your libraries and the viewing and editing of your models in those libraries, no matter the source.  
<p>Through the DIABLO analog behavioral language, libraries are provided in such specialized areas as automotive devices, and switch-mode power supply devices.
<a href="../../images/analog/AWD.GIF"><img src="../../images/analog/AWD_sm.gif" WIDTH=288 HEIGHT=207 ALIGN="LEFT" border=0 alt="Analog Waveform Display Screen Shot (29K gif)"><i>Zoom (29K)</i></a>
<br clear="all">
<h4>Powerful post processing</h4>
<p>VERIBEST ANALOG INDIVIDUAL provides your users with the ability to analyze and output simulation data that is most useful to your design process.
<p>Analog Waveform Display allows flexible viewing of single or multiple waveforms, including multi-graphing options such as Logic Analyzer mode. Label and add text to any graph for documentation, or plotting.
<p>Through Waveform Calculator waveforms can be mathematically manipulated to predict circuit performance and future designs. And any waveform can be exported to a number of outside tools through comma-separated-value data format.


<H6>HARDWARE REQUIREMENTS</H6>
<UL>
<LI>xx486 or Pentium processors
<LI>Minimum 32MB RAM
<LI>Recommended 64MB RAM
</UL>
<H6>OS REQUIREMENTS</H6>
<UL>
<LI>Windows NT 4.0
</UL>

<h6>FUNCTIONALITY LISTING</h6>

<table>
	<tr><td></td><th>VBA Individual</th></tr>
	<tr><th colspan="2" align="left">Licensing:</th></tr>
	<tr><td>standalone/nodelocked</td><td>YES</td></tr>
	<tr><td>network/floating</td><td>NO</td></tr>
	
	<tr><th colspan="2" align="left">General:</th></tr>
	<tr><td>Includes schematic capture</td><td>YES</td></tr>
	<tr><td>Graphical design entry (schematic capture)</td><td>YES</td></tr>
	<tr><td>support of hierarchical design</td><td>YES</td></tr>
	<tr><td>parameter passing through hierarchy</td><td>YES</td></tr>
	<tr><td>Simulation setup using dialogs</td><td>YES</td></tr>
	<tr><td>Cross-probing</td><td>YES</td></tr>
	<tr><td>Override symbol property from simulation environment</td><td>YES</td></tr>
	<tr><td>Library configuration</td><td>YES</td></tr>
	<tr><td>Model editor</td><td>YES</td></tr>
	<tr><td>Analog Behavioral Modeling</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Graphical waveform display</th></tr>
	<tr><td>X/Y axes user configurable</td><td>YES</td></tr>
	<tr><td>configurable curve/trace colors and line style</td><td>YES</td></tr>
	<tr><td>pan and zoom</td><td>YES</td></tr>
	<tr><td>labels</td><td>YES</td></tr>
	<tr><td>creation and display of derived waveforms (waveform calculation)</td><td>YES</td></tr>
	<tr><td>export to ASCII	YES</td></tr>
	<tr><td>Single-window analysis of multiple data sets</td><td>YES</td></tr>
	<tr><td>horizontal multiple Y axes</td><td>YES</td></tr>
	<tr><td>vertical multiple Y axes (logic analyzer style display)</td><td>YES</td></tr>
	<tr><td>multiple markers</td><td>YES</td></tr>
	<tr><td>copy to clipboard</td><td>YES</td></tr>
	<tr><td>save configuration</td><td>YES</td></tr>
	<tr><td>load configuration</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Analyses Supported</th></tr>
	<tr><td>DC, AC, Transient, and Temperature</td><td>YES</td></tr>
	<tr><td>Parametric Sweep, Sensitivity, Noise, Distortion</td><td>YES</td></tr>
	<tr><td>Fourier Analysis</td><td>YES</td></tr>
	<tr><td>Statistical Analysis: Monte Carlo, Worst Case</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Primitives and models supported in simulator</th></tr>
	<tr><td>BJTs</td><td>YES</td></tr>
	<tr><td>Coupled inductors</td><td>YES</td></tr>
	<tr><td>Dependent Sources</td><td></td></tr>
	<tr><td>SPICE2 nonlinear specification</td><td>YES</td></tr>
	<tr><td>SPICE3 nonlinear specification (B element)</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Digital primitives</th></tr>
	<tr><td>gates</td><td>YES</td></tr>
	<tr><td>flip-flops</td><td>YES</td></tr>
	<tr><td>Diodes</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">MESFETs:	</th></tr>
	<tr><td>Cubic</td><td>YES</td></tr>
	<tr><td>Quadratic</td><td>YES</td></tr>
	<tr><td>Raytheon</td><td>YES</td></tr>
	<tr><td>JFETs</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">MOSFETs:</th></tr>
	<tr><td>SPICE3 MOSFET level 1 (Schichman-Hodges)</td><td>YES</td></tr>
	<tr><td>SPICE3 MOSFET level 2 (Grove-Frohman analytical)</td><td>YES</td></tr>
	<tr><td>SPICE3 MOSFET level 3 (MOS3 empirical)</td><td>YES</td></tr>
	<tr><td>BSIM1</td><td>YES</td></tr>
	<tr><td>BSIM2</td><td>YES</td></tr>
	<tr><td>ASPEC</td><td>YES</td></tr>
	<tr><td>MOS8</td><td>YES</td></tr>
	<tr><td>CSIM, short channel</td><td>YES</td></tr>
	<tr><td>Nonlinear magnetics</td><td>YES</td></tr>
	<tr><td>Passives (both ideal primitives and .MODEL)</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Switches</th></tr>
	<tr><td>current</td><td>YES</td></tr>
	<tr><td>voltage</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Transmission lines</th></tr>
	<tr><td>Ideal</td><td>YES</td></tr>
	<tr><th colspan="2" align="left">Libraries</th></tr>
	<tr><td>Analog Model Library</td><td>5275+</td></tr>
	<tr><td>Digital Model Library</td><td>825+</td></tr>
	<tr><th colspan="2" align="left">Miscellaneous specifications:</th></tr>
	<tr><td>Maximum number of devices</td><td>1000</td></tr>
	<tr><td>Maximum number of nodes</td><td>500</td></tr></table>
<P>
<center>
<IMG SRC="../../images/vbst_inc.gif" WIDTH=144 HEIGHT=39 ALIGN="middle" border=0 alt="VeriBest, Inc.">

<table cellpadding="5">
<tr valign="top">
<th align="right"><b>Corporate Headquarters</b><BR>
	Boulder, Colorado<BR>
	1.888.482.3322<BR>
	email: <A HREF="mailto:sales@veribest.com">sales@veribest.com</A><br>
	<A HREF="http://www.veribest.com" target="_top">http://www.veribest.com</A></th>
<th align="left">United Kingdom (44)1793.551.199
	<br>
	Germany (49) 89.96284.0
	<br>
	France (33) 1.41.76.35.00
	<br>
	Nordic (46) 8.92.54.00
	<br>
	Asia/Pacific (852) 2.893.3621
	<br>
	Japan (81) 3.5979.6331</th></tr></table>
</center>
<H6>Product names used are trademarks of the companies that own them.<BR>&copy; 1998 VeriBest&reg; Incorporated Boulder, Colorado USA</H6>
<ADDRESS>
10/98<BR>
MKT00????
</ADDRESS>
</BODY>
</HTML>
