
<RESULTS project="FIRBU_AM" revname="FIRBU_AM" isbest="0" arcname="" wasCompiled="1" name="base-slow-1200mV-85C">
 <COPYRIGHT>Copyright (C) 2002 Altera Corporation. All rights reserved.
                This information and code is highly confidential and proprietary
                information and code of Altera and is being provided in accordance
                with and subject to the protections of a non-disclosure agreement
                which governs its use and disclosure.  Altera products and services
                are protected under numerous U.S. and foreign patents, maskwork rights
                copyrights and other intellectual property laws.  Altera assumes no
                responsibility or liability arising out of the application or use
                of this information and code. This notice must be retained and
                reprinted on any copies of this information and code that are
                permitted to be made.</COPYRIGHT>
 <SETTING name="ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION">AUTO</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">OFF</SETTING>
 <SETTING name="PLACEMENT_EFFORT_MULTIPLIER">1.0</SETTING>
 <SETTING name="ROUTER_TIMING_OPTIMIZATION_LEVEL">NORMAL</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">OFF</SETTING>
 <SETTING name="SEED">1</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">OFF</SETTING>
 <SETTING name="PRE_MAPPING_RESYNTHESIS">OFF</SETTING>
 <SETTING name="ENABLE_BENEFICIAL_SKEW_OPTIMIZATION">ON</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_EFFORT">NORMAL</SETTING>
 <SETTING name="FITTER_EFFORT">AUTO FIT</SETTING>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.453 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">-0.310 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Restricted Fmax">58.02 MHz</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Actual Time">15.773 ns</RESULT>
 <RESULT name="Elapsed Time: Total">00:02:24</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">-0.864 ns</RESULT>
 <RESULT name="Elapsed Time: Assembler">00:00:03</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Actual Time">17.235 ns</RESULT>
 <RESULT name="Elapsed Time: TimeQuest Timing Analyzer">00:00:16</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">-0.174 ns</RESULT>
 <RESULT name="Worst-case Slack">-0.671 ns (Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;')</RESULT>
 <RESULT name="Total logic elements">3964</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">106.68 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">17.215 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Worst-case Slack">0.452 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Fitter">00:01:01</RESULT>
 <RESULT name="Total Keeper TNS">-8.152 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Fmax">63.4 MHz</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">-1.422 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Worst-case Slack">0.400 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: Total Keeper TNS">-1.0 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">46.947 ns</RESULT>
 <RESULT name="Total block memory bits">164032</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Restricted Fmax">76.65 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24995.313 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">-6.792 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">618.477 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">-0.360 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Restricted Fmax">95.29 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Restricted Fmax">63.4 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">-0.671 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24997.673 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">106.466 ns</RESULT>
 <RESULT name="Timing Model">Slow 1200mV 85C</RESULT>
 <RESULT name="Elapsed Time: EDA Netlist Writer">00:00:11</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">0.454 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">-0.624 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Actual Time">10.494 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">106.68 MHz</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">-0.376 ns</RESULT>
 <RESULT name="Elapsed Time: Analysis &amp; Synthesis">00:00:56</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Fmax">95.29 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">9.374 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">-0.112 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">58.09 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">58.09 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Fmax">58.02 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Fmax">76.65 MHz</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Worst-case Slack">48.482 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">-2.370 ns</RESULT>
 <RESULT name="Clock Setup: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: Total Keeper TNS">-7.152 ns</RESULT>
 <RESULT name="All Failing Paths">&gt;0</RESULT>
 <RESULT name="Total Thermal Power Dissipation">unknown</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Worst-case Slack">44.753 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">25001.714 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Period: Geometric Mean">13.48 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">2.347 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">-31.326 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Worst-case Slack">1.127 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Actual Time">13.046 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">9995.614 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Worst-case Slack">17.113 ns</RESULT>
</RESULTS>

