<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/alpha/tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/alpha/tlb.cc</h1><a href="alpha_2tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00029"></a>00029 <span class="comment"> *          Steve Reinhardt</span>
<a name="l00030"></a>00030 <span class="comment"> *          Andrew Schultz</span>
<a name="l00031"></a>00031 <span class="comment"> */</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;memory&gt;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;string&gt;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;vector&gt;</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="alpha_2pagetable_8hh.html">arch/alpha/pagetable.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="debugfaults_8hh.html">arch/generic/debugfaults.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="inifile_8hh.html" title="Declaration of IniFile object.">base/inifile.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="str_8hh.html">base/str.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/TLB.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="keyword">using namespace </span>std;
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">namespace </span>AlphaISA {
<a name="l00051"></a>00051 
<a name="l00053"></a>00053 <span class="comment">//</span>
<a name="l00054"></a>00054 <span class="comment">//  Alpha TLB</span>
<a name="l00055"></a>00055 <span class="comment">//</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="keywordtype">bool</span> uncacheBit39 = <span class="keyword">false</span>;
<a name="l00059"></a>00059 <span class="keywordtype">bool</span> uncacheBit40 = <span class="keyword">false</span>;
<a name="l00060"></a>00060 <span class="preprocessor">#endif</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a><a class="code" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">00062</a> <span class="preprocessor">#define MODE2MASK(X) (1 &lt;&lt; (X))</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a><a class="code" href="classAlphaISA_1_1TLB.html#a42c73eca682f035ad90ad1ae1ff69dab">00064</a> <a class="code" href="classAlphaISA_1_1TLB.html#a42c73eca682f035ad90ad1ae1ff69dab">TLB::TLB</a>(<span class="keyword">const</span> Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00065"></a>00065     : <a class="code" href="classBaseTLB.html">BaseTLB</a>(p), size(p-&gt;size), nlu(0)
<a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a> = <span class="keyword">new</span> <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a>];
<a name="l00068"></a>00068     memset(<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>) * <a class="code" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a>);
<a name="l00069"></a>00069     <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();
<a name="l00070"></a>00070 }
<a name="l00071"></a>00071 
<a name="l00072"></a><a class="code" href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">00072</a> <a class="code" href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">TLB::~TLB</a>()
<a name="l00073"></a>00073 {
<a name="l00074"></a>00074     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>)
<a name="l00075"></a>00075         <span class="keyword">delete</span> [] <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>;
<a name="l00076"></a>00076 }
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="keywordtype">void</span>
<a name="l00079"></a><a class="code" href="classAlphaISA_1_1TLB.html#a4b78494be5cc001a41a2b833412c68ea">00079</a> <a class="code" href="classAlphaISA_1_1TLB.html#a4b78494be5cc001a41a2b833412c68ea" title="Register statistics for this object.">TLB::regStats</a>()
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a>
<a name="l00082"></a>00082         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.fetch_hits&quot;</span>)
<a name="l00083"></a>00083         .desc(<span class="stringliteral">&quot;ITB hits&quot;</span>);
<a name="l00084"></a>00084     <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a>
<a name="l00085"></a>00085         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.fetch_misses&quot;</span>)
<a name="l00086"></a>00086         .desc(<span class="stringliteral">&quot;ITB misses&quot;</span>);
<a name="l00087"></a>00087     <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>
<a name="l00088"></a>00088         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.fetch_acv&quot;</span>)
<a name="l00089"></a>00089         .desc(<span class="stringliteral">&quot;ITB acv&quot;</span>);
<a name="l00090"></a>00090     <a class="code" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">fetch_accesses</a>
<a name="l00091"></a>00091         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.fetch_accesses&quot;</span>)
<a name="l00092"></a>00092         .desc(<span class="stringliteral">&quot;ITB accesses&quot;</span>);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <a class="code" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">fetch_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a>;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a>
<a name="l00097"></a>00097         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.read_hits&quot;</span>)
<a name="l00098"></a>00098         .desc(<span class="stringliteral">&quot;DTB read hits&quot;</span>)
<a name="l00099"></a>00099         ;
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a>
<a name="l00102"></a>00102         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.read_misses&quot;</span>)
<a name="l00103"></a>00103         .desc(<span class="stringliteral">&quot;DTB read misses&quot;</span>)
<a name="l00104"></a>00104         ;
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>
<a name="l00107"></a>00107         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.read_acv&quot;</span>)
<a name="l00108"></a>00108         .desc(<span class="stringliteral">&quot;DTB read access violations&quot;</span>)
<a name="l00109"></a>00109         ;
<a name="l00110"></a>00110 
<a name="l00111"></a>00111     <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a>
<a name="l00112"></a>00112         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.read_accesses&quot;</span>)
<a name="l00113"></a>00113         .desc(<span class="stringliteral">&quot;DTB read accesses&quot;</span>)
<a name="l00114"></a>00114         ;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a>
<a name="l00117"></a>00117         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.write_hits&quot;</span>)
<a name="l00118"></a>00118         .desc(<span class="stringliteral">&quot;DTB write hits&quot;</span>)
<a name="l00119"></a>00119         ;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a>
<a name="l00122"></a>00122         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.write_misses&quot;</span>)
<a name="l00123"></a>00123         .desc(<span class="stringliteral">&quot;DTB write misses&quot;</span>)
<a name="l00124"></a>00124         ;
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>
<a name="l00127"></a>00127         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.write_acv&quot;</span>)
<a name="l00128"></a>00128         .desc(<span class="stringliteral">&quot;DTB write access violations&quot;</span>)
<a name="l00129"></a>00129         ;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a>
<a name="l00132"></a>00132         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.write_accesses&quot;</span>)
<a name="l00133"></a>00133         .desc(<span class="stringliteral">&quot;DTB write accesses&quot;</span>)
<a name="l00134"></a>00134         ;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <a class="code" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">data_hits</a>
<a name="l00137"></a>00137         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.data_hits&quot;</span>)
<a name="l00138"></a>00138         .desc(<span class="stringliteral">&quot;DTB hits&quot;</span>)
<a name="l00139"></a>00139         ;
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <a class="code" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">data_misses</a>
<a name="l00142"></a>00142         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.data_misses&quot;</span>)
<a name="l00143"></a>00143         .desc(<span class="stringliteral">&quot;DTB misses&quot;</span>)
<a name="l00144"></a>00144         ;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <a class="code" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">data_acv</a>
<a name="l00147"></a>00147         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.data_acv&quot;</span>)
<a name="l00148"></a>00148         .desc(<span class="stringliteral">&quot;DTB access violations&quot;</span>)
<a name="l00149"></a>00149         ;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <a class="code" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">data_accesses</a>
<a name="l00152"></a>00152         .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228" title="Set the name and marks this stat to print at the end of simulation.">name</a>(<a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() + <span class="stringliteral">&quot;.data_accesses&quot;</span>)
<a name="l00153"></a>00153         .desc(<span class="stringliteral">&quot;DTB accesses&quot;</span>)
<a name="l00154"></a>00154         ;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <a class="code" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">data_hits</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a>;
<a name="l00157"></a>00157     <a class="code" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">data_misses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a>;
<a name="l00158"></a>00158     <a class="code" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">data_acv</a> = <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>;
<a name="l00159"></a>00159     <a class="code" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">data_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a>;
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="comment">// look up an entry in the TLB</span>
<a name="l00163"></a>00163 <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *
<a name="l00164"></a><a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">00164</a> <a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">TLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> vpn, uint8_t asn)
<a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <span class="comment">// assume not found...</span>
<a name="l00167"></a>00167     <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *retval = NULL;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]) {
<a name="l00170"></a>00170         <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;tag &amp;&amp;
<a name="l00171"></a>00171             (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;asn == asn))
<a name="l00172"></a>00172             retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0];
<a name="l00173"></a>00173         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]) {
<a name="l00174"></a>00174             <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;tag &amp;&amp;
<a name="l00175"></a>00175                 (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;asn == asn))
<a name="l00176"></a>00176                 retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1];
<a name="l00177"></a>00177             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2] &amp;&amp; vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;tag &amp;&amp;
<a name="l00178"></a>00178                      (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;asn == asn))
<a name="l00179"></a>00179                 retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2];
<a name="l00180"></a>00180         }
<a name="l00181"></a>00181     }
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="keywordflow">if</span> (retval == NULL) {
<a name="l00184"></a>00184         PageTable::const_iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(vpn);
<a name="l00185"></a>00185         <span class="keywordflow">if</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end()) {
<a name="l00186"></a>00186             <span class="keywordflow">while</span> (i-&gt;first == vpn) {
<a name="l00187"></a>00187                 <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;
<a name="l00188"></a>00188                 <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[index];
<a name="l00189"></a>00189                 assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);
<a name="l00190"></a>00190                 <span class="keywordflow">if</span> (vpn == entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> &amp;&amp; (entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> || entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> == asn)) {
<a name="l00191"></a>00191                     retval = <a class="code" href="classAlphaISA_1_1TLB.html#adaa20cb5617a0a032d5b1e0061995626">updateCache</a>(entry);
<a name="l00192"></a>00192                     <span class="keywordflow">break</span>;
<a name="l00193"></a>00193                 }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195                 ++i;
<a name="l00196"></a>00196             }
<a name="l00197"></a>00197         }
<a name="l00198"></a>00198     }
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;lookup %#x, asn %#x -&gt; %s ppn %#x\n&quot;</span>, vpn, (<span class="keywordtype">int</span>)asn,
<a name="l00201"></a>00201             retval ? <span class="stringliteral">&quot;hit&quot;</span> : <span class="stringliteral">&quot;miss&quot;</span>, retval ? retval-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> : 0);
<a name="l00202"></a>00202     <span class="keywordflow">return</span> retval;
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00206"></a><a class="code" href="classAlphaISA_1_1TLB.html#ac892f601ad5abfcda9fc7576c0ed9f49">00206</a> <a class="code" href="classAlphaISA_1_1TLB.html#ac892f601ad5abfcda9fc7576c0ed9f49">TLB::checkCacheability</a>(<a class="code" href="classRequest.html">RequestPtr</a> &amp;req, <span class="keywordtype">bool</span> itb)
<a name="l00207"></a>00207 {
<a name="l00208"></a>00208     <span class="comment">// in Alpha, cacheability is controlled by upper-level bits of the</span>
<a name="l00209"></a>00209     <span class="comment">// physical address</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211     <span class="comment">/*</span>
<a name="l00212"></a>00212 <span class="comment">     * We support having the uncacheable bit in either bit 39 or bit</span>
<a name="l00213"></a>00213 <span class="comment">     * 40.  The Turbolaser platform (and EV5) support having the bit</span>
<a name="l00214"></a>00214 <span class="comment">     * in 39, but Tsunami (which Linux assumes uses an EV6) generates</span>
<a name="l00215"></a>00215 <span class="comment">     * accesses with the bit in 40.  So we must check for both, but we</span>
<a name="l00216"></a>00216 <span class="comment">     * have debug flags to catch a weird case where both are used,</span>
<a name="l00217"></a>00217 <span class="comment">     * which shouldn&apos;t happen.</span>
<a name="l00218"></a>00218 <span class="comment">     */</span>
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">PAddrUncachedBit43</a>) {
<a name="l00222"></a>00222         <span class="comment">// IPR memory space not implemented</span>
<a name="l00223"></a>00223         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>())) {
<a name="l00224"></a>00224             <span class="keywordflow">return</span> std::make_shared&lt;UnimpFault&gt;(
<a name="l00225"></a>00225                 <span class="stringliteral">&quot;IPR memory space not implemented!&quot;</span>);
<a name="l00226"></a>00226         } <span class="keywordflow">else</span> {
<a name="l00227"></a>00227             <span class="comment">// mark request as uncacheable</span>
<a name="l00228"></a>00228             req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#a9dc1f2eb3d0b63d0375b4cd4174ab467" title="The request is required to be strictly ordered by CPU models and is non-speculative...">Request::STRICT_ORDER</a>);
<a name="l00229"></a>00229 
<a name="l00230"></a>00230             <span class="comment">// Clear bits 42:35 of the physical address (10-2 in</span>
<a name="l00231"></a>00231             <span class="comment">// Tsunami manual)</span>
<a name="l00232"></a>00232             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a>);
<a name="l00233"></a>00233         }
<a name="l00234"></a>00234         <span class="comment">// We shouldn&apos;t be able to read from an uncachable address in Alpha as</span>
<a name="l00235"></a>00235         <span class="comment">// we don&apos;t have a ROM and we don&apos;t want to try to fetch from a device </span>
<a name="l00236"></a>00236         <span class="comment">// register as we destroy any data that is clear-on-read. </span>
<a name="l00237"></a>00237         <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7921dbb27f479247cbe552d2c36a886c" title="Accessor functions for flags.">isUncacheable</a>() &amp;&amp; itb) 
<a name="l00238"></a>00238             <span class="keywordflow">return</span> std::make_shared&lt;UnimpFault&gt;(
<a name="l00239"></a>00239                 <span class="stringliteral">&quot;CPU trying to fetch from uncached I/O&quot;</span>);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241     }
<a name="l00242"></a>00242     <span class="keywordflow">return</span> NoFault;
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="comment">// insert a new TLB entry</span>
<a name="l00247"></a>00247 <span class="keywordtype">void</span>
<a name="l00248"></a><a class="code" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">00248</a> <a class="code" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">TLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)
<a name="l00249"></a>00249 {
<a name="l00250"></a>00250     <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();
<a name="l00251"></a>00251     <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = addr;
<a name="l00252"></a>00252     <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].valid) {
<a name="l00253"></a>00253         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> oldvpn = <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a>;
<a name="l00254"></a>00254         PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(oldvpn);
<a name="l00255"></a>00255 
<a name="l00256"></a>00256         <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end())
<a name="l00257"></a>00257             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);
<a name="l00258"></a>00258 
<a name="l00259"></a>00259         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>;
<a name="l00260"></a>00260         <span class="keywordflow">while</span> ((index = i-&gt;second) != <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>) {
<a name="l00261"></a>00261             <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[index].tag != oldvpn)
<a name="l00262"></a>00262                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);
<a name="l00263"></a>00263 
<a name="l00264"></a>00264             ++i;
<a name="l00265"></a>00265         }
<a name="l00266"></a>00266 
<a name="l00267"></a>00267         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;remove @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>, oldvpn, <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].ppn);
<a name="l00268"></a>00268 
<a name="l00269"></a>00269         <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(i);
<a name="l00270"></a>00270     }
<a name="l00271"></a>00271 
<a name="l00272"></a>00272     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;insert @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>, vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>(), entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);
<a name="l00273"></a>00273 
<a name="l00274"></a>00274     <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>] = entry;
<a name="l00275"></a>00275     table[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> = vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>();
<a name="l00276"></a>00276     table[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].valid = <span class="keyword">true</span>;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278     <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.insert(make_pair(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>(), <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>));
<a name="l00279"></a>00279     <a class="code" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">nextnlu</a>();
<a name="l00280"></a>00280 }
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="keywordtype">void</span>
<a name="l00283"></a><a class="code" href="classAlphaISA_1_1TLB.html#a8bde0af702ab2ab3d6b58f3041c9cd03">00283</a> <a class="code" href="classAlphaISA_1_1TLB.html#a8bde0af702ab2ab3d6b58f3041c9cd03" title="Remove all entries from the TLB.">TLB::flushAll</a>()
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flushAll\n&quot;</span>);
<a name="l00286"></a>00286     memset(<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>) * <a class="code" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a>);
<a name="l00287"></a>00287     <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();
<a name="l00288"></a>00288     <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.clear();
<a name="l00289"></a>00289     <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a> = 0;
<a name="l00290"></a>00290 }
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 <span class="keywordtype">void</span>
<a name="l00293"></a><a class="code" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">00293</a> <a class="code" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">TLB::flushProcesses</a>()
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295     <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();
<a name="l00296"></a>00296     PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.begin();
<a name="l00297"></a>00297     PageTable::iterator end = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end();
<a name="l00298"></a>00298     <span class="keywordflow">while</span> (i != end) {
<a name="l00299"></a>00299         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;
<a name="l00300"></a>00300         <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[index];
<a name="l00301"></a>00301         assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);
<a name="l00302"></a>00302 
<a name="l00303"></a>00303         <span class="comment">// we can&apos;t increment i after we erase it, so save a copy and</span>
<a name="l00304"></a>00304         <span class="comment">// increment it to get the next entry now</span>
<a name="l00305"></a>00305         PageTable::iterator cur = i;
<a name="l00306"></a>00306         ++i;
<a name="l00307"></a>00307 
<a name="l00308"></a>00308         <span class="keywordflow">if</span> (!entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a>) {
<a name="l00309"></a>00309             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flush @%d: %#x -&gt; %#x\n&quot;</span>, index,
<a name="l00310"></a>00310                     entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a>, entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);
<a name="l00311"></a>00311             entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a> = <span class="keyword">false</span>;
<a name="l00312"></a>00312             <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(cur);
<a name="l00313"></a>00313         }
<a name="l00314"></a>00314     }
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 
<a name="l00317"></a>00317 <span class="keywordtype">void</span>
<a name="l00318"></a><a class="code" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">00318</a> <a class="code" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">TLB::flushAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, uint8_t asn)
<a name="l00319"></a>00319 {
<a name="l00320"></a>00320     <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();
<a name="l00321"></a>00321     <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = addr;
<a name="l00322"></a>00322 
<a name="l00323"></a>00323     PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>());
<a name="l00324"></a>00324     <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end())
<a name="l00325"></a>00325         <span class="keywordflow">return</span>;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327     <span class="keywordflow">while</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end() &amp;&amp; i-&gt;first == vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>()) {
<a name="l00328"></a>00328         <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;
<a name="l00329"></a>00329         <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[index];
<a name="l00330"></a>00330         assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);
<a name="l00331"></a>00331 
<a name="l00332"></a>00332         <span class="keywordflow">if</span> (vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>() == entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> &amp;&amp; (entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> || entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> == asn)) {
<a name="l00333"></a>00333             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flushaddr @%d: %#x -&gt; %#x\n&quot;</span>, index, vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a3b974ff2832fb30991a6a9c1b6e4cc0f">vpn</a>(),
<a name="l00334"></a>00334                     entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);
<a name="l00335"></a>00335 
<a name="l00336"></a>00336             <span class="comment">// invalidate this entry</span>
<a name="l00337"></a>00337             entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a> = <span class="keyword">false</span>;
<a name="l00338"></a>00338 
<a name="l00339"></a>00339             <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(i++);
<a name="l00340"></a>00340         } <span class="keywordflow">else</span> {
<a name="l00341"></a>00341             ++i;
<a name="l00342"></a>00342         }
<a name="l00343"></a>00343     }
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="keywordtype">void</span>
<a name="l00348"></a>00348 <a class="code" href="classAlphaISA_1_1TLB.html#a24c9e105f53fdc08cdb71d79b5487b90">TLB::serialize</a>(ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a>);
<a name="l00351"></a>00351     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>);
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00354"></a>00354         <a class="code" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">nameOut</a>(os, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.Entry%d&quot;</span>, <a class="code" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>(), <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00355"></a>00355         <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7213c0713fcce1960d4c8b610ca6a980">serialize</a>(os);
<a name="l00356"></a>00356     }
<a name="l00357"></a>00357 }
<a name="l00358"></a>00358 
<a name="l00359"></a>00359 <span class="keywordtype">void</span>
<a name="l00360"></a>00360 <a class="code" href="classAlphaISA_1_1TLB.html#a19d85581e615bb48a838282e2677e6f9">TLB::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> <span class="keywordtype">string</span> &amp;section)
<a name="l00361"></a>00361 {
<a name="l00362"></a>00362     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(size);
<a name="l00363"></a>00363     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>);
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00366"></a>00366         <a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].unserialize(cp, <a class="code" href="cprintf_8hh.html#a6d479f953c49f7538f6b4fac54cbf201">csprintf</a>(<span class="stringliteral">&quot;%s.Entry%d&quot;</span>, section, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00367"></a>00367         <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].valid) {
<a name="l00368"></a>00368             <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.insert(make_pair(<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].tag, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00369"></a>00369         }
<a name="l00370"></a>00370     }
<a name="l00371"></a>00371 }
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00374"></a><a class="code" href="classAlphaISA_1_1TLB.html#a9ce16186d733455a059b2b1c10388fc7">00374</a> <a class="code" href="classAlphaISA_1_1TLB.html#a9ce16186d733455a059b2b1c10388fc7">TLB::translateInst</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)
<a name="l00375"></a>00375 {
<a name="l00376"></a>00376     <span class="comment">//If this is a pal pc, then set PHYSICAL</span>
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a> &amp;&amp; <a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#aa558cd3835df8433f007d63aa833b376" title="Accessor function for pc.">getPC</a>()))
<a name="l00378"></a>00378         req-&gt;<a class="code" href="classRequest.html#a7d04b40518d8d721b2adc42a2c0209f7" title="Note that unlike other accessors, this function sets *specific flags* (ORs them in);...">setFlags</a>(<a class="code" href="classRequest.html#aa81c66e512c0db7eadf20406184b9d08" title="The virtual address is also the physical address.">Request::PHYSICAL</a>);
<a name="l00379"></a>00379 
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#aa558cd3835df8433f007d63aa833b376" title="Accessor function for pc.">getPC</a>())) {
<a name="l00381"></a>00381         <span class="comment">// strip off PAL PC marker (lsb is 1)</span>
<a name="l00382"></a>00382         req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>((req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &amp; ~3) &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);
<a name="l00383"></a>00383         <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a>++;
<a name="l00384"></a>00384         <span class="keywordflow">return</span> NoFault;
<a name="l00385"></a>00385     }
<a name="l00386"></a>00386 
<a name="l00387"></a>00387     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="classRequest.html#aa81c66e512c0db7eadf20406184b9d08" title="The virtual address is also the physical address.">Request::PHYSICAL</a>) {
<a name="l00388"></a>00388         req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00389"></a>00389     } <span class="keywordflow">else</span> {
<a name="l00390"></a>00390         <span class="comment">// verify that this is a good virtual address</span>
<a name="l00391"></a>00391         <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">validVirtualAddress</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>())) {
<a name="l00392"></a>00392             <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;
<a name="l00393"></a>00393             <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00394"></a>00394         }
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 
<a name="l00397"></a>00397         <span class="comment">// VA&lt;42:41&gt; == 2, VA&lt;39:13&gt; maps directly to PA&lt;39:13&gt; for EV5</span>
<a name="l00398"></a>00398         <span class="comment">// VA&lt;47:41&gt; == 0x7e, VA&lt;40:13&gt; maps directly to PA&lt;40:13&gt; for EV6</span>
<a name="l00399"></a>00399         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()) == 0x7e) {
<a name="l00400"></a>00400             <span class="comment">// only valid in kernel mode</span>
<a name="l00401"></a>00401             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>)) !=
<a name="l00402"></a>00402                 <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>) {
<a name="l00403"></a>00403                 <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;
<a name="l00404"></a>00404                 <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00405"></a>00405             }
<a name="l00406"></a>00406 
<a name="l00407"></a>00407             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);
<a name="l00408"></a>00408 
<a name="l00409"></a>00409             <span class="comment">// sign extend the physical address properly</span>
<a name="l00410"></a>00410             <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a>)
<a name="l00411"></a>00411                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xf0000000000));
<a name="l00412"></a>00412             <span class="keywordflow">else</span>
<a name="l00413"></a>00413                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffffffff));
<a name="l00414"></a>00414         } <span class="keywordflow">else</span> {
<a name="l00415"></a>00415             <span class="comment">// not a physical address: need to look up pte</span>
<a name="l00416"></a>00416             <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>));
<a name="l00417"></a>00417             <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">lookup</a>(<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()).vpn(),
<a name="l00418"></a>00418                               asn);
<a name="l00419"></a>00419 
<a name="l00420"></a>00420             <span class="keywordflow">if</span> (!entry) {
<a name="l00421"></a>00421                 <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a>++;
<a name="l00422"></a>00422                 <span class="keywordflow">return</span> std::make_shared&lt;ItbPageFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00423"></a>00423             }
<a name="l00424"></a>00424 
<a name="l00425"></a>00425             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>) +
<a name="l00426"></a>00426                           (<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()).<a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>()
<a name="l00427"></a>00427                            &amp; ~3));
<a name="l00428"></a>00428 
<a name="l00429"></a>00429             <span class="comment">// check permissions for this access</span>
<a name="l00430"></a>00430             <span class="keywordflow">if</span> (!(entry-&gt;xre &amp;
<a name="l00431"></a>00431                   (1 &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>))))) {
<a name="l00432"></a>00432                 <span class="comment">// instruction access fault</span>
<a name="l00433"></a>00433                 <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;
<a name="l00434"></a>00434                 <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00435"></a>00435             }
<a name="l00436"></a>00436 
<a name="l00437"></a>00437             <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a>++;
<a name="l00438"></a>00438         }
<a name="l00439"></a>00439     }
<a name="l00440"></a>00440 
<a name="l00441"></a>00441     <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span>
<a name="l00442"></a>00442     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; ~<a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>) {
<a name="l00443"></a>00443         <span class="keywordflow">return</span> std::make_shared&lt;MachineCheckFault&gt;();
<a name="l00444"></a>00444     }
<a name="l00445"></a>00445 
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#ac892f601ad5abfcda9fc7576c0ed9f49">checkCacheability</a>(req, <span class="keyword">true</span>);
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 }
<a name="l00449"></a>00449 
<a name="l00450"></a>00450 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00451"></a><a class="code" href="classAlphaISA_1_1TLB.html#a336151e978af0ae7055248968219ed2b">00451</a> <a class="code" href="classAlphaISA_1_1TLB.html#a336151e978af0ae7055248968219ed2b">TLB::translateData</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keywordtype">bool</span> write)
<a name="l00452"></a>00452 {
<a name="l00453"></a>00453     <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> =
<a name="l00454"></a>00454         (<a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>));
<a name="l00455"></a>00455 
<a name="l00459"></a>00459     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &amp; (req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>() - 1)) {
<a name="l00460"></a>00460         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Alignment Fault on %#x, size = %d\n&quot;</span>, req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00461"></a>00461                 req-&gt;<a class="code" href="classRequest.html#a9b3e6c5354eaaaefeaf30b06a38b9c2a">getSize</a>());
<a name="l00462"></a>00462         uint64_t flags = write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0;
<a name="l00463"></a>00463         <span class="keywordflow">return</span> std::make_shared&lt;DtbAlignmentFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00464"></a>00464                                                    req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00465"></a>00465                                                    flags);
<a name="l00466"></a>00466     }
<a name="l00467"></a>00467 
<a name="l00468"></a>00468     <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;<a class="code" href="classRequest.html#aa558cd3835df8433f007d63aa833b376" title="Accessor function for pc.">getPC</a>())) {
<a name="l00469"></a>00469         mode = (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="structAlphaISA_1_1AlphaRequestFlags.html#a69e96e716e61e0052f47489c0e8f1dff" title="Use the alternate mode bits in ALPHA.">AlphaRequestFlags::ALTMODE</a>) ?
<a name="l00470"></a>00470             (<a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a>(
<a name="l00471"></a>00471                 tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>))
<a name="l00472"></a>00472             : <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>;
<a name="l00473"></a>00473     }
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="classRequest.html#aa81c66e512c0db7eadf20406184b9d08" title="The virtual address is also the physical address.">Request::PHYSICAL</a>) {
<a name="l00476"></a>00476         req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>());
<a name="l00477"></a>00477     } <span class="keywordflow">else</span> {
<a name="l00478"></a>00478         <span class="comment">// verify that this is a good virtual address</span>
<a name="l00479"></a>00479         <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">validVirtualAddress</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>())) {
<a name="l00480"></a>00480             <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++; }
<a name="l00481"></a>00481             uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |
<a name="l00482"></a>00482                 <a class="code" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">MM_STAT_BAD_VA_MASK</a> |
<a name="l00483"></a>00483                 <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a>;
<a name="l00484"></a>00484             <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00485"></a>00485                                                   req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00486"></a>00486                                                   flags);
<a name="l00487"></a>00487         }
<a name="l00488"></a>00488 
<a name="l00489"></a>00489         <span class="comment">// Check for &quot;superpage&quot; mapping</span>
<a name="l00490"></a>00490         <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()) == 0x7e) {
<a name="l00491"></a>00491             <span class="comment">// only valid in kernel mode</span>
<a name="l00492"></a>00492             <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>)) !=
<a name="l00493"></a>00493                 <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>) {
<a name="l00494"></a>00494                 <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++; }
<a name="l00495"></a>00495                 uint64_t flags = ((write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |
<a name="l00496"></a>00496                                   <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a>);
<a name="l00497"></a>00497 
<a name="l00498"></a>00498                 <span class="keywordflow">return</span> std::make_shared&lt;DtbAcvFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00499"></a>00499                                                      req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00500"></a>00500                                                      flags);
<a name="l00501"></a>00501             }
<a name="l00502"></a>00502 
<a name="l00503"></a>00503             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);
<a name="l00504"></a>00504 
<a name="l00505"></a>00505             <span class="comment">// sign extend the physical address properly</span>
<a name="l00506"></a>00506             <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a>)
<a name="l00507"></a>00507                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xf0000000000));
<a name="l00508"></a>00508             <span class="keywordflow">else</span>
<a name="l00509"></a>00509                 req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>(req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(0xffffffffff));
<a name="l00510"></a>00510         } <span class="keywordflow">else</span> {
<a name="l00511"></a>00511             <span class="keywordflow">if</span> (write)
<a name="l00512"></a>00512                 <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a>++;
<a name="l00513"></a>00513             <span class="keywordflow">else</span>
<a name="l00514"></a>00514                 <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a>++;
<a name="l00515"></a>00515 
<a name="l00516"></a>00516             <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>));
<a name="l00517"></a>00517 
<a name="l00518"></a>00518             <span class="comment">// not a physical address: need to look up pte</span>
<a name="l00519"></a>00519             <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">lookup</a>(<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()).vpn(), asn);
<a name="l00520"></a>00520 
<a name="l00521"></a>00521             <span class="keywordflow">if</span> (!entry) {
<a name="l00522"></a>00522                 <span class="comment">// page fault</span>
<a name="l00523"></a>00523                 <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a>++; }
<a name="l00524"></a>00524                 uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |
<a name="l00525"></a>00525                     <a class="code" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">MM_STAT_DTB_MISS_MASK</a>;
<a name="l00526"></a>00526                 <span class="keywordflow">return</span> (req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>() &amp; <a class="code" href="structAlphaISA_1_1AlphaRequestFlags.html#a62b0337a0f74cf6de1915c87aa5e1ddd" title="The request is an ALPHA VPTE pal access (hw_ld).">AlphaRequestFlags::VPTE</a>) ?
<a name="l00527"></a>00527                     (<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>)(std::make_shared&lt;PDtbMissFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00528"></a>00528                                                             req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00529"></a>00529                                                             flags)) :
<a name="l00530"></a>00530                     (<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>)(std::make_shared&lt;NDtbMissFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00531"></a>00531                                                             req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00532"></a>00532                                                             flags));
<a name="l00533"></a>00533             }
<a name="l00534"></a>00534 
<a name="l00535"></a>00535             req-&gt;<a class="code" href="classRequest.html#ae2e4cad1ec45a1cb2a31215f7af9f4af" title="Set just the physical address.">setPaddr</a>((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>) +
<a name="l00536"></a>00536                           <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>()).<a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>());
<a name="l00537"></a>00537 
<a name="l00538"></a>00538             <span class="keywordflow">if</span> (write) {
<a name="l00539"></a>00539                 <span class="keywordflow">if</span> (!(entry-&gt;xwe &amp; <a class="code" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {
<a name="l00540"></a>00540                     <span class="comment">// declare the instruction access fault</span>
<a name="l00541"></a>00541                     <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++;
<a name="l00542"></a>00542                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> |
<a name="l00543"></a>00543                         <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> |
<a name="l00544"></a>00544                         (entry-&gt;fonw ? <a class="code" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a> : 0);
<a name="l00545"></a>00545                     <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00546"></a>00546                                                           req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00547"></a>00547                                                           flags);
<a name="l00548"></a>00548                 }
<a name="l00549"></a>00549                 <span class="keywordflow">if</span> (entry-&gt;fonw) {
<a name="l00550"></a>00550                     <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++;
<a name="l00551"></a>00551                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> | <a class="code" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a>;
<a name="l00552"></a>00552                     <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00553"></a>00553                                                           req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00554"></a>00554                                                           flags);
<a name="l00555"></a>00555                 }
<a name="l00556"></a>00556             } <span class="keywordflow">else</span> {
<a name="l00557"></a>00557                 <span class="keywordflow">if</span> (!(entry-&gt;xre &amp; <a class="code" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {
<a name="l00558"></a>00558                     <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++;
<a name="l00559"></a>00559                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> |
<a name="l00560"></a>00560                         (entry-&gt;fonr ? <a class="code" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a> : 0);
<a name="l00561"></a>00561                     <span class="keywordflow">return</span> std::make_shared&lt;DtbAcvFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00562"></a>00562                                                          req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00563"></a>00563                                                          flags);
<a name="l00564"></a>00564                 }
<a name="l00565"></a>00565                 <span class="keywordflow">if</span> (entry-&gt;fonr) {
<a name="l00566"></a>00566                     <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++;
<a name="l00567"></a>00567                     uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a>;
<a name="l00568"></a>00568                     <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;<a class="code" href="classRequest.html#afd69006362aca38468eb15ad06c3f79b">getVaddr</a>(),
<a name="l00569"></a>00569                                                           req-&gt;<a class="code" href="classRequest.html#ab5c7328019f59c101363cfb6b0cb51f2" title="Accessor for flags.">getFlags</a>(),
<a name="l00570"></a>00570                                                           flags);
<a name="l00571"></a>00571                 }
<a name="l00572"></a>00572             }
<a name="l00573"></a>00573         }
<a name="l00574"></a>00574 
<a name="l00575"></a>00575         <span class="keywordflow">if</span> (write)
<a name="l00576"></a>00576             <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a>++;
<a name="l00577"></a>00577         <span class="keywordflow">else</span>
<a name="l00578"></a>00578             <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a>++;
<a name="l00579"></a>00579     }
<a name="l00580"></a>00580 
<a name="l00581"></a>00581     <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span>
<a name="l00582"></a>00582     <span class="keywordflow">if</span> (req-&gt;<a class="code" href="classRequest.html#a7879d8a6ae8ad1af09a4cd55d7787fba">getPaddr</a>() &amp; ~<a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>) {
<a name="l00583"></a>00583         <span class="keywordflow">return</span> std::make_shared&lt;MachineCheckFault&gt;();
<a name="l00584"></a>00584     }
<a name="l00585"></a>00585 
<a name="l00586"></a>00586     <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#ac892f601ad5abfcda9fc7576c0ed9f49">checkCacheability</a>(req);
<a name="l00587"></a>00587 }
<a name="l00588"></a>00588 
<a name="l00589"></a>00589 <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;
<a name="l00590"></a><a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">00590</a> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">TLB::index</a>(<span class="keywordtype">bool</span> advance)
<a name="l00591"></a>00591 {
<a name="l00592"></a>00592     <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>];
<a name="l00593"></a>00593 
<a name="l00594"></a>00594     <span class="keywordflow">if</span> (advance)
<a name="l00595"></a>00595         <a class="code" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">nextnlu</a>();
<a name="l00596"></a>00596 
<a name="l00597"></a>00597     <span class="keywordflow">return</span> *entry;
<a name="l00598"></a>00598 }
<a name="l00599"></a>00599 
<a name="l00600"></a>00600 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00601"></a><a class="code" href="classAlphaISA_1_1TLB.html#aa475402fd886c1457557441196135f52">00601</a> <a class="code" href="classAlphaISA_1_1TLB.html#aa475402fd886c1457557441196135f52">TLB::translateAtomic</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00602"></a>00602 {
<a name="l00603"></a>00603     <span class="keywordflow">if</span> (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>)
<a name="l00604"></a>00604         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a9ce16186d733455a059b2b1c10388fc7">translateInst</a>(req, tc);
<a name="l00605"></a>00605     <span class="keywordflow">else</span>
<a name="l00606"></a>00606         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a336151e978af0ae7055248968219ed2b">translateData</a>(req, tc, mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);
<a name="l00607"></a>00607 }
<a name="l00608"></a>00608 
<a name="l00609"></a>00609 <span class="keywordtype">void</span>
<a name="l00610"></a><a class="code" href="classAlphaISA_1_1TLB.html#a3bd3742df623456b85f2b027052618c5">00610</a> <a class="code" href="classAlphaISA_1_1TLB.html#a3bd3742df623456b85f2b027052618c5">TLB::translateTiming</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>,
<a name="l00611"></a>00611         <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00612"></a>00612 {
<a name="l00613"></a>00613     assert(translation);
<a name="l00614"></a>00614     translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#afe85aede0acd3ea166bc7a9ac74ff224">finish</a>(<a class="code" href="classAlphaISA_1_1TLB.html#aa475402fd886c1457557441196135f52">translateAtomic</a>(req, tc, mode), req, tc, mode);
<a name="l00615"></a>00615 }
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00618"></a><a class="code" href="classAlphaISA_1_1TLB.html#a3d0da2f71874b330f7d18672ece64fae">00618</a> <a class="code" href="classAlphaISA_1_1TLB.html#a3d0da2f71874b330f7d18672ece64fae" title="translateFunctional stub function for future CheckerCPU support">TLB::translateFunctional</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)
<a name="l00619"></a>00619 {
<a name="l00620"></a>00620     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Not implemented\n&quot;</span>);
<a name="l00621"></a>00621     <span class="keywordflow">return</span> NoFault;
<a name="l00622"></a>00622 }
<a name="l00623"></a>00623 
<a name="l00624"></a>00624 <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>
<a name="l00625"></a><a class="code" href="classAlphaISA_1_1TLB.html#a774026e6872bfc416a572a25f741f7aa">00625</a> <a class="code" href="classAlphaISA_1_1TLB.html#a774026e6872bfc416a572a25f741f7aa">TLB::finalizePhysical</a>(<a class="code" href="classRequest.html">RequestPtr</a> req, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)<span class="keyword"> const</span>
<a name="l00626"></a>00626 <span class="keyword"></span>{
<a name="l00627"></a>00627     <span class="keywordflow">return</span> NoFault;
<a name="l00628"></a>00628 }
<a name="l00629"></a>00629 
<a name="l00630"></a>00630 } <span class="comment">// namespace AlphaISA</span>
<a name="l00631"></a>00631 
<a name="l00632"></a>00632 <a class="code" href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a> *
<a name="l00633"></a>00633 AlphaTLBParams::create()
<a name="l00634"></a>00634 {
<a name="l00635"></a>00635     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1TLB.html#a42c73eca682f035ad90ad1ae1ff69dab">AlphaISA::TLB</a>(<span class="keyword">this</span>);
<a name="l00636"></a>00636 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:06 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
