// Seed: 3016181993
module module_0 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    output wor id_15,
    input uwire id_16,
    input wire id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20,
    output wire id_21
);
  assign id_11 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    inout uwire id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_5,
      id_5,
      id_0,
      id_5,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5
  );
endmodule
