EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4850 2800 1050 1500
U 5E111B97
F0 "FPGA" 50
F1 "fpga.sch" 50
F2 "RLY_BUS[0..7]" O R 5900 2900 50 
F3 "RLY_CLK[0..15]" O R 5900 3000 50 
F4 "IO[0..7]" B R 5900 3100 50 
F5 "D[0..7]" B L 4850 3000 50 
F6 "~R~W" I L 4850 3100 50 
F7 "RST" I L 4850 3400 50 
F8 "CLK" I L 4850 3300 50 
F9 "SS" I L 4850 3600 50 
F10 "SCK" I L 4850 3700 50 
F11 "SDI" I L 4850 3800 50 
F12 "SDO" O L 4850 3900 50 
F13 "CRESET" I L 4850 4100 50 
F14 "CMD" I L 4850 3200 50 
F15 "PGM" I L 4850 4000 50 
F16 "VRELAY" U L 4850 4200 50 
F17 "A[0..6]" I L 4850 2900 50 
$EndSheet
$EndSCHEMATC
