<html><body>
<pre>
 
cpldfit:  version K.31                              Xilinx Inc.
                                  Fitter Report
Design Name: dwnldpar                            Date:  1-17-2015,  4:09PM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
27 /72  ( 37%) 48  /360  ( 13%) 30 /216 ( 14%)   9  /72  ( 12%) 40 /52  ( 77%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        9/54       16/90       6/13
FB2           8/18        9/54       11/90       8/13
FB3           9/18       10/54       18/90       9/14
FB4           4/18        2/54        3/90       3/12
             -----       -----       -----      -----    
             27/72       30/216      48/360     26/52 

* - Resource is exhausted

** Global Control Resources **

Signal 'master_clk' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   13          13    |  I/O              :    35      46
Output        :   26          26    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     40          40

** Power Data **

There are 27 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'master_clk' based upon the LOC
   constraint 'P17'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The
   constraint is not supported for targeted device and is ignored.
WARNING:Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The
   constraint is not supported for targeted device and is ignored.
WARNING:Cpld:1258 - Invalid constraint 'PULLUP' found in netlist.  The
   constraint is not supported for targeted device and is ignored.
*************************  Summary of Mapped Logic  ************************

** 26 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
fpga_d<4>           3     3     FB1_2   8    I/O     O       STD  FAST RESET
fpga_d<5>           3     3     FB1_5   9    I/O     O       STD  FAST RESET
fpga_d<6>           3     3     FB1_6   10   I/O     O       STD  FAST RESET
fpga_d<7>           3     3     FB1_8   11   I/O     O       STD  FAST RESET
pp_s<5>             2     2     FB1_9   15   GCK/I/O O       STD  FAST RESET
pp_s<4>             2     2     FB1_11  16   GCK/I/O O       STD  FAST RESET
clka                1     1     FB2_2   60   I/O     O       STD  FAST RESET
fpga_tck            0     0     FB2_3   58   I/O     O       STD  FAST 
fpga_cclk           1     1     FB2_4   59   I/O     O       STD  FAST 
fpga_prog_n         1     1     FB2_6   62   I/O     O       STD  FAST 
fpga_d<0>           2     2     FB2_12  4    I/O     O       STD  FAST 
fpga_d<1>           2     3     FB2_14  5    GTS/I/O O       STD  FAST 
fpga_d<2>           2     2     FB2_15  6    I/O     O       STD  FAST 
fpga_d<3>           2     2     FB2_17  7    I/O     O       STD  FAST 
fpga_pp_d<7>        2     2     FB3_4   32   I/O     O       STD  FAST 
fpga_pp_d<5>        2     2     FB3_6   34   I/O     O       STD  FAST 
pp_s<3>             2     2     FB3_9   27   I/O     O       STD  FAST RESET
fpga_pp_d<1>        2     2     FB3_10  39   I/O     O       STD  FAST 
fpga_pp_d<6>        2     2     FB3_11  33   I/O     O       STD  FAST 
fpga_pp_d<0>        2     2     FB3_12  40   I/O     O       STD  FAST 
fpga_pp_d<4>        2     2     FB3_14  35   I/O     O       STD  FAST 
fpga_pp_d<3>        2     2     FB3_15  36   I/O     O       STD  FAST 
fpga_pp_d<2>        2     2     FB3_17  38   I/O     O       STD  FAST 
fpga_cs_n           1     1     FB4_12  52   I/O     O       STD  FAST 
fpga_wr_n           1     1     FB4_15  56   I/O     O       STD  FAST 
clkb                1     1     FB4_17  57   I/O     O       STD  FAST 

** 1 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
clk_divider<0>      0     0     FB4_18  STD  RESET

** 14 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
pp_d<7>             FB1_10  18   I/O     I
pp_d<3>             FB1_12  23   I/O     I
master_clk          FB1_14  17   GCK/I/O GCK/I
pp_d<6>             FB1_15  19   I/O     I
pp_d<5>             FB1_17  20   I/O     I
fpga_done           FB2_8   63   I/O     I
fpga_pp_s<3>        FB2_9   64   GSR/I/O I
flash_ce_n          FB2_10  1    I/O     I
pp_d<4>             FB3_2   22   I/O     I
pp_d<0>             FB3_3   31   I/O     I
pp_d<2>             FB3_5   24   I/O     I
pp_d<1>             FB3_8   25   I/O     I
fpga_pp_s<5>        FB4_6   49   I/O     I
fpga_pp_s<4>        FB4_14  50   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
fpga_d<4>             3       0     0   2     FB1_2   8     I/O     O
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4   13    I/O     
fpga_d<5>             3       0     0   2     FB1_5   9     I/O     O
fpga_d<6>             3       0     0   2     FB1_6   10    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
fpga_d<7>             3       0     0   2     FB1_8   11    I/O     O
pp_s<5>               2       0     0   3     FB1_9   15    GCK/I/O O
(unused)              0       0     0   5     FB1_10  18    I/O     I
pp_s<4>               2       0     0   3     FB1_11  16    GCK/I/O O
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_15  19    I/O     I
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: flash_ce_n         4: fpga_pp_s<4>       7: pp_d<3> 
  2: pp_d<0>            5: fpga_pp_s<5>       8: pp_d<4> 
  3: fpga_done          6: pp_d<2>            9: pp_d<5> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
fpga_d<4>            .XX..X.................................. 3
fpga_d<5>            .XX...X................................. 3
fpga_d<6>            .XX....X................................ 3
fpga_d<7>            .XX.....X............................... 3
pp_s<5>              X...X................................... 2
pp_s<4>              X..X.................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
clka                  1       0     0   4     FB2_2   60    I/O     O
fpga_tck              0       0     0   5     FB2_3   58    I/O     O
fpga_cclk             1       0     0   4     FB2_4   59    I/O     O
(unused)              0       0     0   5     FB2_5   61    I/O     
fpga_prog_n           1       0     0   4     FB2_6   62    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   63    I/O     I
(unused)              0       0     0   5     FB2_9   64    GSR/I/O I
(unused)              0       0     0   5     FB2_10  1     I/O     I
(unused)              0       0     0   5     FB2_11  2     GTS/I/O 
fpga_d<0>             2       0     0   3     FB2_12  4     I/O     O
(unused)              0       0     0   5     FB2_13        (b)     
fpga_d<1>             2       0     0   3     FB2_14  5     GTS/I/O O
fpga_d<2>             2       0     0   3     FB2_15  6     I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
fpga_d<3>             2       0     0   3     FB2_17  7     I/O     O
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: clk_divider<0>     4: fpga_done          7: pp_d<4> 
  2: flash_ce_n         5: pp_d<2>            8: pp_d<5> 
  3: pp_d<0>            6: pp_d<3>            9: pp_d<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
clka                 X....................................... 1
fpga_tck             ........................................ 0
fpga_cclk            ..X..................................... 1
fpga_prog_n          ........X............................... 1
fpga_d<0>            ...XX................................... 2
fpga_d<1>            .X.X.X.................................. 3
fpga_d<2>            ...X..X................................. 2
fpga_d<3>            ...X...X................................ 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   22    I/O     I
(unused)              0       0     0   5     FB3_3   31    I/O     I
fpga_pp_d<7>          2       0     0   3     FB3_4   32    I/O     O
(unused)              0       0     0   5     FB3_5   24    I/O     I
fpga_pp_d<5>          2       0     0   3     FB3_6   34    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   25    I/O     I
pp_s<3>               2       0     0   3     FB3_9   27    I/O     O
fpga_pp_d<1>          2       0     0   3     FB3_10  39    I/O     O
fpga_pp_d<6>          2       0     0   3     FB3_11  33    I/O     O
fpga_pp_d<0>          2       0     0   3     FB3_12  40    I/O     O
(unused)              0       0     0   5     FB3_13        (b)     
fpga_pp_d<4>          2       0     0   3     FB3_14  35    I/O     O
fpga_pp_d<3>          2       0     0   3     FB3_15  36    I/O     O
(unused)              0       0     0   5     FB3_16  42    I/O     
fpga_pp_d<2>          2       0     0   3     FB3_17  38    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: flash_ce_n         5: pp_d<2>            8: pp_d<5> 
  2: pp_d<0>            6: pp_d<3>            9: pp_d<6> 
  3: fpga_pp_s<3>       7: pp_d<4>           10: pp_d<7> 
  4: pp_d<1>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
fpga_pp_d<7>         X........X.............................. 2
fpga_pp_d<5>         X......X................................ 2
pp_s<3>              X.X..................................... 2
fpga_pp_d<1>         X..X.................................... 2
fpga_pp_d<6>         X.......X............................... 2
fpga_pp_d<0>         XX...................................... 2
fpga_pp_d<4>         X.....X................................. 2
fpga_pp_d<3>         X....X.................................. 2
fpga_pp_d<2>         X...X................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   43    I/O     
(unused)              0       0     0   5     FB4_3   46    I/O     
(unused)              0       0     0   5     FB4_4   47    I/O     
(unused)              0       0     0   5     FB4_5   44    I/O     
(unused)              0       0     0   5     FB4_6   49    I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   45    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10  51    I/O     
(unused)              0       0     0   5     FB4_11  48    I/O     
fpga_cs_n             1       0     0   4     FB4_12  52    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  50    I/O     I
fpga_wr_n             1       0     0   4     FB4_15  56    I/O     O
(unused)              0       0     0   5     FB4_16        (b)     
clkb                  1       0     0   4     FB4_17  57    I/O     O
clk_divider<0>        0       0     0   5     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: master_clk         2: fpga_done        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
fpga_cs_n            .X...................................... 1
fpga_wr_n            .X...................................... 1
clkb                 X....................................... 1
clk_divider<0>       ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_clk_divider0: FTCPE port map (clk_divider(0),'1',master_clk,'0','0');

FTCPE_clka: FTCPE port map (clka,clk_divider(0),master_clk,'0','0');


clkb <= master_clk;


fpga_cclk <= pp_d(0);


fpga_cs_n_I <= '0';
fpga_cs_n <= fpga_cs_n_I when fpga_cs_n_OE = '1' else 'Z';
fpga_cs_n_OE <= NOT fpga_done;


fpga_d_I(0) <= pp_d(2);
fpga_d(0) <= fpga_d_I(0) when fpga_d_OE(0) = '1' else 'Z';
fpga_d_OE(0) <= NOT fpga_done;


fpga_d_I(1) <= NOT ((NOT fpga_done AND NOT pp_d(3)));
fpga_d(1) <= fpga_d_I(1) when fpga_d_OE(1) = '1' else 'Z';
fpga_d_OE(1) <= NOT ((fpga_done AND NOT flash_ce_n));


fpga_d_I(2) <= pp_d(4);
fpga_d(2) <= fpga_d_I(2) when fpga_d_OE(2) = '1' else 'Z';
fpga_d_OE(2) <= NOT fpga_done;


fpga_d_I(3) <= pp_d(5);
fpga_d(3) <= fpga_d_I(3) when fpga_d_OE(3) = '1' else 'Z';
fpga_d_OE(3) <= NOT fpga_done;

FDCPE_fpga_d4: FDCPE port map (fpga_d_I(4),pp_d(2),NOT pp_d(0),'0','0');
fpga_d(4) <= fpga_d_I(4) when fpga_d_OE(4) = '1' else 'Z';
fpga_d_OE(4) <= NOT fpga_done;

FDCPE_fpga_d5: FDCPE port map (fpga_d_I(5),pp_d(3),NOT pp_d(0),'0','0');
fpga_d(5) <= fpga_d_I(5) when fpga_d_OE(5) = '1' else 'Z';
fpga_d_OE(5) <= NOT fpga_done;

FDCPE_fpga_d6: FDCPE port map (fpga_d_I(6),pp_d(4),NOT pp_d(0),'0','0');
fpga_d(6) <= fpga_d_I(6) when fpga_d_OE(6) = '1' else 'Z';
fpga_d_OE(6) <= NOT fpga_done;

FDCPE_fpga_d7: FDCPE port map (fpga_d_I(7),pp_d(5),NOT pp_d(0),'0','0');
fpga_d(7) <= fpga_d_I(7) when fpga_d_OE(7) = '1' else 'Z';
fpga_d_OE(7) <= NOT fpga_done;


fpga_pp_d_I(0) <= NOT pp_d(0);
fpga_pp_d(0) <= fpga_pp_d_I(0) when fpga_pp_d_OE(0) = '1' else 'Z';
fpga_pp_d_OE(0) <= flash_ce_n;


fpga_pp_d_I(1) <= NOT pp_d(1);
fpga_pp_d(1) <= fpga_pp_d_I(1) when fpga_pp_d_OE(1) = '1' else 'Z';
fpga_pp_d_OE(1) <= flash_ce_n;


fpga_pp_d_I(2) <= pp_d(2);
fpga_pp_d(2) <= fpga_pp_d_I(2) when fpga_pp_d_OE(2) = '1' else 'Z';
fpga_pp_d_OE(2) <= flash_ce_n;


fpga_pp_d_I(3) <= pp_d(3);
fpga_pp_d(3) <= fpga_pp_d_I(3) when fpga_pp_d_OE(3) = '1' else 'Z';
fpga_pp_d_OE(3) <= flash_ce_n;


fpga_pp_d_I(4) <= pp_d(4);
fpga_pp_d(4) <= fpga_pp_d_I(4) when fpga_pp_d_OE(4) = '1' else 'Z';
fpga_pp_d_OE(4) <= flash_ce_n;


fpga_pp_d_I(5) <= pp_d(5);
fpga_pp_d(5) <= fpga_pp_d_I(5) when fpga_pp_d_OE(5) = '1' else 'Z';
fpga_pp_d_OE(5) <= flash_ce_n;


fpga_pp_d_I(6) <= pp_d(6);
fpga_pp_d(6) <= fpga_pp_d_I(6) when fpga_pp_d_OE(6) = '1' else 'Z';
fpga_pp_d_OE(6) <= flash_ce_n;


fpga_pp_d_I(7) <= pp_d(7);
fpga_pp_d(7) <= fpga_pp_d_I(7) when fpga_pp_d_OE(7) = '1' else 'Z';
fpga_pp_d_OE(7) <= flash_ce_n;


fpga_prog_n_I <= '0';
fpga_prog_n <= fpga_prog_n_I when fpga_prog_n_OE = '1' else 'Z';
fpga_prog_n_OE <= NOT pp_d(7);


fpga_tck <= '0';


fpga_wr_n_I <= '0';
fpga_wr_n <= fpga_wr_n_I when fpga_wr_n_OE = '1' else 'Z';
fpga_wr_n_OE <= NOT fpga_done;

FDCPE_pp_s3: FDCPE port map (pp_s(3),'0','0',pp_s_CLR(3),pp_s_PRE(3));
pp_s_CLR(3) <= (flash_ce_n AND NOT fpga_pp_s(3));
pp_s_PRE(3) <= (flash_ce_n AND fpga_pp_s(3));

FDCPE_pp_s4: FDCPE port map (pp_s(4),'0','0',pp_s_CLR(4),pp_s_PRE(4));
pp_s_CLR(4) <= (flash_ce_n AND NOT fpga_pp_s(4));
pp_s_PRE(4) <= (flash_ce_n AND fpga_pp_s(4));

FDCPE_pp_s5: FDCPE port map (pp_s(5),'0','0',pp_s_CLR(5),pp_s_PRE(5));
pp_s_CLR(5) <= (flash_ce_n AND NOT fpga_pp_s(5));
pp_s_PRE(5) <= (flash_ce_n AND fpga_pp_s(5));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 flash_ce_n                       33 fpga_pp_d<6>                  
  2 KPR                              34 fpga_pp_d<5>                  
  3 VCC                              35 fpga_pp_d<4>                  
  4 fpga_d<0>                        36 fpga_pp_d<3>                  
  5 fpga_d<1>                        37 VCC                           
  6 fpga_d<2>                        38 fpga_pp_d<2>                  
  7 fpga_d<3>                        39 fpga_pp_d<1>                  
  8 fpga_d<4>                        40 fpga_pp_d<0>                  
  9 fpga_d<5>                        41 GND                           
 10 fpga_d<6>                        42 KPR                           
 11 fpga_d<7>                        43 KPR                           
 12 KPR                              44 KPR                           
 13 KPR                              45 KPR                           
 14 GND                              46 KPR                           
 15 pp_s<5>                          47 KPR                           
 16 pp_s<4>                          48 KPR                           
 17 master_clk                       49 fpga_pp_s<5>                  
 18 pp_d<7>                          50 fpga_pp_s<4>                  
 19 pp_d<6>                          51 KPR                           
 20 pp_d<5>                          52 fpga_cs_n                     
 21 GND                              53 TDO                           
 22 pp_d<4>                          54 GND                           
 23 pp_d<3>                          55 VCC                           
 24 pp_d<2>                          56 fpga_wr_n                     
 25 pp_d<1>                          57 clkb                          
 26 VCC                              58 fpga_tck                      
 27 pp_s<3>                          59 fpga_cclk                     
 28 TDI                              60 clka                          
 29 TMS                              61 KPR                           
 30 TCK                              62 fpga_prog_n                   
 31 pp_d<0>                          63 fpga_done                     
 32 fpga_pp_d<7>                     64 fpga_pp_s<3>                  


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
