

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  <meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>4.16.7.1. J721e Peripheral Interrupt Source Descriptions &mdash; Platform Development Kit (PDK) - JACINTO User Guide</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="Platform Development Kit (PDK) - JACINTO User Guide" href="../../index.html"/>
        <link rel="up" title="4.16. SCICLIENT" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html"/>
        <link rel="next" title="4.16.7.2. J721e Peripheral Interrupt Destination Descriptions" href="irq_dsts_jacinto.html"/>
        <link rel="prev" title="4.16. SCICLIENT" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index_jacinto.html" class="icon icon-home"> Platform Development Kit (PDK) - JACINTO User Guide
          

          
          </a>

          
            
            
              <div class="version">
                09_00_01
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../overview.html">1. Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_release_notes_jacinto.html">2. Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../getting_started.html">3. Getting Started</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_jacinto.html">4. Modules</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../csl.html">4.1. CSL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../freertos.html">4.2. FreeRTOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_safertos_jacinto.html">4.3. SafeRTOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../osal.html">4.4. OSAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dss.html">4.5. DSS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../csirx.html">4.6. CSIRX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../enet/enet.html">4.7. ENET</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fvid2.html">4.8. FVID2 User Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../gpio.html">4.9. GPIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../i2c.html">4.10. I2C</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ipc.html">4.11. IPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mcan.html">4.12. MCAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mcasp.html">4.13. McASP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pm.html">4.14. PM</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sa.html">4.15. SA</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html">4.16. SCICLIENT</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#introduction">4.16.1. Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#build-and-run">4.16.2. Build and Run</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#system-firmware-logs-parse">4.16.3. System Firmware Logs Parse</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#sbl-loading-of-applications-sciclient-sciserver-careabouts">4.16.4. SBL loading of applications + Sciclient/Sciserver careabouts</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#api-descriptions">4.16.5. API descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#board-configuration-passing-between-spl-sbl-and-mcu1-0-applications">4.16.6. Board configuration passing between SPL/SBL and MCU1_0 applications</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#irq-sources-and-destinations">4.16.7. IRQ Sources and Destinations</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">4.16.7.1. J721e Peripheral Interrupt Source Descriptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="irq_dsts_jacinto.html">4.16.7.2. J721e Peripheral Interrupt Destination Descriptions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../keywriter.html">4.17. OTP KEYWRITER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi.html">4.18. SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ospi.html">4.19. OSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../uart.html">4.20. UART</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_udma_jacinto.html">4.21. UDMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pmic.html">4.22. PMIC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mmcsd.html">4.23. MMCSD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_lpm_jacinto.html">4.24. Low Power Manager (LPM)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_boot_jacinto.html">5. Bootloader (SBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_board_jacinto.html">6. Board/EVM Abstraction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_howto_jacinto.html">7. How to Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_faq_jacinto.html">8. Frequently Asked Questions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_developer_notes_jacinto.html">9. Developer Notes</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index_jacinto.html">Platform Development Kit (PDK) - JACINTO User Guide</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index_jacinto.html">Docs</a> &raquo;</li>
      
          <li><a href="../../family_cfg/jacinto/index_modules_jacinto.html"><span class="section-number">4. </span>Modules</a> &raquo;</li>
      
          <li><a href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html"><span class="section-number">4.16. </span>SCICLIENT</a> &raquo;</li>
      
    <li><span class="section-number">4.16.7.1. </span>J721e Peripheral Interrupt Source Descriptions</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="j721e-peripheral-interrupt-source-descriptions">
<h1><span class="section-number">4.16.7.1. </span>J721e Peripheral Interrupt Source Descriptions<a class="headerlink" href="#j721e-peripheral-interrupt-source-descriptions" title="Permalink to this headline">¶</a></h1>
<section id="introduction">
<h2><span class="section-number">4.16.7.1.1. </span>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on peripheral interrupt source IDs that are
permitted in the j721e SoC.  The interrupt source IDs represent outputs from SoC
peripherals capable of generating an egress interrupt or event signal. The
System Firmware interrupt management TISCI message APIs take interrupt source
IDs as input to set and release interrupt routes between source peripherals and
destination host processors.</p>
</section>
<section id="event-based-interrupt-source-ids">
<span id="pub-soc-j721e-event-int-src-list"></span><h2><span class="section-number">4.16.7.1.2. </span>Event-Based Interrupt Source IDs<a class="headerlink" href="#event-based-interrupt-source-ids" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Device Name</p></th>
<th class="head"><p>Device ID</p></th>
<th class="head"><p>Interrupt Source Name</p></th>
<th class="head"><p>Interrupt Source Index</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_RINGACC_0</p></td>
<td><p>211</p></td>
<td><p>Ring events</p></td>
<td><p>0 to 973</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_RINGACC0</p></td>
<td><p>235</p></td>
<td><p>Ring events</p></td>
<td><p>0 to 255</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_RINGACC_0</p></td>
<td><p>211</p></td>
<td><p>Ring monitor events</p></td>
<td><p>1024 to 1055</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_RINGACC0</p></td>
<td><p>235</p></td>
<td><p>Ring monitor events</p></td>
<td><p>1024 to 1055</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_RINGACC_0</p></td>
<td><p>211</p></td>
<td><p>Ring global error event</p></td>
<td><p>2048</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_RINGACC0</p></td>
<td><p>235</p></td>
<td><p>Ring global error event</p></td>
<td><p>2048</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_UDMAP_0</p></td>
<td><p>212</p></td>
<td><p>UDMA transmit channel OES events</p></td>
<td><p>0 to 299</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_UDMAP_0</p></td>
<td><p>212</p></td>
<td><p>UDMA transmit channel EOES events</p></td>
<td><p>512 to 811</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_UDMAP_0</p></td>
<td><p>212</p></td>
<td><p>UDMA receive channel OES events</p></td>
<td><p>1024 to 1163</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_UDMAP_0</p></td>
<td><p>212</p></td>
<td><p>UDMA receive channel EOES events</p></td>
<td><p>1280 to 1419</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_UDMAP_0</p></td>
<td><p>212</p></td>
<td><p>UDMA global configuration invalid flow event</p></td>
<td><p>1536</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_UDMAP_0</p></td>
<td><p>236</p></td>
<td><p>UDMA transmit channel OES events</p></td>
<td><p>0 to 47</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_NAVSS0_UDMAP_0</p></td>
<td><p>236</p></td>
<td><p>UDMA transmit channel EOES events</p></td>
<td><p>512 to 559</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_UDMAP_0</p></td>
<td><p>236</p></td>
<td><p>UDMA receive channel OES events</p></td>
<td><p>1024 to 1071</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_NAVSS0_UDMAP_0</p></td>
<td><p>236</p></td>
<td><p>UDMA receive channel EOES events</p></td>
<td><p>1280 to 1327</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_UDMAP_0</p></td>
<td><p>236</p></td>
<td><p>UDMA global configuration invalid flow event</p></td>
<td><p>1536</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_PROXY_0</p></td>
<td><p>210</p></td>
<td><p>Proxy events</p></td>
<td><p>0 to 63</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_PROXY0</p></td>
<td><p>234</p></td>
<td><p>Proxy events</p></td>
<td><p>0 to 63</p></td>
</tr>
</tbody>
</table>
</section>
<section id="non-event-interrupt-source-ids">
<span id="pub-soc-j721e-non-event-int-src-list"></span><h2><span class="section-number">4.16.7.1.3. </span>Non-Event Interrupt Source IDs<a class="headerlink" href="#non-event-interrupt-source-ids" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Device Name</p></th>
<th class="head"><p>Device ID</p></th>
<th class="head"><p>Interrupt Source Design Name</p></th>
<th class="head"><p>Interrupt Source Index</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>J721E_DEV_AASRC0</p></td>
<td><p>139</p></td>
<td><p>err_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_AASRC0</p></td>
<td><p>139</p></td>
<td><p>infifo_level 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_AASRC0</p></td>
<td><p>139</p></td>
<td><p>ingroup_level 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_AASRC0</p></td>
<td><p>139</p></td>
<td><p>outfifo_level 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_AASRC0</p></td>
<td><p>139</p></td>
<td><p>outgroup_level 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0</p></td>
<td><p>3</p></td>
<td><p>gic_output_waker_gic_pwr0_wake_request 0 to 1</p></td>
<td><p>0 to 1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>soc_events_out_level 0 to 31</p></td>
<td><p>0 to 31</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>cpts_genf1 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>cpts_sync 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>evnt_pend 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>mdio_pend 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>stat_pend 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CSI_RX_IF0</p></td>
<td><p>26</p></td>
<td><p>csi_err_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CSI_RX_IF0</p></td>
<td><p>26</p></td>
<td><p>csi_irq 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CSI_RX_IF0</p></td>
<td><p>26</p></td>
<td><p>csi_level 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CSI_RX_IF1</p></td>
<td><p>27</p></td>
<td><p>csi_err_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CSI_RX_IF1</p></td>
<td><p>27</p></td>
<td><p>csi_irq 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CSI_RX_IF1</p></td>
<td><p>27</p></td>
<td><p>csi_level 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CSI_TX_IF0</p></td>
<td><p>28</p></td>
<td><p>csi_interrupt 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CSI_TX_IF0</p></td>
<td><p>28</p></td>
<td><p>csi_level 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC0</p></td>
<td><p>30</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC1</p></td>
<td><p>31</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC10</p></td>
<td><p>41</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC11</p></td>
<td><p>42</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC12</p></td>
<td><p>43</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC2</p></td>
<td><p>32</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC3</p></td>
<td><p>33</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC4</p></td>
<td><p>34</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC5</p></td>
<td><p>36</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC6</p></td>
<td><p>37</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC7</p></td>
<td><p>38</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DCC8</p></td>
<td><p>39</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DCC9</p></td>
<td><p>40</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DDR0</p></td>
<td><p>47</p></td>
<td><p>ddrss_controller 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DDR0</p></td>
<td><p>47</p></td>
<td><p>ddrss_hs_phy_global_error 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DDR0</p></td>
<td><p>47</p></td>
<td><p>ddrss_pll_freq_change_req 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DDR0</p></td>
<td><p>47</p></td>
<td><p>ddrss_v2a_other_err_lvl 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DECODER0</p></td>
<td><p>144</p></td>
<td><p>irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_func_irq_proc0 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_func_irq_proc1 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_safety_error_irq_proc0 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_safety_error_irq_proc1 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_secure_irq_proc0 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DSS0</p></td>
<td><p>152</p></td>
<td><p>dss_inst0_dispc_secure_irq_proc1 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_DSS_DSI0</p></td>
<td><p>150</p></td>
<td><p>dsi_0_func_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_DSS_EDP0</p></td>
<td><p>151</p></td>
<td><p>intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ECAP0</p></td>
<td><p>80</p></td>
<td><p>ecap_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_ECAP1</p></td>
<td><p>81</p></td>
<td><p>ecap_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ECAP2</p></td>
<td><p>82</p></td>
<td><p>ecap_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM0</p></td>
<td><p>83</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM0</p></td>
<td><p>83</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM1</p></td>
<td><p>84</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM1</p></td>
<td><p>84</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM2</p></td>
<td><p>85</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM2</p></td>
<td><p>85</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM3</p></td>
<td><p>86</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM3</p></td>
<td><p>86</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM4</p></td>
<td><p>87</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM4</p></td>
<td><p>87</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EHRPWM5</p></td>
<td><p>88</p></td>
<td><p>epwm_etint 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EHRPWM5</p></td>
<td><p>88</p></td>
<td><p>epwm_tripzint 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_ELM0</p></td>
<td><p>89</p></td>
<td><p>elm_porocpsinterrupt_lvl 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ENCODER0</p></td>
<td><p>153</p></td>
<td><p>irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EQEP0</p></td>
<td><p>94</p></td>
<td><p>eqep_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_EQEP1</p></td>
<td><p>95</p></td>
<td><p>eqep_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_EQEP2</p></td>
<td><p>96</p></td>
<td><p>eqep_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>esm_int_cfg_lvl 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>esm_int_hi_lvl 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>esm_int_low_lvl 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_GPIO0</p></td>
<td><p>105</p></td>
<td><p>gpio_bank 0 to 7</p></td>
<td><p>0 to 7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_GPIO1</p></td>
<td><p>106</p></td>
<td><p>gpio_bank 0 to 2</p></td>
<td><p>0 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_GPIO2</p></td>
<td><p>107</p></td>
<td><p>gpio_bank 0 to 7</p></td>
<td><p>0 to 7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_GPIO3</p></td>
<td><p>108</p></td>
<td><p>gpio_bank 0 to 2</p></td>
<td><p>0 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_GPIO4</p></td>
<td><p>109</p></td>
<td><p>gpio_bank 0 to 7</p></td>
<td><p>0 to 7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_GPIO5</p></td>
<td><p>110</p></td>
<td><p>gpio_bank 0 to 2</p></td>
<td><p>0 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_GPIO6</p></td>
<td><p>111</p></td>
<td><p>gpio_bank 0 to 7</p></td>
<td><p>0 to 7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_GPIO7</p></td>
<td><p>112</p></td>
<td><p>gpio_bank 0 to 2</p></td>
<td><p>0 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_GPMC0</p></td>
<td><p>115</p></td>
<td><p>gpmc_sinterrupt 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_GTC0</p></td>
<td><p>61</p></td>
<td><p>gtc_push_event 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_I2C0</p></td>
<td><p>187</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_I2C1</p></td>
<td><p>188</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_I2C2</p></td>
<td><p>189</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_I2C3</p></td>
<td><p>190</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_I2C4</p></td>
<td><p>191</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_I2C5</p></td>
<td><p>192</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_I2C6</p></td>
<td><p>193</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_I3C0</p></td>
<td><p>116</p></td>
<td><p>i3c__int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN0</p></td>
<td><p>156</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN0</p></td>
<td><p>156</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN1</p></td>
<td><p>158</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN1</p></td>
<td><p>158</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN10</p></td>
<td><p>168</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN10</p></td>
<td><p>168</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN11</p></td>
<td><p>169</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN11</p></td>
<td><p>169</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN12</p></td>
<td><p>170</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN12</p></td>
<td><p>170</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN13</p></td>
<td><p>171</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN13</p></td>
<td><p>171</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN2</p></td>
<td><p>160</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN2</p></td>
<td><p>160</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN3</p></td>
<td><p>161</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN3</p></td>
<td><p>161</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN4</p></td>
<td><p>162</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN4</p></td>
<td><p>162</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN5</p></td>
<td><p>163</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN5</p></td>
<td><p>163</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN6</p></td>
<td><p>164</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN6</p></td>
<td><p>164</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN7</p></td>
<td><p>165</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN7</p></td>
<td><p>165</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN8</p></td>
<td><p>166</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN8</p></td>
<td><p>166</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCAN9</p></td>
<td><p>167</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCAN9</p></td>
<td><p>167</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP0</p></td>
<td><p>174</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP0</p></td>
<td><p>174</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP1</p></td>
<td><p>175</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP1</p></td>
<td><p>175</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP10</p></td>
<td><p>184</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP10</p></td>
<td><p>184</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP11</p></td>
<td><p>185</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP11</p></td>
<td><p>185</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP2</p></td>
<td><p>176</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP2</p></td>
<td><p>176</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP3</p></td>
<td><p>177</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP3</p></td>
<td><p>177</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP4</p></td>
<td><p>178</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP4</p></td>
<td><p>178</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP5</p></td>
<td><p>179</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP5</p></td>
<td><p>179</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP6</p></td>
<td><p>180</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP6</p></td>
<td><p>180</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP7</p></td>
<td><p>181</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP7</p></td>
<td><p>181</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP8</p></td>
<td><p>182</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP8</p></td>
<td><p>182</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCASP9</p></td>
<td><p>183</p></td>
<td><p>rec_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCASP9</p></td>
<td><p>183</p></td>
<td><p>xmit_intr_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCSPI0</p></td>
<td><p>266</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCSPI1</p></td>
<td><p>267</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCSPI2</p></td>
<td><p>268</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCSPI3</p></td>
<td><p>269</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCSPI4</p></td>
<td><p>270</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCSPI5</p></td>
<td><p>271</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCSPI6</p></td>
<td><p>272</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCSPI7</p></td>
<td><p>273</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_ADC12_16FFC0</p></td>
<td><p>0</p></td>
<td><p>gen_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_ADC12_16FFC1</p></td>
<td><p>1</p></td>
<td><p>gen_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>cpts_genf1 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>cpts_sync 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>evnt_pend 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>mdio_pend 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>stat_pend 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_DCC0</p></td>
<td><p>44</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_DCC1</p></td>
<td><p>45</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_DCC2</p></td>
<td><p>46</p></td>
<td><p>intr_done_level 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_ESM0</p></td>
<td><p>98</p></td>
<td><p>esm_int_cfg_lvl 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_ESM0</p></td>
<td><p>98</p></td>
<td><p>esm_int_hi_lvl 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_ESM0</p></td>
<td><p>98</p></td>
<td><p>esm_int_low_lvl 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_FSS0_FSAS_0</p></td>
<td><p>101</p></td>
<td><p>ecc_intr_err_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_FSS0_FSAS_0</p></td>
<td><p>101</p></td>
<td><p>otfa_intr_err_pend 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_FSS0_HYPERBUS1P0_0</p></td>
<td><p>102</p></td>
<td><p>hpb_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_FSS0_OSPI_0</p></td>
<td><p>103</p></td>
<td><p>ospi_lvl_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_FSS0_OSPI_1</p></td>
<td><p>104</p></td>
<td><p>ospi_lvl_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_I2C0</p></td>
<td><p>194</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_I2C1</p></td>
<td><p>195</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_I3C0</p></td>
<td><p>117</p></td>
<td><p>i3c__int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_I3C1</p></td>
<td><p>118</p></td>
<td><p>i3c__int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_MCAN0</p></td>
<td><p>172</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_MCAN0</p></td>
<td><p>172</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_MCAN1</p></td>
<td><p>173</p></td>
<td><p>mcanss_ext_ts_rollover_lvl_int 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_MCAN1</p></td>
<td><p>173</p></td>
<td><p>mcanss_mcan_lvl_int 0 to 1</p></td>
<td><p>1 to 2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_MCSPI0</p></td>
<td><p>274</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_MCSPI1</p></td>
<td><p>275</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_MCSPI2</p></td>
<td><p>276</p></td>
<td><p>intr_spi 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_NAVSS0_MCRC_0</p></td>
<td><p>238</p></td>
<td><p>dma_event_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_NAVSS0_MCRC_0</p></td>
<td><p>238</p></td>
<td><p>intaggr_vintr_pend 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_SA2_UL0</p></td>
<td><p>265</p></td>
<td><p>sa_ul_pka 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_SA2_UL0</p></td>
<td><p>265</p></td>
<td><p>sa_ul_trng 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_TIMER0</p></td>
<td><p>35</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_TIMER1</p></td>
<td><p>71</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_TIMER2</p></td>
<td><p>72</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_TIMER3</p></td>
<td><p>73</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_TIMER4</p></td>
<td><p>74</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_TIMER5</p></td>
<td><p>75</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_TIMER6</p></td>
<td><p>76</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_TIMER7</p></td>
<td><p>77</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_TIMER8</p></td>
<td><p>78</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_TIMER9</p></td>
<td><p>79</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_UART0</p></td>
<td><p>149</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MLB0</p></td>
<td><p>186</p></td>
<td><p>mlbss_mlb_ahb_int 0 to 1</p></td>
<td><p>0 to 1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MLB0</p></td>
<td><p>186</p></td>
<td><p>mlbss_mlb_int 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MMCSD0</p></td>
<td><p>91</p></td>
<td><p>emmcss_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MMCSD1</p></td>
<td><p>92</p></td>
<td><p>emmcsdss_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MMCSD2</p></td>
<td><p>93</p></td>
<td><p>emmcsdss_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf1 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf2 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf3 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf4 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_genf5 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>cpts0_sync 0</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_CPTS_0</p></td>
<td><p>201</p></td>
<td><p>event_pend_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_0</p></td>
<td><p>214</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_1</p></td>
<td><p>215</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_10</p></td>
<td><p>224</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_11</p></td>
<td><p>225</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_2</p></td>
<td><p>216</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_3</p></td>
<td><p>217</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_4</p></td>
<td><p>218</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_5</p></td>
<td><p>219</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_6</p></td>
<td><p>220</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_7</p></td>
<td><p>221</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MAILBOX_8</p></td>
<td><p>222</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MAILBOX_9</p></td>
<td><p>223</p></td>
<td><p>pend_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_MCRC_0</p></td>
<td><p>227</p></td>
<td><p>dma_event_intr 0 to 3</p></td>
<td><p>0 to 3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_MCRC_0</p></td>
<td><p>227</p></td>
<td><p>intaggr_vintr_pend 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_TBU_0</p></td>
<td><p>228</p></td>
<td><p>io_tbu0_ras_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_cmd_sync_ns_intr 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_cmd_sync_s_intr 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_event_q_ns_intr 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_event_q_s_intr 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_global_ns_intr 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_global_s_intr 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_TCU_0</p></td>
<td><p>229</p></td>
<td><p>tcu_ras_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_cpts_hw1_push 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_cpts_pend 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_cpts_sync 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_downstream_pulse 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_error_pulse 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_flr_pulse 0</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_hot_reset_pulse 0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_legacy_pulse 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_link_state_pulse 0</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_local_level 0</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_phy_level 0</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_ptm_valid_pulse 0</p></td>
<td><p>13</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE0</p></td>
<td><p>239</p></td>
<td><p>pcie_pwr_state_pulse 0</p></td>
<td><p>14</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_cpts_hw1_push 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_cpts_pend 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_cpts_sync 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_downstream_pulse 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_error_pulse 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_flr_pulse 0</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_hot_reset_pulse 0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_legacy_pulse 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_link_state_pulse 0</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_local_level 0</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_phy_level 0</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_ptm_valid_pulse 0</p></td>
<td><p>13</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE1</p></td>
<td><p>240</p></td>
<td><p>pcie_pwr_state_pulse 0</p></td>
<td><p>14</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_cpts_hw1_push 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_cpts_pend 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_cpts_sync 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_downstream_pulse 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_error_pulse 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_flr_pulse 0</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_hot_reset_pulse 0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_legacy_pulse 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_link_state_pulse 0</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_local_level 0</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_phy_level 0</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_ptm_valid_pulse 0</p></td>
<td><p>13</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE2</p></td>
<td><p>241</p></td>
<td><p>pcie_pwr_state_pulse 0</p></td>
<td><p>14</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_cpts_comp 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_cpts_genf0 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_cpts_hw1_push 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_cpts_pend 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_cpts_sync 0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_downstream_pulse 0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_error_pulse 0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_flr_pulse 0</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_hot_reset_pulse 0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_legacy_pulse 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_link_state_pulse 0</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_local_level 0</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_phy_level 0</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_ptm_valid_pulse 0</p></td>
<td><p>13</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PCIE3</p></td>
<td><p>242</p></td>
<td><p>pcie_pwr_state_pulse 0</p></td>
<td><p>14</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_edc0_sync0_out 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_edc0_sync1_out 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_edc1_sync0_out 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_edc1_sync1_out 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_host_intr_pend 0 to 7</p></td>
<td><p>4 to 11</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_host_intr_req 0 to 7</p></td>
<td><p>12 to 19</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_iep0_cmp_intr_req 0 to 15</p></td>
<td><p>20 to 35</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_iep1_cmp_intr_req 0 to 15</p></td>
<td><p>36 to 51</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_rx_sof_intr_req 0 to 1</p></td>
<td><p>52 to 53</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>pr1_tx_sof_intr_req 0 to 1</p></td>
<td><p>54 to 55</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_edc0_sync0_out 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_edc0_sync1_out 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_edc1_sync0_out 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_edc1_sync1_out 0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_host_intr_pend 0 to 7</p></td>
<td><p>4 to 11</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_host_intr_req 0 to 7</p></td>
<td><p>12 to 19</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_iep0_cmp_intr_req 0 to 15</p></td>
<td><p>20 to 35</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_iep1_cmp_intr_req 0 to 15</p></td>
<td><p>36 to 51</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_rx_sof_intr_req 0 to 1</p></td>
<td><p>52 to 53</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>pr1_tx_sof_intr_req 0 to 1</p></td>
<td><p>54 to 55</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_RTI24</p></td>
<td><p>254</p></td>
<td><p>intr_wwd 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_RTI25</p></td>
<td><p>255</p></td>
<td><p>intr_wwd 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_SA2_UL0</p></td>
<td><p>264</p></td>
<td><p>sa_ul_pka 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_SA2_UL0</p></td>
<td><p>264</p></td>
<td><p>sa_ul_trng 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER0</p></td>
<td><p>49</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER1</p></td>
<td><p>50</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER10</p></td>
<td><p>60</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER11</p></td>
<td><p>62</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER12</p></td>
<td><p>63</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER13</p></td>
<td><p>64</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER14</p></td>
<td><p>65</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER14</p></td>
<td><p>65</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER15</p></td>
<td><p>66</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER15</p></td>
<td><p>66</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER16</p></td>
<td><p>67</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER16</p></td>
<td><p>67</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER17</p></td>
<td><p>68</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER17</p></td>
<td><p>68</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER18</p></td>
<td><p>69</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER18</p></td>
<td><p>69</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER19</p></td>
<td><p>70</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER19</p></td>
<td><p>70</p></td>
<td><p>timer_pwm 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER2</p></td>
<td><p>51</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER3</p></td>
<td><p>52</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER4</p></td>
<td><p>53</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER5</p></td>
<td><p>54</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER6</p></td>
<td><p>55</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER7</p></td>
<td><p>57</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_TIMER8</p></td>
<td><p>58</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_TIMER9</p></td>
<td><p>59</p></td>
<td><p>intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UART0</p></td>
<td><p>146</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_UART1</p></td>
<td><p>278</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UART2</p></td>
<td><p>279</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_UART3</p></td>
<td><p>280</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UART4</p></td>
<td><p>281</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_UART5</p></td>
<td><p>282</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UART6</p></td>
<td><p>283</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_UART7</p></td>
<td><p>284</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UART8</p></td>
<td><p>285</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_UART9</p></td>
<td><p>286</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_UFS0</p></td>
<td><p>277</p></td>
<td><p>ufs_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_USB0</p></td>
<td><p>288</p></td>
<td><p>host_system_error 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_USB0</p></td>
<td><p>288</p></td>
<td><p>irq 0 to 7</p></td>
<td><p>1 to 8</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_USB0</p></td>
<td><p>288</p></td>
<td><p>otgirq 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_USB1</p></td>
<td><p>289</p></td>
<td><p>host_system_error 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_USB1</p></td>
<td><p>289</p></td>
<td><p>irq 0 to 7</p></td>
<td><p>1 to 8</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_USB1</p></td>
<td><p>289</p></td>
<td><p>otgirq 0</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_VPFE0</p></td>
<td><p>291</p></td>
<td><p>ccdc_intr_pend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_VPFE0</p></td>
<td><p>291</p></td>
<td><p>rat_exp_intr 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>esm_int_cfg_lvl 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>esm_int_hi_lvl 0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>esm_int_low_lvl 0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_GPIO0</p></td>
<td><p>113</p></td>
<td><p>gpio_bank 0 to 5</p></td>
<td><p>0 to 5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_GPIO1</p></td>
<td><p>114</p></td>
<td><p>gpio_bank 0 to 5</p></td>
<td><p>0 to 5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_I2C0</p></td>
<td><p>197</p></td>
<td><p>pointrpend 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_UART0</p></td>
<td><p>287</p></td>
<td><p>usart_irq 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_VTM0</p></td>
<td><p>154</p></td>
<td><p>therm_lvl_gt_th1_intr 0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_VTM0</p></td>
<td><p>154</p></td>
<td><p>therm_lvl_gt_th2_intr 0</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="irq_dsts_jacinto.html" class="btn btn-neutral float-right" title="4.16.7.2. J721e Peripheral Interrupt Destination Descriptions" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html" class="btn btn-neutral" title="4.16. SCICLIENT" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'09_00_01',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });
      });
  </script>
   

</body>
</html>