module wideexpr_00121(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -((ctrl[4]?{2{(((((ctrl[5]?(ctrl[2]?s4:s7):(s5)^(s3)))<<(4'sb0110))<<(((u7)+($unsigned(s4)))^(6'sb110101)))<<<(((-(s6))|((ctrl[5]?(4'sb1001)>>>(1'b0):-(4'sb1010))))<<<(+(4'sb1011))))<<((($signed({1{-(s4)}}))^~((s4)<<({s6,(s4)!=(2'sb01),$signed(2'sb01)})))<<({s6,&(5'b00011),($signed(-(4'sb0001)))<<(s2),1'sb0}))}}:{-(3'sb011),({s7,+({(-(s6))-($signed(u0))}),(^(s1))^(({1{(s0)^~(1'b0)}})<=({3{(2'b01)^(4'sb1001)}}))})<<<((2'b11)>=({u2}))}));
  assign y1 = (ctrl[7]?$unsigned($unsigned(((u5)!=(u1))-((4'b1000)>=(s7)))):(s7)^((2'sb00)^({(1'sb1)>>(3'sb100),{2{6'sb010011}},-(3'sb010)})));
  assign y2 = 4'sb1000;
  assign y3 = 4'sb1110;
  assign y4 = (3'sb111)<<<((s1)<=(($signed($signed((((4'b1110)!=(1'sb0))<<<((s1)-(1'sb0)))==({-(s7)}))))<<<((($signed({6'sb001010}))>=(({(4'sb1111)>>>(u3)})>=(u2)))<<(6'b010110))));
  assign y5 = ($signed(6'b010010))+(s3);
  assign y6 = (4'sb0000)<<(($signed(6'b111000))^($signed(s5)));
  assign y7 = (3'b010)+((ctrl[2]?{2{{s6,$signed((ctrl[6]?s3:5'b00011))}}}:(((ctrl[1]?4'sb1101:(({2{s0}})>>(s3))>>(((ctrl[5]?$signed(2'sb00):6'sb100110))<=(+((5'b11110)^(u4))))))-((ctrl[7]?{+((-(u1))+((1'sb1)<<<(s0))),$signed({2{(ctrl[1]?2'sb01:s7)}}),{s7}}:({(5'sb11010)^~((s6)&(s5)),4'sb0011,$signed(~&(s5))})<<($signed((+(5'b11001))>>((ctrl[1]?s5:3'sb110)))))))>({2{(ctrl[6]?6'sb111000:u2)}})));
endmodule
