
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Jun 14 17:38:54 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                        Requested     Requested     Clock                                           Clock                     Clock
Level     Clock                                                        Frequency     Period        Type                                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FourDigitLedController|clock                                 100.0 MHz     10.000        inferred                                        Autoconstr_clkgroup_0     47   
1 .         FourDigitLedController|serialFiltered_derived_clock[1]     100.0 MHz     10.000        derived (from FourDigitLedController|clock)     Autoconstr_clkgroup_0     46   
==================================================================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                           Clock Pin             Non-clock Pin     Non-clock Pin
Clock                                                      Load      Pin                              Seq Example           Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FourDigitLedController|clock                               47        clock(port)                      serialBuffer[1].C     -                 -            
FourDigitLedController|serialFiltered_derived_clock[1]     46        serialFiltered[1].Q[0](dffe)     digit0[0].C           -                 -            
===========================================================================================================================================================
