{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661478850170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661478850174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 20:54:09 2022 " "Processing started: Thu Aug 25 20:54:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661478850174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478850174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MorseCodeDecoder -c MorseCodeDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478850175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661478850510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661478850510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecodedecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file morsecodedecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MorseCodeDecoder " "Found entity 1: MorseCodeDecoder" {  } { { "MorseCodeDecoder.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478855233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478855233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478855335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478855335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dashnextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file dashnextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dashNextState " "Found entity 1: dashNextState" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478855442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478855442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotnextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file dotnextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotNextState " "Found entity 1: dotNextState" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478855691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478855691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstatecircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nextstatecircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nextStateCircuit " "Found entity 1: nextStateCircuit" {  } { { "nextStateCircuit.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charfinitestatemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file charfinitestatemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CharFiniteStateMachine " "Found entity 1: CharFiniteStateMachine" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6BitRegister " "Found entity 1: 6BitRegister" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856253 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ModifiedUpCounter.v " "Can't analyze file -- file ModifiedUpCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661478856255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedupcountercircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file modifiedupcountercircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedUpCounterCircuit " "Found entity 1: ModifiedUpCounterCircuit" {  } { { "ModifiedUpCounterCircuit.v" "" { Text "U:/Documents/CPRE281/final_project/ModifiedUpCounterCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedupcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modifiedupcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedUpCounter " "Found entity 1: ModifiedUpCounter" {  } { { "ModifiedUpCounter.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/ModifiedUpCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "U:/Documents/CPRE281/final_project/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regshiftand7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regshiftand7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegShiftAnd7Seg " "Found entity 1: RegShiftAnd7Seg" {  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux41.v 1 1 " "Found 1 design units, including 1 entities, in source file mymux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 myMux41 " "Found entity 1: myMux41" {  } { { "myMux41.v" "" { Text "U:/Documents/CPRE281/final_project/myMux41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856792 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testing.bdf " "Can't analyze file -- file testing.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661478856794 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SixUpCounter.v " "Can't analyze file -- file SixUpCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661478856796 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SixUpCounterFSM.bdf " "Can't analyze file -- file SixUpCounterFSM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661478856798 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testingStates.bdf " "Can't analyze file -- file testingStates.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661478856800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478856878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478856878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MorseCodeDecoder " "Elaborating entity \"MorseCodeDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661478856905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharFiniteStateMachine CharFiniteStateMachine:inst6 " "Elaborating entity \"CharFiniteStateMachine\" for hierarchy \"CharFiniteStateMachine:inst6\"" {  } { { "MorseCodeDecoder.bdf" "inst6" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { -368 1040 1152 -208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextStateCircuit CharFiniteStateMachine:inst6\|nextStateCircuit:inst " "Elaborating entity \"nextStateCircuit\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\"" {  } { { "CharFiniteStateMachine.bdf" "inst" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 216 456 552 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux41 CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|myMux41:state5 " "Elaborating entity \"myMux41\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|myMux41:state5\"" {  } { { "nextStateCircuit.bdf" "state5" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { -184 688 808 -40 "state5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dashNextState CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2 " "Elaborating entity \"dashNextState\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\"" {  } { { "nextStateCircuit.bdf" "inst2" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { 96 344 464 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857358 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dashNextState.v(9) " "Verilog HDL Case Statement warning at dashNextState.v(9): incomplete case statement has no default case item" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1661478857359 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H dashNextState.v(7) " "Verilog HDL Always Construct warning at dashNextState.v(7): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] dashNextState.v(7) " "Inferred latch for \"H\[0\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] dashNextState.v(7) " "Inferred latch for \"H\[1\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] dashNextState.v(7) " "Inferred latch for \"H\[2\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] dashNextState.v(7) " "Inferred latch for \"H\[3\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] dashNextState.v(7) " "Inferred latch for \"H\[4\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] dashNextState.v(7) " "Inferred latch for \"H\[5\]\" at dashNextState.v(7)" {  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857360 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dashNextState:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotNextState CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3 " "Elaborating entity \"dotNextState\" for hierarchy \"CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\"" {  } { { "nextStateCircuit.bdf" "inst3" { Schematic "U:/Documents/CPRE281/final_project/nextStateCircuit.bdf" { { 304 344 464 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857446 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dotNextState.v(9) " "Verilog HDL Case Statement warning at dotNextState.v(9): incomplete case statement has no default case item" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1661478857446 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H dotNextState.v(7) " "Verilog HDL Always Construct warning at dotNextState.v(7): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1661478857446 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] dotNextState.v(7) " "Inferred latch for \"H\[0\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] dotNextState.v(7) " "Inferred latch for \"H\[1\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] dotNextState.v(7) " "Inferred latch for \"H\[2\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] dotNextState.v(7) " "Inferred latch for \"H\[3\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] dotNextState.v(7) " "Inferred latch for \"H\[4\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] dotNextState.v(7) " "Inferred latch for \"H\[5\]\" at dotNextState.v(7)" {  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478857447 "|MorseCodeDecoder|CharFiniteStateMachine:inst6|nextStateCircuit:inst|dotNextState:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst1\"" {  } { { "MorseCodeDecoder.bdf" "inst1" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { -328 -360 -224 -232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478857530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478858117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1661478858117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst1\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst1\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/Documents/CPRE281/final_project/debouncer.bdf" { { 272 496 648 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst4\"" {  } { { "MorseCodeDecoder.bdf" "inst4" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 696 240 360 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModifiedUpCounter ModifiedUpCounter:inst5 " "Elaborating entity \"ModifiedUpCounter\" for hierarchy \"ModifiedUpCounter:inst5\"" {  } { { "MorseCodeDecoder.bdf" "inst5" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 696 -32 96 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModifiedUpCounterCircuit ModifiedUpCounter:inst5\|ModifiedUpCounterCircuit:inst3 " "Elaborating entity \"ModifiedUpCounterCircuit\" for hierarchy \"ModifiedUpCounter:inst5\|ModifiedUpCounterCircuit:inst3\"" {  } { { "ModifiedUpCounter.bdf" "inst3" { Schematic "U:/Documents/CPRE281/final_project/ModifiedUpCounter.bdf" { { 208 280 408 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegShiftAnd7Seg RegShiftAnd7Seg:hex7 " "Elaborating entity \"RegShiftAnd7Seg\" for hierarchy \"RegShiftAnd7Seg:hex7\"" {  } { { "MorseCodeDecoder.bdf" "hex7" { Schematic "U:/Documents/CPRE281/final_project/MorseCodeDecoder.bdf" { { 0 616 896 160 "hex7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6BitRegister RegShiftAnd7Seg:hex7\|6BitRegister:reg " "Elaborating entity \"6BitRegister\" for hierarchy \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\"" {  } { { "RegShiftAnd7Seg.bdf" "reg" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 672 432 664 872 "reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11 " "Elaborating entity \"21mux\" for hierarchy \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11\"" {  } { { "6BitRegister.bdf" "inst11" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { -40 1176 1296 40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|6BitRegister:reg\|21mux:inst11\"" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { -40 1176 1296 40 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "RegShiftAnd7Seg.bdf" "inst9" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478858933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Instantiated megafunction \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661478858933 ""}  } { { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1661478858933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478859035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000 RegShiftAnd7Seg:hex7\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "RegShiftAnd7Seg.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 496 520 632 584 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478859098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "U:/Documents/CPRE281/final_project/db/mux_crc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661478859212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"RegShiftAnd7Seg:hex7\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478859214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\"" {  } { { "RegShiftAnd7Seg.bdf" "hex" { Schematic "U:/Documents/CPRE281/final_project/RegShiftAnd7Seg.bdf" { { 624 1008 1168 704 "hex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478859291 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegDecoder.v(11) " "Verilog HDL Case Statement warning at sevenSegDecoder.v(11): incomplete case statement has no default case item" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H sevenSegDecoder.v(9) " "Verilog HDL Always Construct warning at sevenSegDecoder.v(9): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[0\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[1\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[2\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[2\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[3\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[3\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859292 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[4\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[4\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859293 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[5\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[5\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859293 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[6\] sevenSegDecoder.v(9) " "Inferred latch for \"H\[6\]\" at sevenSegDecoder.v(9)" {  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478859294 "|MorseCodeDecoder|RegShiftAnd7Seg:hex7|sevenSegDecoder:hex"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860150 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860150 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860150 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860150 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860152 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860152 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex0\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex0\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860152 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860152 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860152 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860154 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860154 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860154 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860154 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex1\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex1\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860154 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860155 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860156 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860156 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860156 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860156 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860157 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex2\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex2\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860157 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860157 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860157 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860157 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860159 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860159 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860159 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex3\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex3\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860159 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860159 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860161 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860161 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860161 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860161 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860161 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex4\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex4\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860162 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860162 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860162 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860162 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860162 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860164 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860164 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex5\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex5\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860164 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860164 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860164 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860165 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860165 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860165 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860165 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex6\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex6\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860165 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[6\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860167 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[5\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860167 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[4\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst3" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 168 888 952 248 "inst3" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860167 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[3\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860167 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[2\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860167 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[1\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860168 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[0\] " "Latch RegShiftAnd7Seg:hex7\|sevenSegDecoder:hex\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1 " "Ports D and ENA on the latch are fed by the same signal RegShiftAnd7Seg:hex7\|6BitRegister:reg\|inst1" {  } { { "6BitRegister.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/6BitRegister.bdf" { { 160 488 552 240 "inst1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860168 ""}  } { { "sevenSegDecoder.v" "" { Text "U:/Documents/CPRE281/final_project/sevenSegDecoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[4\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860168 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[4\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860168 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[3\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860168 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[3\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d0 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d0" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 648 888 952 728 "d0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860170 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[2\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860170 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[2\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860170 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[1\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860170 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[1\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860171 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[5\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860171 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[5\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860171 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[0\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dashNextState:inst2\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860171 ""}  } { { "dashNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dashNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[0\] " "Latch CharFiniteStateMachine:inst6\|nextStateCircuit:inst\|dotNextState:inst3\|H\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CharFiniteStateMachine:inst6\|d5 " "Ports D and ENA on the latch are fed by the same signal CharFiniteStateMachine:inst6\|d5" {  } { { "CharFiniteStateMachine.bdf" "" { Schematic "U:/Documents/CPRE281/final_project/CharFiniteStateMachine.bdf" { { 40 904 968 120 "d5" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661478860171 ""}  } { { "dotNextState.v" "" { Text "U:/Documents/CPRE281/final_project/dotNextState.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661478860171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661478860264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661478862574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661478862574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "613 " "Implemented 613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661478863069 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661478863069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661478863069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661478863069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661478863183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 20:54:23 2022 " "Processing ended: Thu Aug 25 20:54:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661478863183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661478863183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661478863183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661478863183 ""}
