{"cveId": "CVE-2020-0574", "cwe": [], "cvss": [{"baseScore": "5.9", "version": "3.1", "Attack Vector": "Physical", "Attack Complexity": "Low", "Privileges Required": "Low", "User Interaction": "None", "Scope": "Unchaged", "Confidentiality Impact": "High", "Integrity Impact": "High", "Availability Impact": "None"}], "references": ["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"], "description": ["Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."], "published": "2020-03-12T21:15:14.373", "state": "PUBLIC", "vendorName": ["Intel"], "productName": ["Intel(R) MAX(R) 10 FPGA"], "github": {"advisories": [], "commits": [], "pocAdvisorie": null, "repo": null, "info": {}}, "pocList": []}