

================================================================
== Vitis HLS Report for 'txAppStatusHandler'
================================================================
* Date:           Tue Jul 19 06:13:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.461 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txApp2txSar_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txApp2txSar_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txApp2txSar_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txApp_txEventCache, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txApp_txEventCache, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txApp_txEventCache, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txApp_txEventCache, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txApp2txSar_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %s_axis_txwrite_sts_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:63]   --->   Operation 12 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tash_state_load = load i2 %tash_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 13 'load' 'tash_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ev_sessionID_V_load = load i16 %ev_sessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:106]   --->   Operation 14 'load' 'ev_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs = load i18 %ev_address_V"   --->   Operation 15 'load' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs = load i16 %ev_length_V"   --->   Operation 16 'load' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%switch_ln77 = switch i2 %tash_state_load, void %txAppStatusHandler.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 17 'switch' 'switch_ln77' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i40P128A, i40 %s_axis_txwrite_sts_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_6_i' <Predicate = (tash_state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %tmp_6_i, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:117]   --->   Operation 19 'br' 'br_ln117' <Predicate = (tash_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_V_read_1 = read i40 @_ssdm_op_Read.axis.volatile.i40P128A, i40 %s_axis_txwrite_sts_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 's_axis_txwrite_sts_V_read_1' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_okay_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %s_axis_txwrite_sts_V_read_1, i32 32" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'tmp_okay_V_1' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_okay_V_1, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:119]   --->   Operation 22 'br' 'br_ln119' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 0, i2 %tash_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:125]   --->   Operation 23 'store' 'store_ln125' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.41>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln126 = br void %txAppStatusHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:126]   --->   Operation 24 'br' 'br_ln126' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_110 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i40P128A, i40 %s_axis_txwrite_sts_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_110' <Predicate = (tash_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp_i_110, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:94]   --->   Operation 26 'br' 'br_ln94' <Predicate = (tash_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_V_read = read i40 @_ssdm_op_Read.axis.volatile.i40P128A, i40 %s_axis_txwrite_sts_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 's_axis_txwrite_sts_V_read' <Predicate = (tash_state_load == 1 & tmp_i_110)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_okay_V = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %s_axis_txwrite_sts_V_read, i32 32" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'bitselect' 'tmp_okay_V' <Predicate = (tash_state_load == 1 & tmp_i_110)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %tmp_okay_V, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:97]   --->   Operation 29 'br' 'br_ln97' <Predicate = (tash_state_load == 1 & tmp_i_110)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i18 %lhs"   --->   Operation 30 'zext' 'zext_ln215' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i16 %rhs"   --->   Operation 31 'zext' 'zext_ln215_2' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%ret = add i19 %zext_ln215, i19 %zext_ln215_2"   --->   Operation 32 'add' 'ret' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln886 = icmp_ugt  i19 %ret, i19 262144"   --->   Operation 33 'icmp' 'icmp_ln886' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln886, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:100]   --->   Operation 34 'br' 'br_ln100' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%store_ln110 = store i2 0, i2 %tash_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:110]   --->   Operation 35 'store' 'store_ln110' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 0.41>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %txAppStatusHandler.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln102 = store i2 2, i2 %tash_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:102]   --->   Operation 37 'store' 'store_ln102' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & icmp_ln886)> <Delay = 0.41>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln103 = br void %txAppStatusHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:103]   --->   Operation 38 'br' 'br_ln103' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txApp_txEventCache, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 39 'nbreadreq' 'tmp_i' <Predicate = (tash_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_i, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:79]   --->   Operation 40 'br' 'br_ln79' <Predicate = (tash_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.06ns)   --->   "%txApp_txEventCache_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txApp_txEventCache" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'txApp_txEventCache_read' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %txApp_txEventCache_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'trunc' 'trunc_ln145' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txApp_txEventCache_read, i32 32, i32 47" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'trunc_ln145_1' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_1, i16 %ev_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'store' 'store_ln145' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txApp_txEventCache_read, i32 64, i32 81" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'trunc_ln145_2' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln145 = store i18 %trunc_ln145_2, i18 %ev_address_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'store' 'store_ln145' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txApp_txEventCache_read, i32 96, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_3' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_3, i16 %ev_length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'store' 'store_ln145' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp_eq  i32 %trunc_ln145, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 49 'icmp' 'icmp_ln81' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %txAppStatusHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 50 'br' 'br_ln81' <Predicate = (tash_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%store_ln83 = store i2 1, i2 %tash_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:83]   --->   Operation 51 'store' 'store_ln83' <Predicate = (tash_state_load == 0 & tmp_i & icmp_ln81)> <Delay = 0.41>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln84 = br void %txAppStatusHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:84]   --->   Operation 52 'br' 'br_ln84' <Predicate = (tash_state_load == 0 & tmp_i & icmp_ln81)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %rhs"   --->   Operation 53 'zext' 'zext_ln208' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln208 = add i18 %lhs, i18 %zext_ln208"   --->   Operation 54 'add' 'add_ln208' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %add_ln208, i16 0, i16 %ev_sessionID_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'bitconcatenate' 'tmp_16_i' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i50 %tmp_16_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'zext' 'zext_ln174' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %txApp2txSar_push, i64 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i16 %rhs"   --->   Operation 58 'zext' 'zext_ln1346' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln208_1 = add i18 %lhs, i18 %zext_ln1346"   --->   Operation 59 'add' 'add_ln208_1' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %add_ln208_1, i16 0, i16 %ev_sessionID_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'bitconcatenate' 'tmp_17_i' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i50 %tmp_17_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'zext' 'zext_ln174_9' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %txApp2txSar_push, i64 %zext_ln174_9" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (tash_state_load == 1 & tmp_i_110 & tmp_okay_V & !icmp_ln886)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_txwrite_sts_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tash_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_sessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp_txEventCache]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txSar_push]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specpipeline_ln63           (specpipeline  ) [ 000]
tash_state_load             (load          ) [ 011]
ev_sessionID_V_load         (load          ) [ 011]
lhs                         (load          ) [ 011]
rhs                         (load          ) [ 011]
switch_ln77                 (switch        ) [ 000]
tmp_6_i                     (nbreadreq     ) [ 011]
br_ln117                    (br            ) [ 000]
s_axis_txwrite_sts_V_read_1 (read          ) [ 000]
tmp_okay_V_1                (bitselect     ) [ 011]
br_ln119                    (br            ) [ 000]
store_ln125                 (store         ) [ 000]
br_ln126                    (br            ) [ 000]
tmp_i_110                   (nbreadreq     ) [ 011]
br_ln94                     (br            ) [ 000]
s_axis_txwrite_sts_V_read   (read          ) [ 000]
tmp_okay_V                  (bitselect     ) [ 011]
br_ln97                     (br            ) [ 000]
zext_ln215                  (zext          ) [ 000]
zext_ln215_2                (zext          ) [ 000]
ret                         (add           ) [ 000]
icmp_ln886                  (icmp          ) [ 011]
br_ln100                    (br            ) [ 000]
store_ln110                 (store         ) [ 000]
br_ln0                      (br            ) [ 000]
store_ln102                 (store         ) [ 000]
br_ln103                    (br            ) [ 000]
tmp_i                       (nbreadreq     ) [ 010]
br_ln79                     (br            ) [ 000]
txApp_txEventCache_read     (read          ) [ 000]
trunc_ln145                 (trunc         ) [ 000]
trunc_ln145_1               (partselect    ) [ 000]
store_ln145                 (store         ) [ 000]
trunc_ln145_2               (partselect    ) [ 000]
store_ln145                 (store         ) [ 000]
trunc_ln145_3               (partselect    ) [ 000]
store_ln145                 (store         ) [ 000]
icmp_ln81                   (icmp          ) [ 010]
br_ln81                     (br            ) [ 000]
store_ln83                  (store         ) [ 000]
br_ln84                     (br            ) [ 000]
zext_ln208                  (zext          ) [ 000]
add_ln208                   (add           ) [ 000]
tmp_16_i                    (bitconcatenate) [ 000]
zext_ln174                  (zext          ) [ 000]
write_ln174                 (write         ) [ 000]
zext_ln1346                 (zext          ) [ 000]
add_ln208_1                 (add           ) [ 000]
tmp_17_i                    (bitconcatenate) [ 000]
zext_ln174_9                (zext          ) [ 000]
write_ln174                 (write         ) [ 000]
ret_ln0                     (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_txwrite_sts_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_txwrite_sts_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tash_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tash_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ev_sessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_sessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ev_address_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_address_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ev_length_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_length_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txApp_txEventCache">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp_txEventCache"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txApp2txSar_push">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_push"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i40P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i40P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="40" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6_i/1 tmp_i_110/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="40" slack="0"/>
<pin id="80" dir="0" index="1" bw="40" slack="0"/>
<pin id="81" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_txwrite_sts_V_read_1/1 s_axis_txwrite_sts_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_i_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="txApp_txEventCache_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp_txEventCache_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="50" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="40" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_okay_V_1/1 tmp_okay_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 store_ln110/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tash_state_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tash_state_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ev_sessionID_V_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ev_sessionID_V_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="lhs_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="18" slack="0"/>
<pin id="129" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="rhs_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln215_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln215_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ret_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="18" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln886_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="0" index="1" bw="19" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln102_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln145_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="128" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln145_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln145_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln145_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="0"/>
<pin id="186" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln145_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="18" slack="0"/>
<pin id="193" dir="0" index="1" bw="18" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln145_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="128" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="8" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln145_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln81_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln83_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln208_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln208_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="1"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_16_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="50" slack="0"/>
<pin id="235" dir="0" index="1" bw="18" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="16" slack="1"/>
<pin id="238" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln174_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="50" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln1346_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="1"/>
<pin id="249" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln208_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="1"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_17_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="50" slack="0"/>
<pin id="257" dir="0" index="1" bw="18" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="16" slack="1"/>
<pin id="260" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln174_9_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="50" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_9/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tash_state_load_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tash_state_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="ev_sessionID_V_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ev_sessionID_V_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="lhs_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="285" class="1005" name="rhs_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_6_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_okay_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_okay_V_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_i_110_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_110 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_okay_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_okay_V "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln886_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="78" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="135" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="92" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="92" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="179"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="92" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="92" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="161" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="272"><net_src comp="119" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="123" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="282"><net_src comp="127" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="288"><net_src comp="131" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="294"><net_src comp="70" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="105" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="70" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="105" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="149" pin="2"/><net_sink comp="307" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tash_state | {1 }
	Port: ev_sessionID_V | {1 }
	Port: ev_address_V | {1 }
	Port: ev_length_V | {1 }
	Port: txApp2txSar_push | {2 }
 - Input state : 
	Port: txAppStatusHandler : s_axis_txwrite_sts_V | {1 }
	Port: txAppStatusHandler : tash_state | {1 }
	Port: txAppStatusHandler : ev_sessionID_V | {1 }
	Port: txAppStatusHandler : ev_address_V | {1 }
	Port: txAppStatusHandler : ev_length_V | {1 }
	Port: txAppStatusHandler : txApp_txEventCache | {1 }
  - Chain level:
	State 1
		switch_ln77 : 1
		br_ln119 : 1
		br_ln97 : 1
		zext_ln215 : 1
		zext_ln215_2 : 1
		ret : 2
		icmp_ln886 : 3
		br_ln100 : 4
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		icmp_ln81 : 1
		br_ln81 : 2
	State 2
		add_ln208 : 1
		tmp_16_i : 2
		zext_ln174 : 3
		write_ln174 : 4
		add_ln208_1 : 1
		tmp_17_i : 2
		zext_ln174_9 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |             ret_fu_143             |    0    |    25   |
|    add   |          add_ln208_fu_228          |    0    |    25   |
|          |         add_ln208_1_fu_250         |    0    |    25   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln886_fu_149         |    0    |    14   |
|          |          icmp_ln81_fu_213          |    0    |    20   |
|----------|------------------------------------|---------|---------|
| nbreadreq|         grp_nbreadreq_fu_70        |    0    |    0    |
|          |        tmp_i_nbreadreq_fu_84       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   |           grp_read_fu_78           |    0    |    0    |
|          | txApp_txEventCache_read_read_fu_92 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |           grp_write_fu_98          |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             grp_fu_105             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln215_fu_135         |    0    |    0    |
|          |         zext_ln215_2_fu_139        |    0    |    0    |
|   zext   |          zext_ln208_fu_225         |    0    |    0    |
|          |          zext_ln174_fu_242         |    0    |    0    |
|          |         zext_ln1346_fu_247         |    0    |    0    |
|          |         zext_ln174_9_fu_264        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln145_fu_161         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        trunc_ln145_1_fu_165        |    0    |    0    |
|partselect|        trunc_ln145_2_fu_181        |    0    |    0    |
|          |        trunc_ln145_3_fu_197        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|           tmp_16_i_fu_233          |    0    |    0    |
|          |           tmp_17_i_fu_255          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   109   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|ev_sessionID_V_load_reg_273|   16   |
|     icmp_ln886_reg_307    |    1   |
|        lhs_reg_279        |   18   |
|        rhs_reg_285        |   16   |
|  tash_state_load_reg_269  |    2   |
|      tmp_6_i_reg_291      |    1   |
|     tmp_i_110_reg_299     |    1   |
|    tmp_okay_V_1_reg_295   |    1   |
|     tmp_okay_V_reg_303    |    1   |
+---------------------------+--------+
|           Total           |   57   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  50  |   100  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   100  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   57   |   118  |
+-----------+--------+--------+--------+
