# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim work.master_tb 
# Start time: 22:31:31 on Jul 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.master_tb(fast)
vsim voptargs="+acc" work.master_tb
# End time: 22:33:27 on Jul 20,2025, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim voptargs="+acc" work.master_tb 
# Start time: 22:33:27 on Jul 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-11) Could not find work.voptargs="+acc".
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 22:33:29 on Jul 20,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vsim -voptargs="+acc" work.master_tb
# vsim -voptargs=""+acc"" work.master_tb 
# Start time: 22:34:03 on Jul 20,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "master(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.master_tb(fast)
# Loading work.master(fast)
add wave -position insertpoint\
sim:/master_tb/dut/*
run -all
# ** Note: $finish    : master_tb.sv(65)
#    Time: 160 us  Iteration: 1  Instance: /master_tb
# 1
# Break in Module master_tb at master_tb.sv line 65
# End time: 22:38:48 on Jul 20,2025, Elapsed time: 0:04:45
# Errors: 0, Warnings: 1
