#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5579153cd4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55791549be80 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fc0bcb98018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5579154984d0_0 .net "clk", 0 0, o0x7fc0bcb98018;  0 drivers
o0x7fc0bcb98048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55791549cc00_0 .net "data_address", 31 0, o0x7fc0bcb98048;  0 drivers
o0x7fc0bcb98078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5579154a1ec0_0 .net "data_read", 0 0, o0x7fc0bcb98078;  0 drivers
v0x5579154a21f0_0 .var "data_readdata", 31 0;
o0x7fc0bcb980d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5579154a3300_0 .net "data_write", 0 0, o0x7fc0bcb980d8;  0 drivers
o0x7fc0bcb98108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5579154a5320_0 .net "data_writedata", 31 0, o0x7fc0bcb98108;  0 drivers
S_0x557915476640 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fc0bcb98258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5579154bc390_0 .net "instr_address", 31 0, o0x7fc0bcb98258;  0 drivers
v0x5579154bc490_0 .var "instr_readdata", 31 0;
S_0x557915488f30 .scope module, "slt_tb" "slt_tb" 5 1;
 .timescale 0 0;
v0x5579154caae0_0 .net "active", 0 0, L_0x5579154e4e40;  1 drivers
v0x5579154caba0_0 .var "clk", 0 0;
v0x5579154cac40_0 .var "clk_enable", 0 0;
v0x5579154cad30_0 .net "data_address", 31 0, L_0x5579154e2a10;  1 drivers
v0x5579154cadd0_0 .net "data_read", 0 0, L_0x5579154e0590;  1 drivers
v0x5579154caec0_0 .var "data_readdata", 31 0;
v0x5579154caf90_0 .net "data_write", 0 0, L_0x5579154e03b0;  1 drivers
v0x5579154cb060_0 .net "data_writedata", 31 0, L_0x5579154e2700;  1 drivers
v0x5579154cb130_0 .net "instr_address", 31 0, L_0x5579154e3d70;  1 drivers
v0x5579154cb290_0 .var "instr_readdata", 31 0;
v0x5579154cb330_0 .net "register_v0", 31 0, L_0x5579154e2690;  1 drivers
v0x5579154cb420_0 .var "reset", 0 0;
S_0x557915489300 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x557915488f30;
 .timescale 0 0;
v0x5579154bc660_0 .var "expected", 31 0;
v0x5579154bc760_0 .var "funct", 5 0;
v0x5579154bc840_0 .var "i", 4 0;
v0x5579154bc900_0 .var "imm", 15 0;
v0x5579154bc9e0_0 .var "imm_instr", 31 0;
v0x5579154bcb10_0 .var "opcode", 5 0;
v0x5579154bcbf0_0 .var "r_instr", 31 0;
v0x5579154bccd0_0 .var "rd", 4 0;
v0x5579154bcdb0_0 .var "rs", 4 0;
v0x5579154bce90_0 .var "rt", 4 0;
v0x5579154bcf70_0 .var "shamt", 4 0;
v0x5579154bd050_0 .var "test", 31 0;
E_0x557915415b40 .event posedge, v0x5579154bef80_0;
S_0x557915489730 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x557915488f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5579154983b0 .functor OR 1, L_0x5579154dbd90, L_0x5579154dc010, C4<0>, C4<0>;
L_0x557915402d80 .functor BUFZ 1, L_0x5579154db7f0, C4<0>, C4<0>, C4<0>;
L_0x5579154a20d0 .functor BUFZ 1, L_0x5579154db990, C4<0>, C4<0>, C4<0>;
L_0x5579154a3160 .functor BUFZ 1, L_0x5579154db990, C4<0>, C4<0>, C4<0>;
L_0x5579154dc550 .functor AND 1, L_0x5579154db7f0, L_0x5579154dc850, C4<1>, C4<1>;
L_0x5579154a5200 .functor OR 1, L_0x5579154dc550, L_0x5579154dc430, C4<0>, C4<0>;
L_0x557915446bf0 .functor OR 1, L_0x5579154a5200, L_0x5579154dc660, C4<0>, C4<0>;
L_0x5579154dcaf0 .functor OR 1, L_0x557915446bf0, L_0x5579154de150, C4<0>, C4<0>;
L_0x5579154dcc00 .functor OR 1, L_0x5579154dcaf0, L_0x5579154dd8b0, C4<0>, C4<0>;
L_0x5579154dccc0 .functor BUFZ 1, L_0x5579154dbab0, C4<0>, C4<0>, C4<0>;
L_0x5579154dd7a0 .functor AND 1, L_0x5579154dd210, L_0x5579154dd570, C4<1>, C4<1>;
L_0x5579154dd8b0 .functor OR 1, L_0x5579154dcf10, L_0x5579154dd7a0, C4<0>, C4<0>;
L_0x5579154de150 .functor AND 1, L_0x5579154ddc80, L_0x5579154ddf30, C4<1>, C4<1>;
L_0x5579154de900 .functor OR 1, L_0x5579154de3a0, L_0x5579154de6c0, C4<0>, C4<0>;
L_0x5579154dda10 .functor OR 1, L_0x5579154dee70, L_0x5579154df170, C4<0>, C4<0>;
L_0x5579154df050 .functor AND 1, L_0x5579154deb80, L_0x5579154dda10, C4<1>, C4<1>;
L_0x5579154df970 .functor OR 1, L_0x5579154df600, L_0x5579154df880, C4<0>, C4<0>;
L_0x5579154dfc70 .functor OR 1, L_0x5579154df970, L_0x5579154dfa80, C4<0>, C4<0>;
L_0x5579154dfe20 .functor AND 1, L_0x5579154db7f0, L_0x5579154dfc70, C4<1>, C4<1>;
L_0x5579154dffd0 .functor AND 1, L_0x5579154db7f0, L_0x5579154dfee0, C4<1>, C4<1>;
L_0x5579154e02f0 .functor AND 1, L_0x5579154db7f0, L_0x5579154dfd80, C4<1>, C4<1>;
L_0x5579154e0590 .functor BUFZ 1, L_0x5579154a20d0, C4<0>, C4<0>, C4<0>;
L_0x5579154e1220 .functor AND 1, L_0x5579154e4e40, L_0x5579154dcc00, C4<1>, C4<1>;
L_0x5579154e1330 .functor OR 1, L_0x5579154dd8b0, L_0x5579154de150, C4<0>, C4<0>;
L_0x5579154e2700 .functor BUFZ 32, L_0x5579154e2580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e27c0 .functor BUFZ 32, L_0x5579154e1510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e2910 .functor BUFZ 32, L_0x5579154e2580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e2a10 .functor BUFZ 32, v0x5579154be010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e3a10 .functor AND 1, v0x5579154cac40_0, L_0x5579154dfe20, C4<1>, C4<1>;
L_0x5579154e3a80 .functor AND 1, L_0x5579154e3a10, v0x5579154c7c70_0, C4<1>, C4<1>;
L_0x5579154e3d70 .functor BUFZ 32, v0x5579154bf040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e4e40 .functor BUFZ 1, v0x5579154c7c70_0, C4<0>, C4<0>, C4<0>;
L_0x5579154e4fc0 .functor AND 1, v0x5579154cac40_0, v0x5579154c7c70_0, C4<1>, C4<1>;
v0x5579154c1d60_0 .net *"_ivl_100", 31 0, L_0x5579154dda80;  1 drivers
L_0x7fc0bcb4f498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c1e60_0 .net *"_ivl_103", 25 0, L_0x7fc0bcb4f498;  1 drivers
L_0x7fc0bcb4f4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c1f40_0 .net/2u *"_ivl_104", 31 0, L_0x7fc0bcb4f4e0;  1 drivers
v0x5579154c2000_0 .net *"_ivl_106", 0 0, L_0x5579154ddc80;  1 drivers
v0x5579154c20c0_0 .net *"_ivl_109", 5 0, L_0x5579154dde90;  1 drivers
L_0x7fc0bcb4f528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5579154c21a0_0 .net/2u *"_ivl_110", 5 0, L_0x7fc0bcb4f528;  1 drivers
v0x5579154c2280_0 .net *"_ivl_112", 0 0, L_0x5579154ddf30;  1 drivers
v0x5579154c2340_0 .net *"_ivl_116", 31 0, L_0x5579154de2b0;  1 drivers
L_0x7fc0bcb4f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c2420_0 .net *"_ivl_119", 25 0, L_0x7fc0bcb4f570;  1 drivers
L_0x7fc0bcb4f0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5579154c2500_0 .net/2u *"_ivl_12", 5 0, L_0x7fc0bcb4f0a8;  1 drivers
L_0x7fc0bcb4f5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5579154c25e0_0 .net/2u *"_ivl_120", 31 0, L_0x7fc0bcb4f5b8;  1 drivers
v0x5579154c26c0_0 .net *"_ivl_122", 0 0, L_0x5579154de3a0;  1 drivers
v0x5579154c2780_0 .net *"_ivl_124", 31 0, L_0x5579154de5d0;  1 drivers
L_0x7fc0bcb4f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c2860_0 .net *"_ivl_127", 25 0, L_0x7fc0bcb4f600;  1 drivers
L_0x7fc0bcb4f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5579154c2940_0 .net/2u *"_ivl_128", 31 0, L_0x7fc0bcb4f648;  1 drivers
v0x5579154c2a20_0 .net *"_ivl_130", 0 0, L_0x5579154de6c0;  1 drivers
v0x5579154c2ae0_0 .net *"_ivl_134", 31 0, L_0x5579154dea90;  1 drivers
L_0x7fc0bcb4f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c2cd0_0 .net *"_ivl_137", 25 0, L_0x7fc0bcb4f690;  1 drivers
L_0x7fc0bcb4f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c2db0_0 .net/2u *"_ivl_138", 31 0, L_0x7fc0bcb4f6d8;  1 drivers
v0x5579154c2e90_0 .net *"_ivl_140", 0 0, L_0x5579154deb80;  1 drivers
v0x5579154c2f50_0 .net *"_ivl_143", 5 0, L_0x5579154dedd0;  1 drivers
L_0x7fc0bcb4f720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5579154c3030_0 .net/2u *"_ivl_144", 5 0, L_0x7fc0bcb4f720;  1 drivers
v0x5579154c3110_0 .net *"_ivl_146", 0 0, L_0x5579154dee70;  1 drivers
v0x5579154c31d0_0 .net *"_ivl_149", 5 0, L_0x5579154df0d0;  1 drivers
L_0x7fc0bcb4f768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5579154c32b0_0 .net/2u *"_ivl_150", 5 0, L_0x7fc0bcb4f768;  1 drivers
v0x5579154c3390_0 .net *"_ivl_152", 0 0, L_0x5579154df170;  1 drivers
v0x5579154c3450_0 .net *"_ivl_155", 0 0, L_0x5579154dda10;  1 drivers
v0x5579154c3510_0 .net *"_ivl_159", 1 0, L_0x5579154df510;  1 drivers
L_0x7fc0bcb4f0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5579154c35f0_0 .net/2u *"_ivl_16", 5 0, L_0x7fc0bcb4f0f0;  1 drivers
L_0x7fc0bcb4f7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5579154c36d0_0 .net/2u *"_ivl_160", 1 0, L_0x7fc0bcb4f7b0;  1 drivers
v0x5579154c37b0_0 .net *"_ivl_162", 0 0, L_0x5579154df600;  1 drivers
L_0x7fc0bcb4f7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5579154c3870_0 .net/2u *"_ivl_164", 5 0, L_0x7fc0bcb4f7f8;  1 drivers
v0x5579154c3950_0 .net *"_ivl_166", 0 0, L_0x5579154df880;  1 drivers
v0x5579154c3c20_0 .net *"_ivl_169", 0 0, L_0x5579154df970;  1 drivers
L_0x7fc0bcb4f840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5579154c3ce0_0 .net/2u *"_ivl_170", 5 0, L_0x7fc0bcb4f840;  1 drivers
v0x5579154c3dc0_0 .net *"_ivl_172", 0 0, L_0x5579154dfa80;  1 drivers
v0x5579154c3e80_0 .net *"_ivl_175", 0 0, L_0x5579154dfc70;  1 drivers
L_0x7fc0bcb4f888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5579154c3f40_0 .net/2u *"_ivl_178", 5 0, L_0x7fc0bcb4f888;  1 drivers
v0x5579154c4020_0 .net *"_ivl_180", 0 0, L_0x5579154dfee0;  1 drivers
L_0x7fc0bcb4f8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5579154c40e0_0 .net/2u *"_ivl_184", 5 0, L_0x7fc0bcb4f8d0;  1 drivers
v0x5579154c41c0_0 .net *"_ivl_186", 0 0, L_0x5579154dfd80;  1 drivers
L_0x7fc0bcb4f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5579154c4280_0 .net/2u *"_ivl_190", 0 0, L_0x7fc0bcb4f918;  1 drivers
v0x5579154c4360_0 .net *"_ivl_20", 31 0, L_0x5579154dbc50;  1 drivers
L_0x7fc0bcb4f960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5579154c4440_0 .net/2u *"_ivl_200", 4 0, L_0x7fc0bcb4f960;  1 drivers
v0x5579154c4520_0 .net *"_ivl_203", 4 0, L_0x5579154e0ab0;  1 drivers
v0x5579154c4600_0 .net *"_ivl_205", 4 0, L_0x5579154e0cd0;  1 drivers
v0x5579154c46e0_0 .net *"_ivl_206", 4 0, L_0x5579154e0d70;  1 drivers
v0x5579154c47c0_0 .net *"_ivl_213", 0 0, L_0x5579154e1330;  1 drivers
L_0x7fc0bcb4f9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5579154c4880_0 .net/2u *"_ivl_214", 31 0, L_0x7fc0bcb4f9a8;  1 drivers
v0x5579154c4960_0 .net *"_ivl_216", 31 0, L_0x5579154e1470;  1 drivers
v0x5579154c4a40_0 .net *"_ivl_218", 31 0, L_0x5579154e1720;  1 drivers
v0x5579154c4b20_0 .net *"_ivl_220", 31 0, L_0x5579154e18b0;  1 drivers
v0x5579154c4c00_0 .net *"_ivl_222", 31 0, L_0x5579154e1bf0;  1 drivers
L_0x7fc0bcb4f138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c4ce0_0 .net *"_ivl_23", 25 0, L_0x7fc0bcb4f138;  1 drivers
v0x5579154c4dc0_0 .net *"_ivl_235", 0 0, L_0x5579154e3a10;  1 drivers
L_0x7fc0bcb4fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5579154c4e80_0 .net/2u *"_ivl_238", 31 0, L_0x7fc0bcb4fac8;  1 drivers
L_0x7fc0bcb4f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5579154c4f60_0 .net/2u *"_ivl_24", 31 0, L_0x7fc0bcb4f180;  1 drivers
v0x5579154c5040_0 .net *"_ivl_243", 15 0, L_0x5579154e3ed0;  1 drivers
v0x5579154c5120_0 .net *"_ivl_244", 17 0, L_0x5579154e4140;  1 drivers
L_0x7fc0bcb4fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5579154c5200_0 .net *"_ivl_247", 1 0, L_0x7fc0bcb4fb10;  1 drivers
v0x5579154c52e0_0 .net *"_ivl_250", 15 0, L_0x5579154e4280;  1 drivers
L_0x7fc0bcb4fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5579154c53c0_0 .net *"_ivl_252", 1 0, L_0x7fc0bcb4fb58;  1 drivers
v0x5579154c54a0_0 .net *"_ivl_255", 0 0, L_0x5579154e4690;  1 drivers
L_0x7fc0bcb4fba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5579154c5580_0 .net/2u *"_ivl_256", 13 0, L_0x7fc0bcb4fba0;  1 drivers
L_0x7fc0bcb4fbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c5660_0 .net/2u *"_ivl_258", 13 0, L_0x7fc0bcb4fbe8;  1 drivers
v0x5579154c5b50_0 .net *"_ivl_26", 0 0, L_0x5579154dbd90;  1 drivers
v0x5579154c5c10_0 .net *"_ivl_260", 13 0, L_0x5579154e4970;  1 drivers
v0x5579154c5cf0_0 .net *"_ivl_28", 31 0, L_0x5579154dbf20;  1 drivers
L_0x7fc0bcb4f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c5dd0_0 .net *"_ivl_31", 25 0, L_0x7fc0bcb4f1c8;  1 drivers
L_0x7fc0bcb4f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5579154c5eb0_0 .net/2u *"_ivl_32", 31 0, L_0x7fc0bcb4f210;  1 drivers
v0x5579154c5f90_0 .net *"_ivl_34", 0 0, L_0x5579154dc010;  1 drivers
v0x5579154c6050_0 .net *"_ivl_4", 31 0, L_0x5579154cb690;  1 drivers
v0x5579154c6130_0 .net *"_ivl_45", 2 0, L_0x5579154dc300;  1 drivers
L_0x7fc0bcb4f258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5579154c6210_0 .net/2u *"_ivl_46", 2 0, L_0x7fc0bcb4f258;  1 drivers
v0x5579154c62f0_0 .net *"_ivl_51", 2 0, L_0x5579154dc5c0;  1 drivers
L_0x7fc0bcb4f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5579154c63d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fc0bcb4f2a0;  1 drivers
v0x5579154c64b0_0 .net *"_ivl_57", 0 0, L_0x5579154dc850;  1 drivers
v0x5579154c6570_0 .net *"_ivl_59", 0 0, L_0x5579154dc550;  1 drivers
v0x5579154c6630_0 .net *"_ivl_61", 0 0, L_0x5579154a5200;  1 drivers
v0x5579154c66f0_0 .net *"_ivl_63", 0 0, L_0x557915446bf0;  1 drivers
v0x5579154c67b0_0 .net *"_ivl_65", 0 0, L_0x5579154dcaf0;  1 drivers
L_0x7fc0bcb4f018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c6870_0 .net *"_ivl_7", 25 0, L_0x7fc0bcb4f018;  1 drivers
v0x5579154c6950_0 .net *"_ivl_70", 31 0, L_0x5579154dcde0;  1 drivers
L_0x7fc0bcb4f2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c6a30_0 .net *"_ivl_73", 25 0, L_0x7fc0bcb4f2e8;  1 drivers
L_0x7fc0bcb4f330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5579154c6b10_0 .net/2u *"_ivl_74", 31 0, L_0x7fc0bcb4f330;  1 drivers
v0x5579154c6bf0_0 .net *"_ivl_76", 0 0, L_0x5579154dcf10;  1 drivers
v0x5579154c6cb0_0 .net *"_ivl_78", 31 0, L_0x5579154dd080;  1 drivers
L_0x7fc0bcb4f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c6d90_0 .net/2u *"_ivl_8", 31 0, L_0x7fc0bcb4f060;  1 drivers
L_0x7fc0bcb4f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c6e70_0 .net *"_ivl_81", 25 0, L_0x7fc0bcb4f378;  1 drivers
L_0x7fc0bcb4f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5579154c6f50_0 .net/2u *"_ivl_82", 31 0, L_0x7fc0bcb4f3c0;  1 drivers
v0x5579154c7030_0 .net *"_ivl_84", 0 0, L_0x5579154dd210;  1 drivers
v0x5579154c70f0_0 .net *"_ivl_87", 0 0, L_0x5579154dd380;  1 drivers
v0x5579154c71d0_0 .net *"_ivl_88", 31 0, L_0x5579154dd120;  1 drivers
L_0x7fc0bcb4f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154c72b0_0 .net *"_ivl_91", 30 0, L_0x7fc0bcb4f408;  1 drivers
L_0x7fc0bcb4f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5579154c7390_0 .net/2u *"_ivl_92", 31 0, L_0x7fc0bcb4f450;  1 drivers
v0x5579154c7470_0 .net *"_ivl_94", 0 0, L_0x5579154dd570;  1 drivers
v0x5579154c7530_0 .net *"_ivl_97", 0 0, L_0x5579154dd7a0;  1 drivers
v0x5579154c75f0_0 .net "active", 0 0, L_0x5579154e4e40;  alias, 1 drivers
v0x5579154c76b0_0 .net "alu_op1", 31 0, L_0x5579154e27c0;  1 drivers
v0x5579154c7770_0 .net "alu_op2", 31 0, L_0x5579154e2910;  1 drivers
v0x5579154c7830_0 .net "alui_instr", 0 0, L_0x5579154dc430;  1 drivers
v0x5579154c78f0_0 .net "b_flag", 0 0, v0x5579154bdb40_0;  1 drivers
v0x5579154c7990_0 .net "b_imm", 17 0, L_0x5579154e4550;  1 drivers
v0x5579154c7a50_0 .net "b_offset", 31 0, L_0x5579154e4b00;  1 drivers
v0x5579154c7b30_0 .net "clk", 0 0, v0x5579154caba0_0;  1 drivers
v0x5579154c7bd0_0 .net "clk_enable", 0 0, v0x5579154cac40_0;  1 drivers
v0x5579154c7c70_0 .var "cpu_active", 0 0;
v0x5579154c7d10_0 .net "curr_addr", 31 0, v0x5579154bf040_0;  1 drivers
v0x5579154c7e00_0 .net "curr_addr_p4", 31 0, L_0x5579154e3cd0;  1 drivers
v0x5579154c7ec0_0 .net "data_address", 31 0, L_0x5579154e2a10;  alias, 1 drivers
v0x5579154c7fa0_0 .net "data_read", 0 0, L_0x5579154e0590;  alias, 1 drivers
v0x5579154c8060_0 .net "data_readdata", 31 0, v0x5579154caec0_0;  1 drivers
v0x5579154c8140_0 .net "data_write", 0 0, L_0x5579154e03b0;  alias, 1 drivers
v0x5579154c8200_0 .net "data_writedata", 31 0, L_0x5579154e2700;  alias, 1 drivers
v0x5579154c82e0_0 .net "funct_code", 5 0, L_0x5579154cb560;  1 drivers
v0x5579154c83c0_0 .net "hi_out", 31 0, v0x5579154bf700_0;  1 drivers
v0x5579154c84b0_0 .net "hl_reg_enable", 0 0, L_0x5579154e3a80;  1 drivers
v0x5579154c8550_0 .net "instr_address", 31 0, L_0x5579154e3d70;  alias, 1 drivers
v0x5579154c8610_0 .net "instr_opcode", 5 0, L_0x5579154cb4c0;  1 drivers
v0x5579154c86f0_0 .net "instr_readdata", 31 0, v0x5579154cb290_0;  1 drivers
v0x5579154c87b0_0 .net "j_imm", 0 0, L_0x5579154de900;  1 drivers
v0x5579154c8850_0 .net "j_reg", 0 0, L_0x5579154df050;  1 drivers
v0x5579154c8910_0 .net "l_type", 0 0, L_0x5579154dc660;  1 drivers
v0x5579154c89d0_0 .net "link_const", 0 0, L_0x5579154dd8b0;  1 drivers
v0x5579154c8a90_0 .net "link_reg", 0 0, L_0x5579154de150;  1 drivers
v0x5579154c8b50_0 .net "lo_out", 31 0, v0x5579154bff50_0;  1 drivers
v0x5579154c8c40_0 .net "lw", 0 0, L_0x5579154db990;  1 drivers
v0x5579154c8ce0_0 .net "mem_read", 0 0, L_0x5579154a20d0;  1 drivers
v0x5579154c8da0_0 .net "mem_to_reg", 0 0, L_0x5579154a3160;  1 drivers
v0x5579154c9670_0 .net "mem_write", 0 0, L_0x5579154dccc0;  1 drivers
v0x5579154c9730_0 .net "memaddroffset", 31 0, v0x5579154be010_0;  1 drivers
v0x5579154c9820_0 .net "mfhi", 0 0, L_0x5579154dffd0;  1 drivers
v0x5579154c98c0_0 .net "mflo", 0 0, L_0x5579154e02f0;  1 drivers
v0x5579154c9980_0 .net "movefrom", 0 0, L_0x5579154983b0;  1 drivers
v0x5579154c9a40_0 .net "muldiv", 0 0, L_0x5579154dfe20;  1 drivers
v0x5579154c9b00_0 .var "next_instr_addr", 31 0;
v0x5579154c9bf0_0 .net "pc_enable", 0 0, L_0x5579154e4fc0;  1 drivers
v0x5579154c9cc0_0 .net "r_format", 0 0, L_0x5579154db7f0;  1 drivers
v0x5579154c9d60_0 .net "reg_a_read_data", 31 0, L_0x5579154e1510;  1 drivers
v0x5579154c9e30_0 .net "reg_a_read_index", 4 0, L_0x5579154e0760;  1 drivers
v0x5579154c9f00_0 .net "reg_b_read_data", 31 0, L_0x5579154e2580;  1 drivers
v0x5579154c9fd0_0 .net "reg_b_read_index", 4 0, L_0x5579154e09c0;  1 drivers
v0x5579154ca0a0_0 .net "reg_dst", 0 0, L_0x557915402d80;  1 drivers
v0x5579154ca140_0 .net "reg_write", 0 0, L_0x5579154dcc00;  1 drivers
v0x5579154ca200_0 .net "reg_write_data", 31 0, L_0x5579154e1d80;  1 drivers
v0x5579154ca2f0_0 .net "reg_write_enable", 0 0, L_0x5579154e1220;  1 drivers
v0x5579154ca3c0_0 .net "reg_write_index", 4 0, L_0x5579154e1090;  1 drivers
v0x5579154ca490_0 .net "register_v0", 31 0, L_0x5579154e2690;  alias, 1 drivers
v0x5579154ca560_0 .net "reset", 0 0, v0x5579154cb420_0;  1 drivers
v0x5579154ca690_0 .net "result", 31 0, v0x5579154be470_0;  1 drivers
v0x5579154ca760_0 .net "result_hi", 31 0, v0x5579154bdd70_0;  1 drivers
v0x5579154ca800_0 .net "result_lo", 31 0, v0x5579154bdf30_0;  1 drivers
v0x5579154ca8a0_0 .net "sw", 0 0, L_0x5579154dbab0;  1 drivers
E_0x557915417600/0 .event anyedge, v0x5579154bdb40_0, v0x5579154c7e00_0, v0x5579154c7a50_0, v0x5579154c87b0_0;
E_0x557915417600/1 .event anyedge, v0x5579154bde50_0, v0x5579154c8850_0, v0x5579154c0d40_0;
E_0x557915417600 .event/or E_0x557915417600/0, E_0x557915417600/1;
L_0x5579154cb4c0 .part v0x5579154cb290_0, 26, 6;
L_0x5579154cb560 .part v0x5579154cb290_0, 0, 6;
L_0x5579154cb690 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f018;
L_0x5579154db7f0 .cmp/eq 32, L_0x5579154cb690, L_0x7fc0bcb4f060;
L_0x5579154db990 .cmp/eq 6, L_0x5579154cb4c0, L_0x7fc0bcb4f0a8;
L_0x5579154dbab0 .cmp/eq 6, L_0x5579154cb4c0, L_0x7fc0bcb4f0f0;
L_0x5579154dbc50 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f138;
L_0x5579154dbd90 .cmp/eq 32, L_0x5579154dbc50, L_0x7fc0bcb4f180;
L_0x5579154dbf20 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f1c8;
L_0x5579154dc010 .cmp/eq 32, L_0x5579154dbf20, L_0x7fc0bcb4f210;
L_0x5579154dc300 .part L_0x5579154cb4c0, 3, 3;
L_0x5579154dc430 .cmp/eq 3, L_0x5579154dc300, L_0x7fc0bcb4f258;
L_0x5579154dc5c0 .part L_0x5579154cb4c0, 3, 3;
L_0x5579154dc660 .cmp/eq 3, L_0x5579154dc5c0, L_0x7fc0bcb4f2a0;
L_0x5579154dc850 .reduce/nor L_0x5579154dfe20;
L_0x5579154dcde0 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f2e8;
L_0x5579154dcf10 .cmp/eq 32, L_0x5579154dcde0, L_0x7fc0bcb4f330;
L_0x5579154dd080 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f378;
L_0x5579154dd210 .cmp/eq 32, L_0x5579154dd080, L_0x7fc0bcb4f3c0;
L_0x5579154dd380 .part v0x5579154cb290_0, 20, 1;
L_0x5579154dd120 .concat [ 1 31 0 0], L_0x5579154dd380, L_0x7fc0bcb4f408;
L_0x5579154dd570 .cmp/eq 32, L_0x5579154dd120, L_0x7fc0bcb4f450;
L_0x5579154dda80 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f498;
L_0x5579154ddc80 .cmp/eq 32, L_0x5579154dda80, L_0x7fc0bcb4f4e0;
L_0x5579154dde90 .part v0x5579154cb290_0, 0, 6;
L_0x5579154ddf30 .cmp/eq 6, L_0x5579154dde90, L_0x7fc0bcb4f528;
L_0x5579154de2b0 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f570;
L_0x5579154de3a0 .cmp/eq 32, L_0x5579154de2b0, L_0x7fc0bcb4f5b8;
L_0x5579154de5d0 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f600;
L_0x5579154de6c0 .cmp/eq 32, L_0x5579154de5d0, L_0x7fc0bcb4f648;
L_0x5579154dea90 .concat [ 6 26 0 0], L_0x5579154cb4c0, L_0x7fc0bcb4f690;
L_0x5579154deb80 .cmp/eq 32, L_0x5579154dea90, L_0x7fc0bcb4f6d8;
L_0x5579154dedd0 .part v0x5579154cb290_0, 0, 6;
L_0x5579154dee70 .cmp/eq 6, L_0x5579154dedd0, L_0x7fc0bcb4f720;
L_0x5579154df0d0 .part v0x5579154cb290_0, 0, 6;
L_0x5579154df170 .cmp/eq 6, L_0x5579154df0d0, L_0x7fc0bcb4f768;
L_0x5579154df510 .part L_0x5579154cb560, 3, 2;
L_0x5579154df600 .cmp/eq 2, L_0x5579154df510, L_0x7fc0bcb4f7b0;
L_0x5579154df880 .cmp/eq 6, L_0x5579154cb560, L_0x7fc0bcb4f7f8;
L_0x5579154dfa80 .cmp/eq 6, L_0x5579154cb560, L_0x7fc0bcb4f840;
L_0x5579154dfee0 .cmp/eq 6, L_0x5579154cb560, L_0x7fc0bcb4f888;
L_0x5579154dfd80 .cmp/eq 6, L_0x5579154cb560, L_0x7fc0bcb4f8d0;
L_0x5579154e03b0 .functor MUXZ 1, L_0x7fc0bcb4f918, L_0x5579154dccc0, L_0x5579154e4e40, C4<>;
L_0x5579154e0760 .part v0x5579154cb290_0, 21, 5;
L_0x5579154e09c0 .part v0x5579154cb290_0, 16, 5;
L_0x5579154e0ab0 .part v0x5579154cb290_0, 11, 5;
L_0x5579154e0cd0 .part v0x5579154cb290_0, 16, 5;
L_0x5579154e0d70 .functor MUXZ 5, L_0x5579154e0cd0, L_0x5579154e0ab0, L_0x557915402d80, C4<>;
L_0x5579154e1090 .functor MUXZ 5, L_0x5579154e0d70, L_0x7fc0bcb4f960, L_0x5579154dd8b0, C4<>;
L_0x5579154e1470 .arith/sum 32, L_0x5579154e3cd0, L_0x7fc0bcb4f9a8;
L_0x5579154e1720 .functor MUXZ 32, v0x5579154be470_0, v0x5579154caec0_0, L_0x5579154a3160, C4<>;
L_0x5579154e18b0 .functor MUXZ 32, L_0x5579154e1720, v0x5579154bff50_0, L_0x5579154e02f0, C4<>;
L_0x5579154e1bf0 .functor MUXZ 32, L_0x5579154e18b0, v0x5579154bf700_0, L_0x5579154dffd0, C4<>;
L_0x5579154e1d80 .functor MUXZ 32, L_0x5579154e1bf0, L_0x5579154e1470, L_0x5579154e1330, C4<>;
L_0x5579154e3cd0 .arith/sum 32, v0x5579154bf040_0, L_0x7fc0bcb4fac8;
L_0x5579154e3ed0 .part v0x5579154cb290_0, 0, 16;
L_0x5579154e4140 .concat [ 16 2 0 0], L_0x5579154e3ed0, L_0x7fc0bcb4fb10;
L_0x5579154e4280 .part L_0x5579154e4140, 0, 16;
L_0x5579154e4550 .concat [ 2 16 0 0], L_0x7fc0bcb4fb58, L_0x5579154e4280;
L_0x5579154e4690 .part L_0x5579154e4550, 17, 1;
L_0x5579154e4970 .functor MUXZ 14, L_0x7fc0bcb4fbe8, L_0x7fc0bcb4fba0, L_0x5579154e4690, C4<>;
L_0x5579154e4b00 .concat [ 18 14 0 0], L_0x5579154e4550, L_0x5579154e4970;
S_0x55791549bab0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x557915489730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5579154bd4d0_0 .net *"_ivl_10", 15 0, L_0x5579154e33d0;  1 drivers
L_0x7fc0bcb4fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5579154bd5d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fc0bcb4fa80;  1 drivers
v0x5579154bd6b0_0 .net *"_ivl_17", 15 0, L_0x5579154e3640;  1 drivers
v0x5579154bd770_0 .net *"_ivl_5", 0 0, L_0x5579154e2cb0;  1 drivers
v0x5579154bd850_0 .net *"_ivl_6", 15 0, L_0x5579154e2d50;  1 drivers
v0x5579154bd980_0 .net *"_ivl_9", 15 0, L_0x5579154e3120;  1 drivers
v0x5579154bda60_0 .net "addr_rt", 4 0, L_0x5579154e3970;  1 drivers
v0x5579154bdb40_0 .var "b_flag", 0 0;
v0x5579154bdc00_0 .net "funct", 5 0, L_0x5579154e2c10;  1 drivers
v0x5579154bdd70_0 .var "hi", 31 0;
v0x5579154bde50_0 .net "instructionword", 31 0, v0x5579154cb290_0;  alias, 1 drivers
v0x5579154bdf30_0 .var "lo", 31 0;
v0x5579154be010_0 .var "memaddroffset", 31 0;
v0x5579154be0f0_0 .var "multresult", 63 0;
v0x5579154be1d0_0 .net "op1", 31 0, L_0x5579154e27c0;  alias, 1 drivers
v0x5579154be2b0_0 .net "op2", 31 0, L_0x5579154e2910;  alias, 1 drivers
v0x5579154be390_0 .net "opcode", 5 0, L_0x5579154e2b70;  1 drivers
v0x5579154be470_0 .var "result", 31 0;
v0x5579154be550_0 .net "shamt", 4 0, L_0x5579154e3870;  1 drivers
v0x5579154be630_0 .net/s "sign_op1", 31 0, L_0x5579154e27c0;  alias, 1 drivers
v0x5579154be6f0_0 .net/s "sign_op2", 31 0, L_0x5579154e2910;  alias, 1 drivers
v0x5579154be790_0 .net "simmediatedata", 31 0, L_0x5579154e34b0;  1 drivers
v0x5579154be850_0 .net "simmediatedatas", 31 0, L_0x5579154e34b0;  alias, 1 drivers
v0x5579154be910_0 .net "uimmediatedata", 31 0, L_0x5579154e3730;  1 drivers
v0x5579154be9d0_0 .net "unsign_op1", 31 0, L_0x5579154e27c0;  alias, 1 drivers
v0x5579154bea90_0 .net "unsign_op2", 31 0, L_0x5579154e2910;  alias, 1 drivers
v0x5579154beba0_0 .var "unsigned_result", 31 0;
E_0x5579153ef7b0/0 .event anyedge, v0x5579154be390_0, v0x5579154bdc00_0, v0x5579154be2b0_0, v0x5579154be550_0;
E_0x5579153ef7b0/1 .event anyedge, v0x5579154be1d0_0, v0x5579154be0f0_0, v0x5579154bda60_0, v0x5579154be790_0;
E_0x5579153ef7b0/2 .event anyedge, v0x5579154be910_0, v0x5579154beba0_0;
E_0x5579153ef7b0 .event/or E_0x5579153ef7b0/0, E_0x5579153ef7b0/1, E_0x5579153ef7b0/2;
L_0x5579154e2b70 .part v0x5579154cb290_0, 26, 6;
L_0x5579154e2c10 .part v0x5579154cb290_0, 0, 6;
L_0x5579154e2cb0 .part v0x5579154cb290_0, 15, 1;
LS_0x5579154e2d50_0_0 .concat [ 1 1 1 1], L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0;
LS_0x5579154e2d50_0_4 .concat [ 1 1 1 1], L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0;
LS_0x5579154e2d50_0_8 .concat [ 1 1 1 1], L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0;
LS_0x5579154e2d50_0_12 .concat [ 1 1 1 1], L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0, L_0x5579154e2cb0;
L_0x5579154e2d50 .concat [ 4 4 4 4], LS_0x5579154e2d50_0_0, LS_0x5579154e2d50_0_4, LS_0x5579154e2d50_0_8, LS_0x5579154e2d50_0_12;
L_0x5579154e3120 .part v0x5579154cb290_0, 0, 16;
L_0x5579154e33d0 .concat [ 16 0 0 0], L_0x5579154e3120;
L_0x5579154e34b0 .concat [ 16 16 0 0], L_0x5579154e33d0, L_0x5579154e2d50;
L_0x5579154e3640 .part v0x5579154cb290_0, 0, 16;
L_0x5579154e3730 .concat [ 16 16 0 0], L_0x5579154e3640, L_0x7fc0bcb4fa80;
L_0x5579154e3870 .part v0x5579154cb290_0, 6, 5;
L_0x5579154e3970 .part v0x5579154cb290_0, 16, 5;
S_0x5579154bedd0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x557915489730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5579154bef80_0 .net "clk", 0 0, v0x5579154caba0_0;  alias, 1 drivers
v0x5579154bf040_0 .var "curr_addr", 31 0;
v0x5579154bf120_0 .net "enable", 0 0, L_0x5579154e4fc0;  alias, 1 drivers
v0x5579154bf1c0_0 .net "next_addr", 31 0, v0x5579154c9b00_0;  1 drivers
v0x5579154bf2a0_0 .net "reset", 0 0, v0x5579154cb420_0;  alias, 1 drivers
S_0x5579154bf450 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x557915489730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5579154bf630_0 .net "clk", 0 0, v0x5579154caba0_0;  alias, 1 drivers
v0x5579154bf700_0 .var "data", 31 0;
v0x5579154bf7c0_0 .net "data_in", 31 0, v0x5579154bdd70_0;  alias, 1 drivers
v0x5579154bf8c0_0 .net "data_out", 31 0, v0x5579154bf700_0;  alias, 1 drivers
v0x5579154bf980_0 .net "enable", 0 0, L_0x5579154e3a80;  alias, 1 drivers
v0x5579154bfa90_0 .net "reset", 0 0, v0x5579154cb420_0;  alias, 1 drivers
S_0x5579154bfbe0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x557915489730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5579154bfe40_0 .net "clk", 0 0, v0x5579154caba0_0;  alias, 1 drivers
v0x5579154bff50_0 .var "data", 31 0;
v0x5579154c0030_0 .net "data_in", 31 0, v0x5579154bdf30_0;  alias, 1 drivers
v0x5579154c0100_0 .net "data_out", 31 0, v0x5579154bff50_0;  alias, 1 drivers
v0x5579154c01c0_0 .net "enable", 0 0, L_0x5579154e3a80;  alias, 1 drivers
v0x5579154c02b0_0 .net "reset", 0 0, v0x5579154cb420_0;  alias, 1 drivers
S_0x5579154c0420 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x557915489730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5579154e1510 .functor BUFZ 32, L_0x5579154e2120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5579154e2580 .functor BUFZ 32, L_0x5579154e23a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5579154c11a0_2 .array/port v0x5579154c11a0, 2;
L_0x5579154e2690 .functor BUFZ 32, v0x5579154c11a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5579154c0650_0 .net *"_ivl_0", 31 0, L_0x5579154e2120;  1 drivers
v0x5579154c0750_0 .net *"_ivl_10", 6 0, L_0x5579154e2440;  1 drivers
L_0x7fc0bcb4fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5579154c0830_0 .net *"_ivl_13", 1 0, L_0x7fc0bcb4fa38;  1 drivers
v0x5579154c08f0_0 .net *"_ivl_2", 6 0, L_0x5579154e21c0;  1 drivers
L_0x7fc0bcb4f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5579154c09d0_0 .net *"_ivl_5", 1 0, L_0x7fc0bcb4f9f0;  1 drivers
v0x5579154c0b00_0 .net *"_ivl_8", 31 0, L_0x5579154e23a0;  1 drivers
v0x5579154c0be0_0 .net "r_clk", 0 0, v0x5579154caba0_0;  alias, 1 drivers
v0x5579154c0c80_0 .net "r_clk_enable", 0 0, v0x5579154cac40_0;  alias, 1 drivers
v0x5579154c0d40_0 .net "read_data1", 31 0, L_0x5579154e1510;  alias, 1 drivers
v0x5579154c0e20_0 .net "read_data2", 31 0, L_0x5579154e2580;  alias, 1 drivers
v0x5579154c0f00_0 .net "read_reg1", 4 0, L_0x5579154e0760;  alias, 1 drivers
v0x5579154c0fe0_0 .net "read_reg2", 4 0, L_0x5579154e09c0;  alias, 1 drivers
v0x5579154c10c0_0 .net "register_v0", 31 0, L_0x5579154e2690;  alias, 1 drivers
v0x5579154c11a0 .array "registers", 0 31, 31 0;
v0x5579154c1770_0 .net "reset", 0 0, v0x5579154cb420_0;  alias, 1 drivers
v0x5579154c1810_0 .net "write_control", 0 0, L_0x5579154e1220;  alias, 1 drivers
v0x5579154c18d0_0 .net "write_data", 31 0, L_0x5579154e1d80;  alias, 1 drivers
v0x5579154c1ac0_0 .net "write_reg", 4 0, L_0x5579154e1090;  alias, 1 drivers
L_0x5579154e2120 .array/port v0x5579154c11a0, L_0x5579154e21c0;
L_0x5579154e21c0 .concat [ 5 2 0 0], L_0x5579154e0760, L_0x7fc0bcb4f9f0;
L_0x5579154e23a0 .array/port v0x5579154c11a0, L_0x5579154e2440;
L_0x5579154e2440 .concat [ 5 2 0 0], L_0x5579154e09c0, L_0x7fc0bcb4fa38;
    .scope S_0x5579154c0420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5579154c11a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5579154c0420;
T_1 ;
    %wait E_0x557915415b40;
    %load/vec4 v0x5579154c1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5579154c0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5579154c1810_0;
    %load/vec4 v0x5579154c1ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5579154c18d0_0;
    %load/vec4 v0x5579154c1ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5579154c11a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55791549bab0;
T_2 ;
    %wait E_0x5579153ef7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %load/vec4 v0x5579154be390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5579154bdc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5579154be6f0_0;
    %ix/getv 4, v0x5579154be550_0;
    %shiftl 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5579154be6f0_0;
    %ix/getv 4, v0x5579154be550_0;
    %shiftr 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5579154be6f0_0;
    %ix/getv 4, v0x5579154be550_0;
    %shiftr/s 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5579154be6f0_0;
    %load/vec4 v0x5579154be9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5579154be6f0_0;
    %load/vec4 v0x5579154be9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5579154be6f0_0;
    %load/vec4 v0x5579154be9d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5579154be630_0;
    %pad/s 64;
    %load/vec4 v0x5579154be6f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5579154be0f0_0, 0, 64;
    %load/vec4 v0x5579154be0f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5579154bdd70_0, 0, 32;
    %load/vec4 v0x5579154be0f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5579154bdf30_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5579154be9d0_0;
    %pad/u 64;
    %load/vec4 v0x5579154bea90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5579154be0f0_0, 0, 64;
    %load/vec4 v0x5579154be0f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5579154bdd70_0, 0, 32;
    %load/vec4 v0x5579154be0f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5579154bdf30_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be6f0_0;
    %mod/s;
    %store/vec4 v0x5579154bdd70_0, 0, 32;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be6f0_0;
    %div/s;
    %store/vec4 v0x5579154bdf30_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %mod;
    %store/vec4 v0x5579154bdd70_0, 0, 32;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %div;
    %store/vec4 v0x5579154bdf30_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5579154be1d0_0;
    %store/vec4 v0x5579154bdd70_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5579154be1d0_0;
    %store/vec4 v0x5579154bdf30_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be6f0_0;
    %add;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %add;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %sub;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %and;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %or;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %xor;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %or;
    %inv;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be6f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154bea90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5579154bda60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be6f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be2b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5579154be630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154bdb40_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154be850_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154be910_0;
    %and;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154be910_0;
    %or;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5579154be9d0_0;
    %load/vec4 v0x5579154be910_0;
    %xor;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5579154be910_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5579154beba0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5579154be630_0;
    %load/vec4 v0x5579154be790_0;
    %add;
    %store/vec4 v0x5579154be010_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5579154beba0_0;
    %store/vec4 v0x5579154be470_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5579154bfbe0;
T_3 ;
    %wait E_0x557915415b40;
    %load/vec4 v0x5579154c02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5579154bff50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5579154c01c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5579154c0030_0;
    %assign/vec4 v0x5579154bff50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5579154bf450;
T_4 ;
    %wait E_0x557915415b40;
    %load/vec4 v0x5579154bfa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5579154bf700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5579154bf980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5579154bf7c0_0;
    %assign/vec4 v0x5579154bf700_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5579154bedd0;
T_5 ;
    %wait E_0x557915415b40;
    %load/vec4 v0x5579154bf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5579154bf040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5579154bf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5579154bf1c0_0;
    %assign/vec4 v0x5579154bf040_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557915489730;
T_6 ;
    %wait E_0x557915415b40;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5579154ca560_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5579154c86f0_0, v0x5579154c75f0_0, v0x5579154ca140_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5579154c9e30_0, v0x5579154c9fd0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5579154c9d60_0, v0x5579154c9f00_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5579154ca200_0, v0x5579154ca690_0, v0x5579154ca3c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5579154c9a40_0, v0x5579154ca800_0, v0x5579154ca760_0, v0x5579154c8b50_0, v0x5579154c83c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x5579154c7d10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x557915489730;
T_7 ;
    %wait E_0x557915417600;
    %load/vec4 v0x5579154c78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5579154c7e00_0;
    %load/vec4 v0x5579154c7a50_0;
    %add;
    %store/vec4 v0x5579154c9b00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5579154c87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5579154c7e00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5579154c86f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5579154c9b00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5579154c8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5579154c9d60_0;
    %store/vec4 v0x5579154c9b00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5579154c7e00_0;
    %store/vec4 v0x5579154c9b00_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557915489730;
T_8 ;
    %wait E_0x557915415b40;
    %load/vec4 v0x5579154ca560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154c7c70_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5579154c7d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5579154c7c70_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557915488f30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154caba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5579154caba0_0;
    %inv;
    %store/vec4 v0x5579154caba0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x557915488f30;
T_10 ;
    %fork t_1, S_0x557915489300;
    %jmp t_0;
    .scope S_0x557915489300;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154cb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5579154cac40_0, 0, 1;
    %wait E_0x557915415b40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579154cb420_0, 0, 1;
    %wait E_0x557915415b40;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5579154caec0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5579154bcb10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5579154bcdb0_0, 0, 5;
    %load/vec4 v0x5579154bc840_0;
    %store/vec4 v0x5579154bce90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5579154bc900_0, 0, 16;
    %load/vec4 v0x5579154bcb10_0;
    %load/vec4 v0x5579154bcdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bce90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bc900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5579154bc9e0_0, 0, 32;
    %load/vec4 v0x5579154bc9e0_0;
    %store/vec4 v0x5579154cb290_0, 0, 32;
    %load/vec4 v0x5579154caec0_0;
    %load/vec4 v0x5579154bc840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5579154caec0_0, 0, 32;
    %wait E_0x557915415b40;
    %delay 2, 0;
    %load/vec4 v0x5579154caf90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5579154cadd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5579154bc840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5579154bcb10_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x5579154bc760_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5579154bcf70_0, 0, 5;
    %load/vec4 v0x5579154bc840_0;
    %store/vec4 v0x5579154bcdb0_0, 0, 5;
    %load/vec4 v0x5579154bc840_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5579154bce90_0, 0, 5;
    %load/vec4 v0x5579154bc840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5579154bccd0_0, 0, 5;
    %load/vec4 v0x5579154bcb10_0;
    %load/vec4 v0x5579154bcdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bce90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bccd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bcf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bc760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5579154bcbf0_0, 0, 32;
    %load/vec4 v0x5579154bcbf0_0;
    %store/vec4 v0x5579154cb290_0, 0, 32;
    %wait E_0x557915415b40;
    %delay 2, 0;
    %load/vec4 v0x5579154bc840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5579154bd050_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5579154bcb10_0, 0, 6;
    %load/vec4 v0x5579154bc840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5579154bcdb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5579154bce90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5579154bc900_0, 0, 16;
    %load/vec4 v0x5579154bcb10_0;
    %load/vec4 v0x5579154bcdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bce90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5579154bc900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5579154bc9e0_0, 0, 32;
    %load/vec4 v0x5579154bc9e0_0;
    %store/vec4 v0x5579154cb290_0, 0, 32;
    %wait E_0x557915415b40;
    %delay 2, 0;
    %load/vec4 v0x5579154bd050_0;
    %load/vec4 v0x5579154bc840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x5579154bc840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x5579154bd050_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5579154bc660_0, 0, 32;
    %load/vec4 v0x5579154bd050_0;
    %load/vec4 v0x5579154bc840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5579154bd050_0, 0, 32;
    %load/vec4 v0x5579154cb330_0;
    %load/vec4 v0x5579154bc660_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5579154bc660_0, v0x5579154cb330_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x5579154bc840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5579154bc840_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557915488f30;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
