# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3.srcs/sources_1/new/adder64bit.vhd" \
"../../../../Lab_3.srcs/sources_1/new/control_unit.vhd" \
"../../../../Lab_3.srcs/sources_1/new/counter5bit.vhd" \
"../../../../Lab_3.srcs/sources_1/imports/Downloads/flipflop.vhd" \
"../../../../Lab_3.srcs/sources_1/new/shift32bit.vhd" \
"../../../../Lab_3.srcs/sources_1/new/shift64bit.vhd" \
"../../../../Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/ipshared/5a01/src/mm_regmap.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/ipshared/5a01/src/axi_regmap.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/ip/design_1_axi_regmap_0_0/sim/design_1_axi_regmap_0_0.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/ip/design_1_Multiplier_32_bit_0_0/sim/design_1_Multiplier_32_bit_0_0.vhd" \
"../../../../Lab_3.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Lab_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
