set_property SRC_FILE_INFO {cfile:e:/COD/lab4/lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_us_0/lab4_auto_us_0_clocks.xdc rfile:../../lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_us_0/lab4_auto_us_0_clocks.xdc id:1 order:LATE scoped_inst:lab4_i/axi_mem_intercon/s00_couplers/auto_us/inst rxprname:$PSRCDIR/sources_1/bd/lab4/ip/lab4_auto_us_0/lab4_auto_us_0_clocks.xdc} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
###############################################################################################################
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
# Core-Level Timing Constraints for axi_dwidth_converter Component "lab4_auto_us_0"
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
###############################################################################################################
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
# This component is not configured to perform asynchronous clock-domain-crossing.
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
# No timing core-level constraints are needed.
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)
set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]

