`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:42 CST (May 26 2023 07:18:42 UTC)

module dut_entirecomputation_alt12_4(in1, in2, in3, out1);
  input in1;
  input [5:0] in2, in3;
  output [6:0] out1;
  wire in1;
  wire [5:0] in2, in3;
  wire [6:0] out1;
  wire add_26_2_n_0, add_26_2_n_1, add_26_2_n_2, add_26_2_n_3,
       add_26_2_n_4, add_26_2_n_5, add_26_2_n_6, add_26_2_n_7;
  wire add_26_2_n_8, add_26_2_n_9, add_26_2_n_10, add_26_2_n_11,
       add_26_2_n_12, add_26_2_n_15, add_26_2_n_16, add_26_2_n_17;
  wire add_26_2_n_19, add_26_2_n_20, add_26_2_n_24, asc002_0_,
       asc002_1_, asc002_2_, asc002_3_, asc002_4_;
  wire asc002_5_, asc002_6_;
  NOR2BX1 g57(.AN (asc002_6_), .B (in1), .Y (out1[6]));
  NOR2BX1 g58(.AN (asc002_5_), .B (in1), .Y (out1[5]));
  NOR2BX1 g59(.AN (asc002_3_), .B (in1), .Y (out1[3]));
  NOR2BX1 g60(.AN (asc002_1_), .B (in1), .Y (out1[1]));
  NOR2BX1 g61(.AN (asc002_4_), .B (in1), .Y (out1[4]));
  NOR2BX1 g62(.AN (asc002_2_), .B (in1), .Y (out1[2]));
  NOR2BX1 g63(.AN (asc002_0_), .B (in1), .Y (out1[0]));
  XNOR2X1 add_26_2_g105(.A (add_26_2_n_11), .B (add_26_2_n_24), .Y
       (asc002_5_));
  OAI2BB1X1 add_26_2_g106(.A0N (add_26_2_n_5), .A1N (add_26_2_n_17),
       .B0 (add_26_2_n_4), .Y (add_26_2_n_24));
  XNOR2X1 add_26_2_g107(.A (add_26_2_n_9), .B (add_26_2_n_17), .Y
       (asc002_4_));
  XNOR2X1 add_26_2_g108(.A (add_26_2_n_8), .B (add_26_2_n_19), .Y
       (asc002_3_));
  OAI211X1 add_26_2_g109(.A0 (add_26_2_n_4), .A1 (add_26_2_n_1), .B0
       (add_26_2_n_20), .C0 (add_26_2_n_0), .Y (asc002_6_));
  NAND3BXL add_26_2_g110(.AN (add_26_2_n_1), .B (add_26_2_n_17), .C
       (add_26_2_n_5), .Y (add_26_2_n_20));
  OAI2BB1X1 add_26_2_g111(.A0N (add_26_2_n_3), .A1N (add_26_2_n_15),
       .B0 (add_26_2_n_2), .Y (add_26_2_n_19));
  XNOR2X1 add_26_2_g112(.A (add_26_2_n_10), .B (add_26_2_n_15), .Y
       (asc002_2_));
  OAI211X1 add_26_2_g113(.A0 (add_26_2_n_2), .A1 (add_26_2_n_7), .B0
       (add_26_2_n_16), .C0 (add_26_2_n_6), .Y (add_26_2_n_17));
  NAND3BXL add_26_2_g114(.AN (add_26_2_n_7), .B (add_26_2_n_15), .C
       (add_26_2_n_3), .Y (add_26_2_n_16));
  ADDFX1 add_26_2_g115(.A (add_26_2_n_12), .B (in3[1]), .CI (in2[1]),
       .CO (add_26_2_n_15), .S (asc002_1_));
  ADDHX1 add_26_2_g116(.A (in2[0]), .B (in3[0]), .CO (add_26_2_n_12),
       .S (asc002_0_));
  NAND2BX1 add_26_2_g117(.AN (add_26_2_n_1), .B (add_26_2_n_0), .Y
       (add_26_2_n_11));
  NAND2X1 add_26_2_g118(.A (add_26_2_n_2), .B (add_26_2_n_3), .Y
       (add_26_2_n_10));
  NAND2X1 add_26_2_g119(.A (add_26_2_n_4), .B (add_26_2_n_5), .Y
       (add_26_2_n_9));
  NAND2BX1 add_26_2_g120(.AN (add_26_2_n_7), .B (add_26_2_n_6), .Y
       (add_26_2_n_8));
  NOR2X1 add_26_2_g121(.A (in2[3]), .B (in3[3]), .Y (add_26_2_n_7));
  NAND2X1 add_26_2_g122(.A (in2[3]), .B (in3[3]), .Y (add_26_2_n_6));
  OR2XL add_26_2_g123(.A (in2[4]), .B (in3[4]), .Y (add_26_2_n_5));
  NAND2X1 add_26_2_g124(.A (in2[4]), .B (in3[4]), .Y (add_26_2_n_4));
  OR2XL add_26_2_g125(.A (in2[2]), .B (in3[2]), .Y (add_26_2_n_3));
  NAND2X1 add_26_2_g126(.A (in2[2]), .B (in3[2]), .Y (add_26_2_n_2));
  NOR2X1 add_26_2_g127(.A (in2[5]), .B (in3[5]), .Y (add_26_2_n_1));
  NAND2X1 add_26_2_g128(.A (in2[5]), .B (in3[5]), .Y (add_26_2_n_0));
endmodule


