// Seed: 2135307119
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [1 : -1] id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output logic id_2,
    input tri id_3
);
  assign id_2 = id_3;
  task id_5;
    begin : LABEL_0
      id_2 <= 1'b0;
    end
  endtask
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic [1 : 1] id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  localparam id_13 = -1'b0;
  always @(1) begin : LABEL_1
    id_8 <= -1;
  end
  assign id_10 = id_7;
endmodule
