

================================================================
== Vivado HLS Report for 'mmcpy_inputport2'
================================================================
* Date:           Thu Jul 29 20:17:27 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   43|    1|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                                        |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |                Loop Name               | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- memcpy.input_memcpy_buffer.gep.input  |    0|   34|         3|          1|          1| 0 ~ 33 |    yes   |
        +----------------------------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     82|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      98|    195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_169_p2              |     +    |      0|  0|  15|           6|           1|
    |sum_fu_144_p2                      |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |enable_fu_134_p2                   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_164_p2                 |   icmp   |      0|  0|  11|           6|           6|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  82|          52|          46|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_indvar_phi_fu_122_p4       |   9|          2|    6|         12|
    |ap_sig_ioackin_m_axi_input_r_ARREADY  |   9|          2|    1|          2|
    |indvar_reg_118                        |   9|          2|    6|         12|
    |input_r_blk_n_AR                      |   9|          2|    1|          2|
    |input_r_blk_n_R                       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 113|         25|   18|         45|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_input_r_ARREADY  |   1|   0|    1|          0|
    |exitcond_reg_206                      |   1|   0|    1|          0|
    |exitcond_reg_206_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_next_reg_210                   |   6|   0|    6|          0|
    |indvar_reg_118                        |   6|   0|    6|          0|
    |indvar_reg_118_pp0_iter1_reg          |   6|   0|    6|          0|
    |input_addr_read_reg_215               |  32|   0|   32|          0|
    |sum_reg_190                           |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  98|   0|   98|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   mmcpy_inputport2  | return value |
|m_axi_input_r_AWVALID         | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWREADY         |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWADDR          | out |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWID            | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWLEN           | out |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWSIZE          | out |    3|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWBURST         | out |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWLOCK          | out |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWCACHE         | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWPROT          | out |    3|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWQOS           | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWREGION        | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_AWUSER          | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WVALID          | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WREADY          |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WDATA           | out |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WSTRB           | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WLAST           | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WID             | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_WUSER           | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARVALID         | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARREADY         |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARADDR          | out |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARID            | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARLEN           | out |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARSIZE          | out |    3|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARBURST         | out |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARLOCK          | out |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARCACHE         | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARPROT          | out |    3|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARQOS           | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARREGION        | out |    4|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_ARUSER          | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RVALID          |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RREADY          | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RDATA           |  in |   32|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RLAST           |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RID             |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RUSER           |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_RRESP           |  in |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_BVALID          |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_BREADY          | out |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_BRESP           |  in |    2|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_BID             |  in |    1|    m_axi   |       input_r       |    pointer   |
|m_axi_input_r_BUSER           |  in |    1|    m_axi   |       input_r       |    pointer   |
|input_offset                  |  in |   30|   ap_none  |     input_offset    |    scalar    |
|input_memcpy_buffer_address0  | out |    5|  ap_memory | input_memcpy_buffer |     array    |
|input_memcpy_buffer_ce0       | out |    1|  ap_memory | input_memcpy_buffer |     array    |
|input_memcpy_buffer_we0       | out |    1|  ap_memory | input_memcpy_buffer |     array    |
|input_memcpy_buffer_d0        | out |   32|  ap_memory | input_memcpy_buffer |     array    |
|TN_MIN_V                      |  in |    3|   ap_none  |       TN_MIN_V      |    scalar    |
|RowOffset                     |  in |   31|   ap_none  |      RowOffset      |    scalar    |
|RowIntNum                     |  in |    6|   ap_none  |      RowIntNum      |    scalar    |
+------------------------------+-----+-----+------------+---------------------+--------------+

