#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Dec 18 14:22:57 2024
# Process ID: 5776
# Current directory: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1
# Command line: vivado.exe -log top_modul.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_modul.tcl
# Log file: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/top_modul.vds
# Journal file: C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1\vivado.jou
# Running On: 309x6, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16949 MB
#-----------------------------------------------------------
source top_modul.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.766 ; gain = 179.297
Command: read_checkpoint -auto_incremental -incremental C:/Diak/LorinczNorbert/UKDA/project/project.srcs/utils_1/imports/synth_1/audio_output.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Diak/LorinczNorbert/UKDA/project/project.srcs/utils_1/imports/synth_1/audio_output.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_modul -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.797 ; gain = 439.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_modul' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:44]
INFO: [Synth 8-3491] module 'play_controller' declared at 'C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/play_controller.vhd:34' bound to instance 'playing' of component 'play_controller' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:137]
INFO: [Synth 8-638] synthesizing module 'play_controller' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/play_controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'play_controller' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/play_controller.vhd:43]
INFO: [Synth 8-3491] module 'sample_timer' declared at 'C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/sample_timer.vhd:35' bound to instance 'timer' of component 'sample_timer' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sample_timer' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/sample_timer.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/sample_timer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'sample_timer' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/sample_timer.vhd:42]
INFO: [Synth 8-3491] module 'bram_controller' declared at 'C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/bram_controller.vhd:25' bound to instance 'read' of component 'bram_controller' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:155]
INFO: [Synth 8-638] synthesizing module 'bram_controller' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/bram_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bram_controller' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/bram_controller.vhd:42]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:86]
INFO: [Synth 8-3491] module 'audio_output' declared at 'C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:34' bound to instance 'audio' of component 'audio_output' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:172]
INFO: [Synth 8-638] synthesizing module 'audio_output' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:41]
WARNING: [Synth 8-614] signal 'temp_data' is read in the process but is not in the sensitivity list [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'audio_output' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/audio_output.vhd:41]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/.Xil/Vivado-5776-309x6/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'bram' of component 'blk_mem_gen_0' [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:179]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/.Xil/Vivado-5776-309x6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/.Xil/Vivado-5776-309x6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_modul' (0#1) [C:/Diak/LorinczNorbert/UKDA/project/project.srcs/sources_1/new/top_modul.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1447.602 ; gain = 551.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.602 ; gain = 551.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1447.602 ; gain = 551.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1447.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Diak/LorinczNorbert/UKDA/project/project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [c:/Diak/LorinczNorbert/UKDA/project/project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'play_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sample_timer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bram_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                          0000001 |                              000
                     rdy |                          0000010 |                              001
                    idle |                          0000100 |                              010
                 playing |                          0001000 |                              011
                stopping |                          0010000 |                              100
                  paused |                          0100000 |                              101
               resetting |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'play_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                     rdy |                               01 |                               01
                counting |                               10 |                               10
                    tick |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'sample_timer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
                   write |                              010 |                              010
                    read |                              011 |                              011
               read_wait |                              100 |                              100
                  output |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bram_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 2     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sample_data[31] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[30] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[29] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[28] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[27] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[26] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[25] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[24] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[23] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[22] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[21] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[20] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[19] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[18] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[17] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[16] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[15] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[14] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[13] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[12] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[11] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[10] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[9] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[8] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[7] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[6] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[5] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[4] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[3] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[2] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[1] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port sample_data[0] in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module audio_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module audio_output is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |     6|
|4     |LUT1        |     2|
|5     |LUT2        |     3|
|6     |LUT3        |     4|
|7     |LUT4        |    37|
|8     |LUT5        |    19|
|9     |LUT6        |    15|
|10    |FDCE        |    16|
|11    |FDRE        |    21|
|12    |IBUF        |     4|
|13    |OBUF        |    45|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.535 ; gain = 622.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.535 ; gain = 551.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1518.535 ; gain = 622.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53c376e7
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1518.535 ; gain = 1032.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Diak/LorinczNorbert/UKDA/project/project.runs/synth_1/top_modul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_modul_utilization_synth.rpt -pb top_modul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 14:23:39 2024...
