arch = "AArch64"
name = "RWC+dmb.syss"
hash = "dc0cd2087f1621657af09e05619a29a3"
cycle = "Rfe DMB.SYsRR Fre DMB.SYsWR Fre"
relax = ""
safe = "Rfe Fre DMB.SYsWR DMB.SYsRR"
prefetch = ""
com = "Rf Fr Fr"
orig = "Rfe DMB.SYsRR Fre DMB.SYsWR Fre"
symbolic = ["x"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
"""

[thread.1]
init = { X1 = "x" }
code = """
	LDR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[thread.2]
init = { X1 = "x" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB SY
	LDR W2,[X1]
"""

[final]
expect = "sat"
assertion = "~((2:X2 = 2 & ((1:X0 = 0 & ((*x = 1 & (1:X2 = 2 | 1:X2 = 1 | 1:X2 = 0)) | (*x = 2 & (1:X2 = 0 | 1:X2 = 1 | 1:X2 = 2)))) | (1:X0 = 1 & ((1:X2 = 1 & (*x = 1 | *x = 2)) | (1:X2 = 2 & *x = 2))) | (1:X0 = 2 & ((1:X2 = 2 & (*x = 2 | *x = 1)) | (1:X2 = 1 & *x = 1))))) | (2:X2 = 1 & *x = 1 & ((1:X0 = 0 & (1:X2 = 0 | 1:X2 = 1 | 1:X2 = 2)) | (1:X0 = 2 & (1:X2 = 2 | 1:X2 = 1)) | (1:X0 = 1 & 1:X2 = 1))))"
