[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 162
LIB: work
FILE: ${SURELOG_DIR}/tests/PortWildcard/dut.sv
n<> u<161> t<Top_level_rule> c<1> l<3:1> el<22:1>
  n<> u<1> t<Null_rule> p<161> s<160> l<3:1> el<3:1>
  n<> u<160> t<Source_text> p<161> c<85> l<3:1> el<21:10>
    n<> u<85> t<Description> p<160> c<84> s<159> l<3:1> el<13:10>
      n<> u<84> t<Module_declaration> p<85> c<82> l<3:1> el<13:10>
        n<> u<82> t<Module_ansi_header> p<84> c<2> s<83> l<3:1> el<10:8>
          n<module> u<2> t<Module_keyword> p<82> s<3> l<3:1> el<3:7>
          n<rvdff> u<3> t<StringConst> p<82> s<16> l<3:8> el<3:13>
          n<> u<16> t<Parameter_port_list> p<82> c<15> s<81> l<3:14> el<3:36>
            n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<3:17> el<3:34>
              n<> u<14> t<Parameter_declaration> p<15> c<4> l<3:17> el<3:34>
                n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<3:27> el<3:27>
                n<> u<13> t<List_of_param_assignments> p<14> c<12> l<3:27> el<3:34>
                  n<> u<12> t<Param_assignment> p<13> c<5> l<3:27> el<3:34>
                    n<WIDTH> u<5> t<StringConst> p<12> s<11> l<3:27> el<3:32>
                    n<> u<11> t<Constant_param_expression> p<12> c<10> l<3:33> el<3:34>
                      n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<3:33> el<3:34>
                        n<> u<9> t<Constant_expression> p<10> c<8> l<3:33> el<3:34>
                          n<> u<8> t<Constant_primary> p<9> c<7> l<3:33> el<3:34>
                            n<> u<7> t<Primary_literal> p<8> c<6> l<3:33> el<3:34>
                              n<1> u<6> t<IntConst> p<7> l<3:33> el<3:34>
          n<> u<81> t<List_of_port_declarations> p<82> c<40> l<4:4> el<10:7>
            n<> u<40> t<Ansi_port_declaration> p<81> c<38> s<48> l<5:6> el<5:33>
              n<> u<38> t<Net_port_header> p<40> c<17> s<39> l<5:6> el<5:29>
                n<> u<17> t<PortDir_Inp> p<38> s<37> l<5:6> el<5:11>
                n<> u<37> t<Net_port_type> p<38> c<36> l<5:12> el<5:29>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<5:12> el<5:29>
                    n<> u<35> t<Data_type> p<36> c<18> l<5:12> el<5:29>
                      n<> u<18> t<IntVec_TypeLogic> p<35> s<34> l<5:12> el<5:17>
                      n<> u<34> t<Packed_dimension> p<35> c<33> l<5:18> el<5:29>
                        n<> u<33> t<Constant_range> p<34> c<28> l<5:19> el<5:28>
                          n<> u<28> t<Constant_expression> p<33> c<22> s<32> l<5:19> el<5:26>
                            n<> u<22> t<Constant_expression> p<28> c<21> s<27> l<5:19> el<5:24>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<5:19> el<5:24>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<5:19> el<5:24>
                                  n<WIDTH> u<19> t<StringConst> p<20> l<5:19> el<5:24>
                            n<> u<27> t<BinOp_Minus> p<28> s<26> l<5:24> el<5:25>
                            n<> u<26> t<Constant_expression> p<28> c<25> l<5:25> el<5:26>
                              n<> u<25> t<Constant_primary> p<26> c<24> l<5:25> el<5:26>
                                n<> u<24> t<Primary_literal> p<25> c<23> l<5:25> el<5:26>
                                  n<1> u<23> t<IntConst> p<24> l<5:25> el<5:26>
                          n<> u<32> t<Constant_expression> p<33> c<31> l<5:27> el<5:28>
                            n<> u<31> t<Constant_primary> p<32> c<30> l<5:27> el<5:28>
                              n<> u<30> t<Primary_literal> p<31> c<29> l<5:27> el<5:28>
                                n<0> u<29> t<IntConst> p<30> l<5:27> el<5:28>
              n<din> u<39> t<StringConst> p<40> l<5:30> el<5:33>
            n<> u<48> t<Ansi_port_declaration> p<81> c<46> s<56> l<6:6> el<6:31>
              n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<6:6> el<6:17>
                n<> u<41> t<PortDir_Inp> p<46> s<45> l<6:6> el<6:11>
                n<> u<45> t<Net_port_type> p<46> c<44> l<6:12> el<6:17>
                  n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<6:12> el<6:17>
                    n<> u<43> t<Data_type> p<44> c<42> l<6:12> el<6:17>
                      n<> u<42> t<IntVec_TypeLogic> p<43> l<6:12> el<6:17>
              n<clk> u<47> t<StringConst> p<48> l<6:28> el<6:31>
            n<> u<56> t<Ansi_port_declaration> p<81> c<54> s<80> l<7:6> el<7:41>
              n<> u<54> t<Net_port_header> p<56> c<49> s<55> l<7:6> el<7:17>
                n<> u<49> t<PortDir_Inp> p<54> s<53> l<7:6> el<7:11>
                n<> u<53> t<Net_port_type> p<54> c<52> l<7:12> el<7:17>
                  n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<7:12> el<7:17>
                    n<> u<51> t<Data_type> p<52> c<50> l<7:12> el<7:17>
                      n<> u<50> t<IntVec_TypeLogic> p<51> l<7:12> el<7:17>
              n<rst_l> u<55> t<StringConst> p<56> l<7:36> el<7:41>
            n<> u<80> t<Ansi_port_declaration> p<81> c<78> l<9:6> el<9:35>
              n<> u<78> t<Net_port_header> p<80> c<57> s<79> l<9:6> el<9:30>
                n<> u<57> t<PortDir_Out> p<78> s<77> l<9:6> el<9:12>
                n<> u<77> t<Net_port_type> p<78> c<76> l<9:13> el<9:30>
                  n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<9:13> el<9:30>
                    n<> u<75> t<Data_type> p<76> c<58> l<9:13> el<9:30>
                      n<> u<58> t<IntVec_TypeLogic> p<75> s<74> l<9:13> el<9:18>
                      n<> u<74> t<Packed_dimension> p<75> c<73> l<9:19> el<9:30>
                        n<> u<73> t<Constant_range> p<74> c<68> l<9:20> el<9:29>
                          n<> u<68> t<Constant_expression> p<73> c<62> s<72> l<9:20> el<9:27>
                            n<> u<62> t<Constant_expression> p<68> c<61> s<67> l<9:20> el<9:25>
                              n<> u<61> t<Constant_primary> p<62> c<60> l<9:20> el<9:25>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<9:20> el<9:25>
                                  n<WIDTH> u<59> t<StringConst> p<60> l<9:20> el<9:25>
                            n<> u<67> t<BinOp_Minus> p<68> s<66> l<9:25> el<9:26>
                            n<> u<66> t<Constant_expression> p<68> c<65> l<9:26> el<9:27>
                              n<> u<65> t<Constant_primary> p<66> c<64> l<9:26> el<9:27>
                                n<> u<64> t<Primary_literal> p<65> c<63> l<9:26> el<9:27>
                                  n<1> u<63> t<IntConst> p<64> l<9:26> el<9:27>
                          n<> u<72> t<Constant_expression> p<73> c<71> l<9:28> el<9:29>
                            n<> u<71> t<Constant_primary> p<72> c<70> l<9:28> el<9:29>
                              n<> u<70> t<Primary_literal> p<71> c<69> l<9:28> el<9:29>
                                n<0> u<69> t<IntConst> p<70> l<9:28> el<9:29>
              n<dout> u<79> t<StringConst> p<80> l<9:31> el<9:35>
        n<> u<83> t<ENDMODULE> p<84> l<13:1> el<13:10>
    n<> u<159> t<Description> p<160> c<158> l<15:1> el<21:10>
      n<> u<158> t<Module_declaration> p<159> c<89> l<15:1> el<21:10>
        n<> u<89> t<Module_nonansi_header> p<158> c<86> s<98> l<15:1> el<15:14>
          n<module> u<86> t<Module_keyword> p<89> s<87> l<15:1> el<15:7>
          n<dut> u<87> t<StringConst> p<89> s<88> l<15:8> el<15:11>
          n<> u<88> t<List_of_ports> p<89> l<15:11> el<15:13>
        n<> u<98> t<Module_item> p<158> c<97> s<156> l<16:1> el<16:37>
          n<> u<97> t<Port_declaration> p<98> c<96> l<16:1> el<16:36>
            n<> u<96> t<Input_declaration> p<97> c<93> l<16:1> el<16:36>
              n<> u<93> t<Net_port_type> p<96> c<92> s<95> l<16:7> el<16:12>
                n<> u<92> t<Data_type_or_implicit> p<93> c<91> l<16:7> el<16:12>
                  n<> u<91> t<Data_type> p<92> c<90> l<16:7> el<16:12>
                    n<> u<90> t<IntVec_TypeLogic> p<91> l<16:7> el<16:12>
              n<> u<95> t<List_of_port_identifiers> p<96> c<94> l<16:31> el<16:36>
                n<rst_l> u<94> t<StringConst> p<95> l<16:31> el<16:36>
        n<> u<156> t<Module_item> p<158> c<155> s<157> l<17:3> el<19:77>
          n<> u<155> t<Non_port_module_item> p<156> c<154> l<17:3> el<19:77>
            n<> u<154> t<Module_or_generate_item> p<155> c<153> l<17:3> el<19:77>
              n<> u<153> t<Module_instantiation> p<154> c<99> l<17:3> el<19:77>
                n<rvdff> u<99> t<StringConst> p<153> s<108> l<17:3> el<17:8>
                n<> u<108> t<Parameter_value_assignment> p<153> c<107> s<152> l<17:9> el<17:13>
                  n<> u<107> t<List_of_parameter_assignments> p<108> c<106> l<17:11> el<17:12>
                    n<> u<106> t<Ordered_parameter_assignment> p<107> c<105> l<17:11> el<17:12>
                      n<> u<105> t<Param_expression> p<106> c<104> l<17:11> el<17:12>
                        n<> u<104> t<Mintypmax_expression> p<105> c<103> l<17:11> el<17:12>
                          n<> u<103> t<Expression> p<104> c<102> l<17:11> el<17:12>
                            n<> u<102> t<Primary> p<103> c<101> l<17:11> el<17:12>
                              n<> u<101> t<Primary_literal> p<102> c<100> l<17:11> el<17:12>
                                n<2> u<100> t<IntConst> p<101> l<17:11> el<17:12>
                n<> u<152> t<Hierarchical_instance> p<153> c<110> l<17:15> el<19:76>
                  n<> u<110> t<Name_of_instance> p<152> c<109> s<151> l<17:15> el<17:28>
                    n<freezerfpc_ff> u<109> t<StringConst> p<110> l<17:15> el<17:28>
                  n<> u<151> t<List_of_port_connections> p<152> c<112> l<17:30> el<19:75>
                    n<> u<112> t<Named_port_connection> p<151> c<111> s<120> l<17:30> el<17:32>
                      n<> u<111> t<DOTSTAR> p<112> l<17:30> el<17:32>
                    n<> u<120> t<Named_port_connection> p<151> c<113> s<135> l<17:35> el<17:49>
                      n<clk> u<113> t<StringConst> p<120> s<118> l<17:36> el<17:39>
                      n<> u<118> t<OPEN_PARENS> p<120> s<117> l<17:39> el<17:40>
                      n<> u<117> t<Expression> p<120> c<116> s<119> l<17:40> el<17:48>
                        n<> u<116> t<Primary> p<117> c<115> l<17:40> el<17:48>
                          n<> u<115> t<Primary_literal> p<116> c<114> l<17:40> el<17:48>
                            n<free_clk> u<114> t<StringConst> p<115> l<17:40> el<17:48>
                      n<> u<119> t<CLOSE_PARENS> p<120> l<17:48> el<17:49>
                    n<> u<135> t<Named_port_connection> p<151> c<121> s<150> l<18:33> el<18:75>
                      n<din> u<121> t<StringConst> p<135> s<133> l<18:34> el<18:37>
                      n<> u<133> t<OPEN_PARENS> p<135> s<132> l<18:37> el<18:38>
                      n<> u<132> t<Expression> p<135> c<131> s<134> l<18:38> el<18:74>
                        n<> u<131> t<Primary> p<132> c<130> l<18:38> el<18:74>
                          n<> u<130> t<Concatenation> p<131> c<125> l<18:38> el<18:74>
                            n<> u<125> t<Expression> p<130> c<124> s<129> l<18:39> el<18:55>
                              n<> u<124> t<Primary> p<125> c<123> l<18:39> el<18:55>
                                n<> u<123> t<Primary_literal> p<124> c<122> l<18:39> el<18:55>
                                  n<rfpc_postsync_in> u<122> t<StringConst> p<123> l<18:39> el<18:55>
                            n<> u<129> t<Expression> p<130> c<128> l<18:57> el<18:73>
                              n<> u<128> t<Primary> p<129> c<127> l<18:57> el<18:73>
                                n<> u<127> t<Primary_literal> p<128> c<126> l<18:57> el<18:73>
                                  n<dma_mem_dccm_req> u<126> t<StringConst> p<127> l<18:57> el<18:73>
                      n<> u<134> t<CLOSE_PARENS> p<135> l<18:74> el<18:75>
                    n<> u<150> t<Named_port_connection> p<151> c<136> l<19:33> el<19:75>
                      n<dout> u<136> t<StringConst> p<150> s<148> l<19:34> el<19:38>
                      n<> u<148> t<OPEN_PARENS> p<150> s<147> l<19:38> el<19:39>
                      n<> u<147> t<Expression> p<150> c<146> s<149> l<19:39> el<19:74>
                        n<> u<146> t<Primary> p<147> c<145> l<19:39> el<19:74>
                          n<> u<145> t<Concatenation> p<146> c<140> l<19:39> el<19:74>
                            n<> u<140> t<Expression> p<145> c<139> s<144> l<19:40> el<19:53>
                              n<> u<139> t<Primary> p<140> c<138> l<19:40> el<19:53>
                                n<> u<138> t<Primary_literal> p<139> c<137> l<19:40> el<19:53>
                                  n<rfpc_postsync> u<137> t<StringConst> p<138> l<19:40> el<19:53>
                            n<> u<144> t<Expression> p<145> c<143> l<19:55> el<19:73>
                              n<> u<143> t<Primary> p<144> c<142> l<19:55> el<19:73>
                                n<> u<142> t<Primary_literal> p<143> c<141> l<19:55> el<19:73>
                                  n<dma_mem_dccm_req_f> u<141> t<StringConst> p<142> l<19:55> el<19:73>
                      n<> u<149> t<CLOSE_PARENS> p<150> l<19:74> el<19:75>
        n<> u<157> t<ENDMODULE> p<158> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:3:1: No timescale set for "rvdff".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:15:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:15:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/PortWildcard/dut.sv:3:1: Compile module "work@rvdff".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                              18
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
Function                                               9
IODecl                                                11
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               5
LogicTypespec                                         10
LogicVar                                               1
Module                                                 2
ModuleTypespec                                         1
Operation                                              8
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   8
Range                                                  6
RefModule                                              1
RefObj                                                11
RefTypespec                                           21
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortWildcard/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PortWildcard/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (rvdff), line:17:3, endln:17:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rvdff
  |vpiTypedef:
  \_LogicTypespec: , line:16:7, endln:16:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:7, endln:16:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
  |vpiImportTypespec:
  \_ModuleTypespec: (rvdff), line:17:3, endln:17:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:7, endln:16:12
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.rst_l), line:16:7, endln:16:12
      |vpiParent:
      \_LogicNet: (work@dut.rst_l), line:16:31, endln:16:36
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_LogicTypespec: , line:16:7, endln:16:12
    |vpiName:rst_l
    |vpiFullName:work@dut.rst_l
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:7, endln:16:12
  |vpiImportTypespec:
  \_LogicNet: (work@dut.free_clk), line:17:40, endln:17:48
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:free_clk
    |vpiFullName:work@dut.free_clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rfpc_postsync_in
    |vpiFullName:work@dut.rfpc_postsync_in
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:dma_mem_dccm_req
    |vpiFullName:work@dut.dma_mem_dccm_req
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.rfpc_postsync), line:19:40, endln:19:53
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rfpc_postsync
    |vpiFullName:work@dut.rfpc_postsync
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:dma_mem_dccm_req_f
    |vpiFullName:work@dut.dma_mem_dccm_req_f
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.rst_l), line:16:31, endln:16:36
  |vpiNet:
  \_LogicNet: (work@dut.free_clk), line:17:40, endln:17:48
  |vpiNet:
  \_LogicNet: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
  |vpiNet:
  \_LogicNet: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
  |vpiNet:
  \_LogicNet: (work@dut.rfpc_postsync), line:19:40, endln:19:53
  |vpiNet:
  \_LogicNet: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
  |vpiPort:
  \_Port: (rst_l), line:16:31, endln:16:36
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:rst_l
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.rst_l), line:16:7, endln:16:12
      |vpiParent:
      \_Port: (rst_l), line:16:31, endln:16:36
      |vpiFullName:work@dut.rst_l
      |vpiActual:
      \_LogicTypespec: , line:16:7, endln:16:12
  |vpiRefModule:
  \_RefModule: work@rvdff (freezerfpc_ff), line:17:3, endln:17:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:15:1, endln:21:10
    |vpiName:freezerfpc_ff
    |vpiDefName:work@rvdff
    |vpiActual:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiPort:
    \_Port: (clk), line:17:36, endln:17:39
      |vpiParent:
      \_RefModule: work@rvdff (freezerfpc_ff), line:17:3, endln:17:8
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@dut.freezerfpc_ff.clk.free_clk), line:17:40, endln:17:48
        |vpiParent:
        \_Port: (clk), line:17:36, endln:17:39
        |vpiName:free_clk
        |vpiFullName:work@dut.freezerfpc_ff.clk.free_clk
        |vpiActual:
        \_LogicNet: (work@dut.free_clk), line:17:40, endln:17:48
    |vpiPort:
    \_Port: (din), line:18:34, endln:18:37
      |vpiParent:
      \_RefModule: work@rvdff (freezerfpc_ff), line:17:3, endln:17:8
      |vpiName:din
      |vpiHighConn:
      \_Operation: , line:18:38, endln:18:74
        |vpiParent:
        \_Port: (din), line:18:34, endln:18:37
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@dut.freezerfpc_ff.din.rfpc_postsync_in), line:18:39, endln:18:55
          |vpiParent:
          \_Operation: , line:18:38, endln:18:74
          |vpiName:rfpc_postsync_in
          |vpiFullName:work@dut.freezerfpc_ff.din.rfpc_postsync_in
          |vpiActual:
          \_LogicNet: (work@dut.rfpc_postsync_in), line:18:39, endln:18:55
        |vpiOperand:
        \_RefObj: (work@dut.freezerfpc_ff.din.dma_mem_dccm_req), line:18:57, endln:18:73
          |vpiParent:
          \_Operation: , line:18:38, endln:18:74
          |vpiName:dma_mem_dccm_req
          |vpiFullName:work@dut.freezerfpc_ff.din.dma_mem_dccm_req
          |vpiActual:
          \_LogicNet: (work@dut.dma_mem_dccm_req), line:18:57, endln:18:73
    |vpiPort:
    \_Port: (dout), line:19:34, endln:19:38
      |vpiParent:
      \_RefModule: work@rvdff (freezerfpc_ff), line:17:3, endln:17:8
      |vpiName:dout
      |vpiHighConn:
      \_Operation: , line:19:39, endln:19:74
        |vpiParent:
        \_Port: (dout), line:19:34, endln:19:38
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (work@dut.freezerfpc_ff.dout.rfpc_postsync), line:19:40, endln:19:53
          |vpiParent:
          \_Operation: , line:19:39, endln:19:74
          |vpiName:rfpc_postsync
          |vpiFullName:work@dut.freezerfpc_ff.dout.rfpc_postsync
          |vpiActual:
          \_LogicNet: (work@dut.rfpc_postsync), line:19:40, endln:19:53
        |vpiOperand:
        \_RefObj: (work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f), line:19:55, endln:19:73
          |vpiParent:
          \_Operation: , line:19:39, endln:19:74
          |vpiName:dma_mem_dccm_req_f
          |vpiFullName:work@dut.freezerfpc_ff.dout.dma_mem_dccm_req_f
          |vpiActual:
          \_LogicNet: (work@dut.dma_mem_dccm_req_f), line:19:55, endln:19:73
|vpiAllModules:
\_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@rvdff
  |vpiParameter:
  \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |UINT:1
    |vpiName:WIDTH
    |vpiFullName:work@rvdff.WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:3:27, endln:3:34
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:3:33, endln:3:34
      |vpiParent:
      \_ParamAssign: , line:3:27, endln:3:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
  |vpiTypedef:
  \_LogicTypespec: , line:5:12, endln:5:29
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRange:
    \_Range: , line:5:18, endln:5:29
      |vpiParent:
      \_LogicTypespec: , line:5:12, endln:5:29
      |vpiLeftRange:
      \_Operation: , line:5:19, endln:5:26
        |vpiParent:
        \_Range: , line:5:18, endln:5:29
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rvdff.WIDTH), line:5:19, endln:5:24
          |vpiParent:
          \_Operation: , line:5:19, endln:5:26
          |vpiName:WIDTH
          |vpiFullName:work@rvdff.WIDTH
          |vpiActual:
          \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
        |vpiOperand:
        \_Constant: , line:5:25, endln:5:26
          |vpiParent:
          \_Operation: , line:5:19, endln:5:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:27, endln:5:28
        |vpiParent:
        \_Range: , line:5:18, endln:5:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:12, endln:6:17
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: , line:7:12, endln:7:17
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:13, endln:9:30
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRange:
    \_Range: , line:9:19, endln:9:30
      |vpiParent:
      \_LogicTypespec: , line:9:13, endln:9:30
      |vpiLeftRange:
      \_Operation: , line:9:20, endln:9:27
        |vpiParent:
        \_Range: , line:9:19, endln:9:30
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rvdff.WIDTH), line:9:20, endln:9:25
          |vpiParent:
          \_Operation: , line:9:20, endln:9:27
          |vpiName:WIDTH
          |vpiFullName:work@rvdff.WIDTH
          |vpiActual:
          \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
        |vpiOperand:
        \_Constant: , line:9:26, endln:9:27
          |vpiParent:
          \_Operation: , line:9:20, endln:9:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:28, endln:9:29
        |vpiParent:
        \_Range: , line:9:19, endln:9:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:12, endln:5:29
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRange:
    \_Range: , line:5:18, endln:5:29
      |vpiParent:
      \_LogicTypespec: , line:5:12, endln:5:29
      |vpiLeftRange:
      \_Operation: , line:5:19, endln:5:26
        |vpiParent:
        \_Range: , line:5:18, endln:5:29
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rvdff.WIDTH), line:5:19, endln:5:24
          |vpiParent:
          \_Operation: , line:5:19, endln:5:26
          |vpiName:WIDTH
          |vpiFullName:work@rvdff.WIDTH
          |vpiActual:
          \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
        |vpiOperand:
        \_Constant: , line:5:25, endln:5:26
          |vpiParent:
          \_Operation: , line:5:19, endln:5:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:27, endln:5:28
        |vpiParent:
        \_Range: , line:5:18, endln:5:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:12, endln:6:17
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: , line:7:12, endln:7:17
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:13, endln:9:30
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiRange:
    \_Range: , line:9:19, endln:9:30
      |vpiParent:
      \_LogicTypespec: , line:9:13, endln:9:30
      |vpiLeftRange:
      \_Operation: , line:9:20, endln:9:27
        |vpiParent:
        \_Range: , line:9:19, endln:9:30
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rvdff.WIDTH), line:9:20, endln:9:25
          |vpiParent:
          \_Operation: , line:9:20, endln:9:27
          |vpiName:WIDTH
          |vpiFullName:work@rvdff.WIDTH
          |vpiActual:
          \_Parameter: (work@rvdff.WIDTH), line:3:27, endln:3:34
        |vpiOperand:
        \_Constant: , line:9:26, endln:9:27
          |vpiParent:
          \_Operation: , line:9:20, endln:9:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:28, endln:9:29
        |vpiParent:
        \_Range: , line:9:19, endln:9:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:12, endln:5:29
  |vpiImportTypespec:
  \_LogicNet: (work@rvdff.din), line:5:30, endln:5:33
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.din), line:5:12, endln:5:29
      |vpiParent:
      \_LogicNet: (work@rvdff.din), line:5:30, endln:5:33
      |vpiFullName:work@rvdff.din
      |vpiActual:
      \_LogicTypespec: , line:5:12, endln:5:29
    |vpiName:din
    |vpiFullName:work@rvdff.din
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:12, endln:6:17
  |vpiImportTypespec:
  \_LogicNet: (work@rvdff.clk), line:6:28, endln:6:31
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.clk), line:6:12, endln:6:17
      |vpiParent:
      \_LogicNet: (work@rvdff.clk), line:6:28, endln:6:31
      |vpiFullName:work@rvdff.clk
      |vpiActual:
      \_LogicTypespec: , line:6:12, endln:6:17
    |vpiName:clk
    |vpiFullName:work@rvdff.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:12, endln:7:17
  |vpiImportTypespec:
  \_LogicNet: (work@rvdff.rst_l), line:7:36, endln:7:41
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.rst_l), line:7:12, endln:7:17
      |vpiParent:
      \_LogicNet: (work@rvdff.rst_l), line:7:36, endln:7:41
      |vpiFullName:work@rvdff.rst_l
      |vpiActual:
      \_LogicTypespec: , line:7:12, endln:7:17
    |vpiName:rst_l
    |vpiFullName:work@rvdff.rst_l
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:13, endln:9:30
  |vpiImportTypespec:
  \_LogicNet: (work@rvdff.dout), line:9:31, endln:9:35
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.dout), line:9:13, endln:9:30
      |vpiParent:
      \_LogicNet: (work@rvdff.dout), line:9:31, endln:9:35
      |vpiFullName:work@rvdff.dout
      |vpiActual:
      \_LogicTypespec: , line:9:13, endln:9:30
    |vpiName:dout
    |vpiFullName:work@rvdff.dout
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:12, endln:5:29
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:12, endln:6:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:12, endln:7:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:13, endln:9:30
  |vpiDefName:work@rvdff
  |vpiNet:
  \_LogicNet: (work@rvdff.din), line:5:30, endln:5:33
  |vpiNet:
  \_LogicNet: (work@rvdff.clk), line:6:28, endln:6:31
  |vpiNet:
  \_LogicNet: (work@rvdff.rst_l), line:7:36, endln:7:41
  |vpiNet:
  \_LogicNet: (work@rvdff.dout), line:9:31, endln:9:35
  |vpiPort:
  \_Port: (din), line:5:30, endln:5:33
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:din
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.din), line:5:12, endln:5:17
      |vpiParent:
      \_Port: (din), line:5:30, endln:5:33
      |vpiFullName:work@rvdff.din
      |vpiActual:
      \_LogicTypespec: , line:5:12, endln:5:29
  |vpiPort:
  \_Port: (clk), line:6:28, endln:6:31
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.clk), line:6:12, endln:6:17
      |vpiParent:
      \_Port: (clk), line:6:28, endln:6:31
      |vpiFullName:work@rvdff.clk
      |vpiActual:
      \_LogicTypespec: , line:6:12, endln:6:17
  |vpiPort:
  \_Port: (rst_l), line:7:36, endln:7:41
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:rst_l
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.rst_l), line:7:12, endln:7:17
      |vpiParent:
      \_Port: (rst_l), line:7:36, endln:7:41
      |vpiFullName:work@rvdff.rst_l
      |vpiActual:
      \_LogicTypespec: , line:7:12, endln:7:17
  |vpiPort:
  \_Port: (dout), line:9:31, endln:9:35
    |vpiParent:
    \_Module: work@rvdff (work@rvdff), file:${SURELOG_DIR}/tests/PortWildcard/dut.sv, line:3:1, endln:13:10
    |vpiName:dout
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@rvdff.dout), line:9:13, endln:9:18
      |vpiParent:
      \_Port: (dout), line:9:31, endln:9:35
      |vpiFullName:work@rvdff.dout
      |vpiActual:
      \_LogicTypespec: , line:9:13, endln:9:30
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
