$date
  Wed Apr 15 19:16:35 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module moore_tb $end
$var reg 1 ! clk $end
$var reg 2 " sem[1:0] $end
$scope module uut $end
$var reg 1 # clk $end
$var reg 2 $ sem[1:0] $end
$comment actual is not handled $end
$comment future is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00 "
0#
b00 $
#5000000
1!
b01 "
1#
b01 $
#10000000
0!
0#
#15000000
1!
b10 "
1#
b10 $
#20000000
0!
0#
#25000000
1!
b00 "
1#
b00 $
#30000000
0!
0#
#35000000
1!
b01 "
1#
b01 $
#40000000
0!
0#
#45000000
1!
b10 "
1#
b10 $
#50000000
0!
0#
