

================================================================
== Vitis HLS Report for 'load_input'
================================================================
* Date:           Thu Nov 21 15:11:46 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    488|    -|
|Register         |        -|    -|     216|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     216|    579|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_119_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_state73_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_1_fu_125_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln133_fu_107_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  91|         103|          41|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  389|         74|    1|         74|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |aximm1_blk_n_AR          |    9|          2|    1|          2|
    |aximm1_blk_n_R           |    9|          2|    1|          2|
    |gmem_load_loc_blk_n      |    9|          2|    1|          2|
    |gmem_load_loc_out_blk_n  |    9|          2|    1|          2|
    |i_reg_96                 |    9|          2|   32|         64|
    |inStream_blk_n           |    9|          2|    1|          2|
    |in_r_blk_n               |    9|          2|    1|          2|
    |real_start               |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  488|         96|   43|        158|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  73|   0|   73|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |aximm1_addr_read_reg_155            |   8|   0|    8|          0|
    |aximm1_addr_reg_140                 |  64|   0|   64|          0|
    |gmem_load_loc_read_reg_130          |  32|   0|   32|          0|
    |i_reg_96                            |  32|   0|   32|          0|
    |icmp_ln133_1_reg_151                |   1|   0|    1|          0|
    |icmp_ln133_1_reg_151_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 216|   0|  216|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|         load_input|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|         load_input|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|         load_input|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|         load_input|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|         load_input|  return value|
|m_axi_aximm1_AWVALID      |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWREADY      |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWADDR       |  out|   64|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWID         |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWLEN        |  out|   32|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWSIZE       |  out|    3|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWBURST      |  out|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWLOCK       |  out|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWCACHE      |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWPROT       |  out|    3|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWQOS        |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWREGION     |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_AWUSER       |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WVALID       |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WREADY       |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WDATA        |  out|    8|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WSTRB        |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WLAST        |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WID          |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_WUSER        |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARVALID      |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARREADY      |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARADDR       |  out|   64|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARID         |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARLEN        |  out|   32|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARSIZE       |  out|    3|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARBURST      |  out|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARLOCK       |  out|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARCACHE      |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARPROT       |  out|    3|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARQOS        |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARREGION     |  out|    4|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_ARUSER       |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RVALID       |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RREADY       |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RDATA        |   in|    8|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RLAST        |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RID          |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RUSER        |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_RRESP        |   in|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_BVALID       |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_BREADY       |  out|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_BRESP        |   in|    2|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_BID          |   in|    1|       m_axi|             aximm1|       pointer|
|m_axi_aximm1_BUSER        |   in|    1|       m_axi|             aximm1|       pointer|
|inStream_din              |  out|    8|     ap_fifo|           inStream|       pointer|
|inStream_full_n           |   in|    1|     ap_fifo|           inStream|       pointer|
|inStream_write            |  out|    1|     ap_fifo|           inStream|       pointer|
|in_r_dout                 |   in|   64|     ap_fifo|               in_r|       pointer|
|in_r_empty_n              |   in|    1|     ap_fifo|               in_r|       pointer|
|in_r_read                 |  out|    1|     ap_fifo|               in_r|       pointer|
|gmem_load_loc_dout        |   in|   32|     ap_fifo|      gmem_load_loc|       pointer|
|gmem_load_loc_empty_n     |   in|    1|     ap_fifo|      gmem_load_loc|       pointer|
|gmem_load_loc_read        |  out|    1|     ap_fifo|      gmem_load_loc|       pointer|
|gmem_load_loc_out_din     |  out|   32|     ap_fifo|  gmem_load_loc_out|       pointer|
|gmem_load_loc_out_full_n  |   in|    1|     ap_fifo|  gmem_load_loc_out|       pointer|
|gmem_load_loc_out_write   |  out|    1|     ap_fifo|  gmem_load_loc_out|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

