Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L xlconstant_v1_1_9 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L generic_baseblocks_v2_1_2 -L axi_register_slice_v2_1_33 -L fifo_generator_v13_2_11 -L axi_data_fifo_v2_1_32 -L axi_crossbar_v2_1_34 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_intc_v4_1_20 -L xlconcat_v2_1_6 -L lib_pkg_v1_0_4 -L axi_iic_v2_1_9 -L axi_protocol_converter_v2_1_33 -L scalp_lib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot scalp_user_design_behav xil_defaultlib.scalp_user_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3290] entity port 'saxislvaraddrxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:117]
ERROR: [VRFC 10-3290] entity port 'saxislvrdataxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:120]
ERROR: [VRFC 10-3290] entity port 'saxislvrrespxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:121]
ERROR: [VRFC 10-3290] entity port 'saxislvawaddrxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:124]
ERROR: [VRFC 10-3290] entity port 'saxislvwdataxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:127]
ERROR: [VRFC 10-3290] entity port 'saxislvwstrbxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:128]
ERROR: [VRFC 10-3290] entity port 'saxislvbrespxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:131]
ERROR: [VRFC 10-3290] entity port 'saximstaraddrxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:136]
ERROR: [VRFC 10-3290] entity port 'saximstrdataxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:139]
ERROR: [VRFC 10-3290] entity port 'saximstrrespxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:140]
ERROR: [VRFC 10-3290] entity port 'saximstawaddrxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:143]
ERROR: [VRFC 10-3290] entity port 'saximstwdataxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:146]
ERROR: [VRFC 10-3290] entity port 'saximstwstrbxdo' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:147]
ERROR: [VRFC 10-3290] entity port 'saximstbrespxdi' does not match with type std_logic_vector of component port [C:/CochetVictorLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
