#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x561500027a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5615000015c0 .scope module, "pixelTop_tb" "pixelTop_tb" 3 3;
 .timescale -9 -12;
P_0x561500001750 .param/l "H" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x561500001790 .param/l "N" 0 3 9, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x5615000017d0 .param/l "W" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x561500001810 .param/l "clk_period" 0 3 24, +C4<00000000000000000000000111110100>;
P_0x561500001850 .param/real "dv_pixel" 0 3 12, Cr<m4000000000000000gfc1>; value=0.500000
P_0x561500001890 .param/l "sim_end" 0 3 25, +C4<00000000000100100100111110000000>;
v0x561500071120_0 .net "DataOut", 47 0, v0x561500070da0_0;  1 drivers
v0x5615000711e0_0 .var "clk", 0 0;
v0x561500071280_0 .var "reset", 0 0;
S_0x5614ffface70 .scope module, "pixtop" "pixelTop" 3 18, 4 1 0, S_0x5615000015c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 48 "pixelDataOut";
P_0x5614fffd4a30 .param/l "H" 0 4 6, +C4<00000000000000000000000000000010>;
P_0x5614fffd4a70 .param/l "N" 0 4 8, +C4<00000000000000000000000000000110>;
P_0x5614fffd4ab0 .param/l "W" 0 4 7, +C4<00000000000000000000000000000011>;
P_0x5614fffd4af0 .param/real "dv_pixel" 0 4 9, Cr<m4000000000000000gfc1>; value=0.500000
L_0x7fdc4b97e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561500070250_0 .net/2u *"_ivl_31", 0 0, L_0x7fdc4b97e060;  1 drivers
L_0x7fdc4b97e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561500070350_0 .net/2u *"_ivl_35", 0 0, L_0x7fdc4b97e0a8;  1 drivers
v0x561500070430_0 .net "anaBias1", 0 0, L_0x561500073c90;  1 drivers
v0x5615000704d0_0 .net "anaRamp", 0 0, L_0x561500073a20;  1 drivers
L_0x7fdc4b97e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561500070570_0 .net "anaReset", 0 0, L_0x7fdc4b97e018;  1 drivers
v0x561500070660_0 .net "binaryBus", 23 0, L_0x5615000715e0;  1 drivers
v0x561500070720_0 .net "clk", 0 0, v0x5615000711e0_0;  1 drivers
v0x5615000707c0_0 .net "convert", 0 0, v0x56150002c150_0;  1 drivers
v0x5615000708b0_0 .net "erase", 0 0, v0x56150002a550_0;  1 drivers
v0x5615000709e0_0 .net "expose", 0 0, v0x5615000293a0_0;  1 drivers
v0x561500070a80_0 .var "grayBus", 23 0;
v0x561500070b60_0 .net "grayCounter", 7 0, v0x561500067a40_0;  1 drivers
v0x561500070c20_0 .var/i "i", 31 0;
I0x5614ffffd9e0 .island tran;
p0x7fdc4b9c8ff8 .port I0x5614ffffd9e0, L_0x561500072130;
v0x561500070ce0_0 .net8 "pixData", 47 0, p0x7fdc4b9c8ff8;  1 drivers, strength-aware
v0x561500070da0_0 .var "pixelDataOut", 47 0;
v0x561500070e60_0 .net "readBus", 1 0, v0x561500062460_0;  1 drivers
v0x561500070f20_0 .net "reset", 0 0, v0x561500071280_0;  1 drivers
v0x561500070fc0_0 .var/i "y", 31 0;
L_0x561500071320 .part v0x561500070a80_0, 0, 8;
L_0x561500071420 .part v0x561500070a80_0, 8, 8;
L_0x561500071540 .part v0x561500070a80_0, 16, 8;
L_0x5615000715e0 .concat8 [ 8 8 8 0], v0x561500062f10_0, v0x561500063b00_0, v0x5615000647f0_0;
L_0x5615000717a0 .part v0x561500062460_0, 0, 1;
L_0x5615000719e0 .part v0x561500062460_0, 0, 1;
L_0x561500071b60 .part v0x561500062460_0, 0, 1;
L_0x561500071d50 .part v0x561500062460_0, 1, 1;
L_0x561500071f40 .part v0x561500062460_0, 1, 1;
LS_0x561500072130_0_0 .concat8 [ 8 8 8 8], L_0x561500071870, L_0x561500071ac0, L_0x561500071c30, L_0x561500071e70;
LS_0x561500072130_0_4 .concat8 [ 8 8 0 0], L_0x561500072010, L_0x5615000724b0;
L_0x561500072130 .concat8 [ 32 16 0 0], LS_0x561500072130_0_0, LS_0x561500072130_0_4;
L_0x561500072410 .part v0x561500062460_0, 1, 1;
L_0x561500073a20 .functor MUXZ 1, L_0x7fdc4b97e060, v0x5615000711e0_0, v0x56150002c150_0, C4<>;
L_0x561500073c90 .functor MUXZ 1, L_0x7fdc4b97e0a8, v0x5615000711e0_0, v0x5615000293a0_0, C4<>;
S_0x5614fffe9f50 .scope module, "fsm" "pixelSensorFsm" 4 41, 5 32 0, S_0x5614ffface70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "erase";
    .port_info 3 /OUTPUT 1 "expose";
    .port_info 4 /OUTPUT 2 "read";
    .port_info 5 /OUTPUT 1 "convert";
P_0x5614fffea130 .param/l "CONVERT" 0 5 51, +C4<00000000000000000000000000000010>;
P_0x5614fffea170 .param/l "ERASE" 0 5 51, +C4<00000000000000000000000000000000>;
P_0x5614fffea1b0 .param/l "EXPOSE" 0 5 51, +C4<00000000000000000000000000000001>;
P_0x5614fffea1f0 .param/l "H" 0 5 47, +C4<00000000000000000000000000000010>;
P_0x5614fffea230 .param/l "IDLE" 0 5 51, +C4<00000000000000000000000000000100>;
P_0x5614fffea270 .param/l "READ" 0 5 51, +C4<00000000000000000000000000000011>;
P_0x5614fffea2b0 .param/l "c_convert" 0 5 45, +C4<00000000000000000000000011111111>;
P_0x5614fffea2f0 .param/l "c_erase" 0 5 43, +C4<00000000000000000000000000000101>;
P_0x5614fffea330 .param/l "c_expose" 0 5 44, +C4<00000000000000000000000011111111>;
P_0x5614fffea370 .param/l "c_read" 0 5 46, +C4<00000000000000000000000000000101>;
v0x561500028c10_0 .net "clk", 0 0, v0x5615000711e0_0;  alias, 1 drivers
v0x56150002c150_0 .var "convert", 0 0;
v0x56150002b370_0 .var/i "counter", 31 0;
v0x56150002a550_0 .var "erase", 0 0;
v0x5615000293a0_0 .var "expose", 0 0;
v0x561500023030_0 .var "next_state", 2 0;
v0x561500062380_0 .var/i "pixelToRead", 31 0;
v0x561500062460_0 .var "read", 1 0;
v0x561500062540_0 .net "reset", 0 0, v0x561500071280_0;  alias, 1 drivers
v0x561500062600_0 .var "state", 2 0;
E_0x5614fffd00c0 .event posedge, v0x561500062540_0, v0x561500028c10_0;
E_0x56150004a210 .event negedge, v0x561500028c10_0;
S_0x5615000627a0 .scope generate, "genblk1[0]" "genblk1[0]" 4 60, 4 60 0, S_0x5614ffface70;
 .timescale -9 -12;
P_0x561500062970 .param/l "j" 0 4 60, +C4<00>;
S_0x561500062a30 .scope module, "conv" "GRAYTOBINARY" 4 61, 6 1 0, S_0x5615000627a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "grayValue";
    .port_info 1 /OUTPUT 8 "binaryValue";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0x561500062f10_0 .var "binaryValue", 7 0;
v0x561500063010_0 .net "clk", 0 0, v0x5615000711e0_0;  alias, 1 drivers
v0x5615000630d0_0 .net "grayValue", 7 0, L_0x561500071320;  1 drivers
v0x561500063170_0 .var "lastXOR", 0 0;
v0x561500063210_0 .net "reset", 0 0, v0x561500071280_0;  alias, 1 drivers
S_0x561500062c10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0x561500062a30;
 .timescale -9 -12;
v0x561500062e10_0 .var/i "i", 31 0;
S_0x561500063360 .scope generate, "genblk1[1]" "genblk1[1]" 4 60, 4 60 0, S_0x5614ffface70;
 .timescale -9 -12;
P_0x561500063560 .param/l "j" 0 4 60, +C4<01>;
S_0x561500063620 .scope module, "conv" "GRAYTOBINARY" 4 61, 6 1 0, S_0x561500063360;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "grayValue";
    .port_info 1 /OUTPUT 8 "binaryValue";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0x561500063b00_0 .var "binaryValue", 7 0;
v0x561500063c00_0 .net "clk", 0 0, v0x5615000711e0_0;  alias, 1 drivers
v0x561500063d10_0 .net "grayValue", 7 0, L_0x561500071420;  1 drivers
v0x561500063db0_0 .var "lastXOR", 0 0;
v0x561500063e70_0 .net "reset", 0 0, v0x561500071280_0;  alias, 1 drivers
S_0x561500063800 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0x561500063620;
 .timescale -9 -12;
v0x561500063a00_0 .var/i "i", 31 0;
S_0x561500064030 .scope generate, "genblk1[2]" "genblk1[2]" 4 60, 4 60 0, S_0x5614ffface70;
 .timescale -9 -12;
P_0x561500064230 .param/l "j" 0 4 60, +C4<010>;
S_0x561500064310 .scope module, "conv" "GRAYTOBINARY" 4 61, 6 1 0, S_0x561500064030;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "grayValue";
    .port_info 1 /OUTPUT 8 "binaryValue";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0x5615000647f0_0 .var "binaryValue", 7 0;
v0x5615000648f0_0 .net "clk", 0 0, v0x5615000711e0_0;  alias, 1 drivers
v0x5615000649b0_0 .net "grayValue", 7 0, L_0x561500071540;  1 drivers
v0x561500064a50_0 .var "lastXOR", 0 0;
v0x561500064b10_0 .net "reset", 0 0, v0x561500071280_0;  alias, 1 drivers
S_0x5615000644f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0x561500064310;
 .timescale -9 -12;
v0x5615000646f0_0 .var/i "i", 31 0;
S_0x561500064c80 .scope generate, "genblk2[0]" "genblk2[0]" 4 63, 4 63 0, S_0x5614ffface70;
 .timescale -9 -12;
P_0x561500064ed0 .param/l "j" 0 4 63, +C4<00>;
S_0x561500064fb0 .scope generate, "genblk3[0]" "genblk3[0]" 4 64, 4 64 0, S_0x561500064c80;
 .timescale -9 -12;
P_0x5615000651b0 .param/l "x" 0 4 64, +C4<00>;
v0x561500065290_0 .net *"_ivl_0", 0 0, L_0x5615000717a0;  1 drivers
o0x7fdc4b9c77c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561500065370_0 name=_ivl_1
v0x561500065450_0 .net *"_ivl_3", 7 0, L_0x561500071870;  1 drivers
L_0x561500071870 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c77c8, L_0x5615000717a0, C4<>;
S_0x561500065510 .scope generate, "genblk3[1]" "genblk3[1]" 4 64, 4 64 0, S_0x561500064c80;
 .timescale -9 -12;
P_0x561500065730 .param/l "x" 0 4 64, +C4<01>;
v0x5615000657f0_0 .net *"_ivl_0", 0 0, L_0x5615000719e0;  1 drivers
o0x7fdc4b9c7858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5615000658d0_0 name=_ivl_1
v0x5615000659b0_0 .net *"_ivl_3", 7 0, L_0x561500071ac0;  1 drivers
L_0x561500071ac0 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c7858, L_0x5615000719e0, C4<>;
S_0x561500065a70 .scope generate, "genblk3[2]" "genblk3[2]" 4 64, 4 64 0, S_0x561500064c80;
 .timescale -9 -12;
P_0x561500065c70 .param/l "x" 0 4 64, +C4<010>;
v0x561500065d30_0 .net *"_ivl_0", 0 0, L_0x561500071b60;  1 drivers
o0x7fdc4b9c78e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561500065e10_0 name=_ivl_1
v0x561500065ef0_0 .net *"_ivl_3", 7 0, L_0x561500071c30;  1 drivers
L_0x561500071c30 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c78e8, L_0x561500071b60, C4<>;
S_0x561500065fe0 .scope generate, "genblk2[1]" "genblk2[1]" 4 63, 4 63 0, S_0x5614ffface70;
 .timescale -9 -12;
P_0x5615000661e0 .param/l "j" 0 4 63, +C4<01>;
S_0x5615000662c0 .scope generate, "genblk3[0]" "genblk3[0]" 4 64, 4 64 0, S_0x561500065fe0;
 .timescale -9 -12;
P_0x5615000664c0 .param/l "x" 0 4 64, +C4<00>;
v0x5615000665a0_0 .net *"_ivl_0", 0 0, L_0x561500071d50;  1 drivers
o0x7fdc4b9c7978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561500066680_0 name=_ivl_1
v0x561500066760_0 .net *"_ivl_3", 7 0, L_0x561500071e70;  1 drivers
L_0x561500071e70 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c7978, L_0x561500071d50, C4<>;
S_0x561500066850 .scope generate, "genblk3[1]" "genblk3[1]" 4 64, 4 64 0, S_0x561500065fe0;
 .timescale -9 -12;
P_0x561500066a70 .param/l "x" 0 4 64, +C4<01>;
v0x561500066b30_0 .net *"_ivl_0", 0 0, L_0x561500071f40;  1 drivers
o0x7fdc4b9c7a08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x561500066c10_0 name=_ivl_1
v0x561500066cf0_0 .net *"_ivl_3", 7 0, L_0x561500072010;  1 drivers
L_0x561500072010 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c7a08, L_0x561500071f40, C4<>;
S_0x561500066de0 .scope generate, "genblk3[2]" "genblk3[2]" 4 64, 4 64 0, S_0x561500065fe0;
 .timescale -9 -12;
P_0x561500067010 .param/l "x" 0 4 64, +C4<010>;
v0x5615000670d0_0 .net *"_ivl_0", 0 0, L_0x561500072410;  1 drivers
o0x7fdc4b9c7a98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5615000671b0_0 name=_ivl_1
v0x561500067290_0 .net *"_ivl_3", 7 0, L_0x5615000724b0;  1 drivers
L_0x5615000724b0 .functor MUXZ 8, v0x561500067a40_0, o0x7fdc4b9c7a98, L_0x561500072410, C4<>;
S_0x561500067380 .scope module, "graycount" "GRAYCOUNTER" 4 34, 7 1 0, S_0x5614ffface70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "grayClk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "convert";
v0x561500067890_0 .net "clk", 0 0, v0x5615000711e0_0;  alias, 1 drivers
v0x561500067950_0 .net "convert", 0 0, v0x56150002c150_0;  alias, 1 drivers
v0x561500067a40_0 .var "grayClk", 7 0;
v0x561500067b10_0 .var "qunt", 7 0;
v0x561500067bd0_0 .net "reset", 0 0, v0x561500071280_0;  alias, 1 drivers
S_0x561500067590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 19, 7 19 0, S_0x561500067380;
 .timescale -9 -12;
v0x561500067790_0 .var/i "i", 31 0;
S_0x561500067d80 .scope module, "pixArr" "pixelArray" 4 43, 8 1 0, S_0x5614ffface70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 2 "READBUS";
    .port_info 6 /INOUT 48 "DATABUS";
P_0x5614fffd48d0 .param/l "H" 0 8 13, +C4<00000000000000000000000000000010>;
P_0x5614fffd4910 .param/l "N" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x5614fffd4950 .param/l "W" 0 8 12, +C4<00000000000000000000000000000011>;
P_0x5614fffd4990 .param/real "dv_pixel" 0 8 11, Cr<m4000000000000000gfc1>; value=0.500000
v0x56150006fcd0_0 .net8 "DATABUS", 47 0, p0x7fdc4b9c8ff8;  alias, 1 drivers, strength-aware
v0x56150006fdd0_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006fe90_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006ff30_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006ffd0_0 .net "READBUS", 1 0, v0x561500062460_0;  alias, 1 drivers
v0x561500070070_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x561500070110_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
L_0x561500072690 .part v0x561500062460_0, 0, 1;
L_0x5615000729a0 .part v0x561500062460_0, 0, 1;
L_0x561500072c60 .part v0x561500062460_0, 0, 1;
L_0x561500072fe0 .part v0x561500062460_0, 1, 1;
L_0x561500073390 .part v0x561500062460_0, 1, 1;
L_0x561500073710 .part v0x561500062460_0, 1, 1;
S_0x561500068140 .scope generate, "genblk1[0]" "genblk1[0]" 8 18, 8 18 0, S_0x561500067d80;
 .timescale 0 0;
P_0x561500068360 .param/l "i" 0 8 18, +C4<00>;
S_0x561500068440 .scope generate, "genblk2[0]" "genblk2[0]" 8 19, 8 19 0, S_0x561500068140;
 .timescale 0 0;
P_0x561500068640 .param/l "j" 0 8 19, +C4<00>;
p0x7fdc4b9c7c48 .port I0x5614ffffd9e0, L_0x5615000725a0;
 .tranvp 48 8 0, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c7c48;
S_0x561500068720 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x561500068440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x561500068900 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x561500026420 .functor NOT 8, v0x561500069510_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561500068b70_0 .net8 "DATA", 7 0, p0x7fdc4b9c7c48;  1 drivers, strength-aware
v0x561500068c50_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x561500068d40_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x561500068e40_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x561500068ee0_0 .net "READ", 0 0, L_0x561500072690;  1 drivers
v0x561500068fd0_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x561500069070_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x561500069110_0 .net *"_ivl_0", 7 0, L_0x561500026420;  1 drivers
o0x7fdc4b9c7d68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5615000691f0_0 name=_ivl_2
v0x5615000692d0_0 .var/real "adc", 0 0;
v0x561500069390_0 .var "cmp", 0 0;
v0x561500069450_0 .var/real "lsb", 0 0;
v0x561500069510_0 .var "p_data", 7 0;
v0x5615000695f0_0 .var/real "tmp", 0 0;
v0x5615000696b0_0 .var/real "v_erase", 0 0;
E_0x5615000689a0 .event edge, v0x561500069390_0, v0x561500068b70_0;
E_0x561500068a20 .event posedge, v0x561500068e40_0;
E_0x561500068a80 .event posedge, v0x561500069070_0;
E_0x561500068ae0 .event edge, v0x56150002a550_0;
L_0x5615000725a0 .functor MUXZ 8, o0x7fdc4b9c7d68, L_0x561500026420, L_0x561500072690, C4<>;
S_0x561500069890 .scope generate, "genblk2[1]" "genblk2[1]" 8 19, 8 19 0, S_0x561500068140;
 .timescale 0 0;
P_0x561500069a60 .param/l "j" 0 8 19, +C4<01>;
p0x7fdc4b9c8008 .port I0x5614ffffd9e0, L_0x561500072850;
 .tranvp 48 8 8, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c8008;
S_0x561500069b20 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x561500069890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x561500069d00 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x5615000244d0 .functor NOT 8, v0x56150006a800_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561500069e20_0 .net8 "DATA", 7 0, p0x7fdc4b9c8008;  1 drivers, strength-aware
v0x561500069f20_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006a030_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006a120_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006a1c0_0 .net "READ", 0 0, L_0x5615000729a0;  1 drivers
v0x56150006a2b0_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x56150006a350_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x56150006a3f0_0 .net *"_ivl_0", 7 0, L_0x5615000244d0;  1 drivers
o0x7fdc4b9c8098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56150006a490_0 name=_ivl_2
v0x56150006a5c0_0 .var/real "adc", 0 0;
v0x56150006a680_0 .var "cmp", 0 0;
v0x56150006a740_0 .var/real "lsb", 0 0;
v0x56150006a800_0 .var "p_data", 7 0;
v0x56150006a8e0_0 .var/real "tmp", 0 0;
v0x56150006a9a0_0 .var/real "v_erase", 0 0;
E_0x561500069da0 .event edge, v0x56150006a680_0, v0x561500069e20_0;
L_0x561500072850 .functor MUXZ 8, o0x7fdc4b9c8098, L_0x5615000244d0, L_0x5615000729a0, C4<>;
S_0x56150006ab80 .scope generate, "genblk2[2]" "genblk2[2]" 8 19, 8 19 0, S_0x561500068140;
 .timescale 0 0;
P_0x56150006ad60 .param/l "j" 0 8 19, +C4<010>;
p0x7fdc4b9c8338 .port I0x5614ffffd9e0, L_0x561500072b10;
 .tranvp 48 8 16, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c8338;
S_0x56150006ae20 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x56150006ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x56150006b000 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x561500022440 .functor NOT 8, v0x56150006bbe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56150006b120_0 .net8 "DATA", 7 0, p0x7fdc4b9c8338;  1 drivers, strength-aware
v0x56150006b220_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006b2e0_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006b3b0_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006b4a0_0 .net "READ", 0 0, L_0x561500072c60;  1 drivers
v0x56150006b590_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x56150006b680_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x56150006b770_0 .net *"_ivl_0", 7 0, L_0x561500022440;  1 drivers
o0x7fdc4b9c83c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56150006b830_0 name=_ivl_2
v0x56150006b9a0_0 .var/real "adc", 0 0;
v0x56150006ba60_0 .var "cmp", 0 0;
v0x56150006bb20_0 .var/real "lsb", 0 0;
v0x56150006bbe0_0 .var "p_data", 7 0;
v0x56150006bcc0_0 .var/real "tmp", 0 0;
v0x56150006bd80_0 .var/real "v_erase", 0 0;
E_0x56150006b0a0 .event edge, v0x56150006ba60_0, v0x56150006b120_0;
L_0x561500072b10 .functor MUXZ 8, o0x7fdc4b9c83c8, L_0x561500022440, L_0x561500072c60, C4<>;
S_0x56150006bf60 .scope generate, "genblk1[1]" "genblk1[1]" 8 18, 8 18 0, S_0x561500067d80;
 .timescale 0 0;
P_0x56150006c130 .param/l "i" 0 8 18, +C4<01>;
S_0x56150006c1f0 .scope generate, "genblk2[0]" "genblk2[0]" 8 19, 8 19 0, S_0x56150006bf60;
 .timescale 0 0;
P_0x56150006c3f0 .param/l "j" 0 8 19, +C4<00>;
p0x7fdc4b9c8668 .port I0x5614ffffd9e0, L_0x561500072e90;
 .tranvp 48 8 24, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c8668;
S_0x56150006c4d0 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x56150006c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x56150006c6b0 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x561500072e20 .functor NOT 8, v0x56150006d240_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56150006c7d0_0 .net8 "DATA", 7 0, p0x7fdc4b9c8668;  1 drivers, strength-aware
v0x56150006c8d0_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006ca20_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006cb50_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006cbf0_0 .net "READ", 0 0, L_0x561500072fe0;  1 drivers
v0x56150006cc90_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x56150006cd30_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x56150006cdd0_0 .net *"_ivl_0", 7 0, L_0x561500072e20;  1 drivers
o0x7fdc4b9c86f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56150006ce90_0 name=_ivl_2
v0x56150006d000_0 .var/real "adc", 0 0;
v0x56150006d0c0_0 .var "cmp", 0 0;
v0x56150006d180_0 .var/real "lsb", 0 0;
v0x56150006d240_0 .var "p_data", 7 0;
v0x56150006d320_0 .var/real "tmp", 0 0;
v0x56150006d3e0_0 .var/real "v_erase", 0 0;
E_0x56150006c750 .event edge, v0x56150006d0c0_0, v0x56150006c7d0_0;
L_0x561500072e90 .functor MUXZ 8, o0x7fdc4b9c86f8, L_0x561500072e20, L_0x561500072fe0, C4<>;
S_0x56150006d5c0 .scope generate, "genblk2[1]" "genblk2[1]" 8 19, 8 19 0, S_0x56150006bf60;
 .timescale 0 0;
P_0x561500069fe0 .param/l "j" 0 8 19, +C4<01>;
p0x7fdc4b9c8998 .port I0x5614ffffd9e0, L_0x561500073240;
 .tranvp 48 8 32, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c8998;
S_0x56150006d800 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x56150006d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x56150006d9e0 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x5615000731d0 .functor NOT 8, v0x56150006e6b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56150006dbb0_0 .net8 "DATA", 7 0, p0x7fdc4b9c8998;  1 drivers, strength-aware
v0x56150006dcb0_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006dd70_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006de10_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006df40_0 .net "READ", 0 0, L_0x561500073390;  1 drivers
v0x56150006dfe0_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x56150006e110_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x56150006e240_0 .net *"_ivl_0", 7 0, L_0x5615000731d0;  1 drivers
o0x7fdc4b9c8a28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56150006e300_0 name=_ivl_2
v0x56150006e470_0 .var/real "adc", 0 0;
v0x56150006e530_0 .var "cmp", 0 0;
v0x56150006e5f0_0 .var/real "lsb", 0 0;
v0x56150006e6b0_0 .var "p_data", 7 0;
v0x56150006e790_0 .var/real "tmp", 0 0;
v0x56150006e850_0 .var/real "v_erase", 0 0;
E_0x56150006db30 .event edge, v0x56150006e530_0, v0x56150006dbb0_0;
L_0x561500073240 .functor MUXZ 8, o0x7fdc4b9c8a28, L_0x5615000731d0, L_0x561500073390, C4<>;
S_0x56150006ea30 .scope generate, "genblk2[2]" "genblk2[2]" 8 19, 8 19 0, S_0x56150006bf60;
 .timescale 0 0;
P_0x56150006b720 .param/l "j" 0 8 19, +C4<010>;
p0x7fdc4b9c8cc8 .port I0x5614ffffd9e0, L_0x5615000735c0;
 .tranvp 48 8 40, I0x5614ffffd9e0, p0x7fdc4b9c8ff8 p0x7fdc4b9c8cc8;
S_0x56150006ec50 .scope module, "s" "PIXEL_SENSOR" 8 20, 9 36 0, S_0x56150006ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VBN1";
    .port_info 1 /INPUT 1 "RAMP";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "ERASE";
    .port_info 4 /INPUT 1 "EXPOSE";
    .port_info 5 /INPUT 1 "READ";
    .port_info 6 /INOUT 8 "DATA";
P_0x56150006ede0 .param/real "dv_pixel" 0 9 50, Cr<m4000000000000000gfc1>; value=0.500000
L_0x561500073550 .functor NOT 8, v0x56150006f950_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56150006efb0_0 .net8 "DATA", 7 0, p0x7fdc4b9c8cc8;  1 drivers, strength-aware
v0x56150006f0b0_0 .net "ERASE", 0 0, v0x56150002a550_0;  alias, 1 drivers
v0x56150006f170_0 .net "EXPOSE", 0 0, v0x5615000293a0_0;  alias, 1 drivers
v0x56150006f210_0 .net "RAMP", 0 0, L_0x561500073a20;  alias, 1 drivers
v0x56150006f2b0_0 .net "READ", 0 0, L_0x561500073710;  1 drivers
v0x56150006f3a0_0 .net "RESET", 0 0, L_0x7fdc4b97e018;  alias, 1 drivers
v0x56150006f440_0 .net "VBN1", 0 0, L_0x561500073c90;  alias, 1 drivers
v0x56150006f4e0_0 .net *"_ivl_0", 7 0, L_0x561500073550;  1 drivers
o0x7fdc4b9c8d58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56150006f5a0_0 name=_ivl_2
v0x56150006f710_0 .var/real "adc", 0 0;
v0x56150006f7d0_0 .var "cmp", 0 0;
v0x56150006f890_0 .var/real "lsb", 0 0;
v0x56150006f950_0 .var "p_data", 7 0;
v0x56150006fa30_0 .var/real "tmp", 0 0;
v0x56150006faf0_0 .var/real "v_erase", 0 0;
E_0x56150006ef30 .event edge, v0x56150006f7d0_0, v0x56150006efb0_0;
L_0x5615000735c0 .functor MUXZ 8, o0x7fdc4b9c8d58, L_0x561500073550, L_0x561500073710, C4<>;
    .scope S_0x561500062a30;
T_0 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500063210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561500062f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561500063170_0, 0;
T_0.0 ;
    %load/vec4 v0x5615000630d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561500062f10_0, 4, 5;
    %load/vec4 v0x5615000630d0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x561500063170_0, 0;
    %fork t_1, S_0x561500062c10;
    %jmp t_0;
    .scope S_0x561500062c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500062e10_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x561500062e10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x5615000630d0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x561500062e10_0;
    %sub;
    %part/s 1;
    %load/vec4 v0x561500063170_0;
    %xor;
    %ix/load 5, 0, 0;
    %load/vec4 v0x561500062e10_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x561500062f10_0, 4, 5;
    %load/vec4 v0x561500062e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500062e10_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x561500062a30;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561500063620;
T_1 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500063e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561500063b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561500063db0_0, 0;
T_1.0 ;
    %load/vec4 v0x561500063d10_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561500063b00_0, 4, 5;
    %load/vec4 v0x561500063d10_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x561500063db0_0, 0;
    %fork t_3, S_0x561500063800;
    %jmp t_2;
    .scope S_0x561500063800;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500063a00_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x561500063a00_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x561500063d10_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x561500063a00_0;
    %sub;
    %part/s 1;
    %load/vec4 v0x561500063db0_0;
    %xor;
    %ix/load 5, 0, 0;
    %load/vec4 v0x561500063a00_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x561500063b00_0, 4, 5;
    %load/vec4 v0x561500063a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500063a00_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x561500063620;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561500064310;
T_2 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500064b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5615000647f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561500064a50_0, 0;
T_2.0 ;
    %load/vec4 v0x5615000649b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5615000647f0_0, 4, 5;
    %load/vec4 v0x5615000649b0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x561500064a50_0, 0;
    %fork t_5, S_0x5615000644f0;
    %jmp t_4;
    .scope S_0x5615000644f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615000646f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5615000646f0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x5615000649b0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x5615000646f0_0;
    %sub;
    %part/s 1;
    %load/vec4 v0x561500064a50_0;
    %xor;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5615000646f0_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5615000647f0_0, 4, 5;
    %load/vec4 v0x5615000646f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5615000646f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x561500064310;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561500067380;
T_3 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500067bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561500067b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561500067a40_0, 0;
T_3.0 ;
    %load/vec4 v0x561500067950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561500067b10_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x561500067b10_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561500067b10_0, 0;
T_3.3 ;
    %fork t_7, S_0x561500067590;
    %jmp t_6;
    .scope S_0x561500067590;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500067790_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x561500067790_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x561500067b10_0;
    %load/vec4 v0x561500067790_0;
    %part/s 1;
    %load/vec4 v0x561500067b10_0;
    %load/vec4 v0x561500067790_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561500067790_0;
    %assign/vec4/off/d v0x561500067a40_0, 4, 5;
    %load/vec4 v0x561500067790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500067790_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x561500067380;
t_6 %join;
    %load/vec4 v0x561500067b10_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561500067a40_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5614fffe9f50;
T_4 ;
    %wait E_0x56150004a210;
    %load/vec4 v0x561500062600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150002a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561500062460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615000293a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002c150_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561500062460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615000293a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002c150_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561500062460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615000293a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56150002c150_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002a550_0, 0;
    %load/vec4 v0x561500062380_0;
    %pad/s 2;
    %assign/vec4 v0x561500062460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615000293a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002c150_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002a550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561500062460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615000293a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56150002c150_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614fffe9f50;
T_5 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500062540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561500062600_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561500023030_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56150002b370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150002c150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500062380_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561500062600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x56150002b370_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561500062600_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x56150002b370_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561500062600_0, 0;
T_5.10 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x56150002b370_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561500062600_0, 0;
T_5.12 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x56150002b370_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561500062600_0, 0;
    %load/vec4 v0x561500062380_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500062380_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x561500062380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x561500062380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500062380_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x561500062380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561500062380_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561500023030_0, 0;
T_5.19 ;
T_5.17 ;
T_5.14 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x561500023030_0;
    %assign/vec4 v0x561500062600_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561500062600_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56150002b370_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x56150002b370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56150002b370_0, 0, 32;
T_5.21 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561500068720;
T_6 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x5615000696b0_0;
    %load/real v0x5615000696b0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x561500069450_0;
    %end;
    .thread T_6, $init;
    .scope S_0x561500068720;
T_7 ;
    %wait E_0x561500068ae0;
    %load/real v0x5615000696b0_0;
    %store/real v0x5615000695f0_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561500069510_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561500069390_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5615000692d0_0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561500068720;
T_8 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x561500068d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/real v0x5615000695f0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x561500069450_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x5615000695f0_0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561500068720;
T_9 ;
    %wait E_0x561500068a20;
    %load/real v0x5615000692d0_0;
    %load/real v0x561500069450_0;
    %add/wr;
    %store/real v0x5615000692d0_0;
    %load/real v0x5615000695f0_0;
    %load/real v0x5615000692d0_0;
    %cmp/wr;
    %jmp/0xz  T_9.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561500069390_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561500068720;
T_10 ;
Ewait_0 .event/or E_0x5615000689a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x561500069390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x561500068b70_0;
    %store/vec4 v0x561500069510_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561500069b20;
T_11 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x56150006a9a0_0;
    %load/real v0x56150006a9a0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x56150006a740_0;
    %end;
    .thread T_11, $init;
    .scope S_0x561500069b20;
T_12 ;
    %wait E_0x561500068ae0;
    %load/real v0x56150006a9a0_0;
    %store/real v0x56150006a8e0_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56150006a800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150006a680_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56150006a5c0_0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561500069b20;
T_13 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x56150006a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/real v0x56150006a8e0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x56150006a740_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x56150006a8e0_0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561500069b20;
T_14 ;
    %wait E_0x561500068a20;
    %load/real v0x56150006a5c0_0;
    %load/real v0x56150006a740_0;
    %add/wr;
    %store/real v0x56150006a5c0_0;
    %load/real v0x56150006a8e0_0;
    %load/real v0x56150006a5c0_0;
    %cmp/wr;
    %jmp/0xz  T_14.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150006a680_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561500069b20;
T_15 ;
Ewait_1 .event/or E_0x561500069da0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56150006a680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x561500069e20_0;
    %store/vec4 v0x56150006a800_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56150006ae20;
T_16 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x56150006bd80_0;
    %load/real v0x56150006bd80_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x56150006bb20_0;
    %end;
    .thread T_16, $init;
    .scope S_0x56150006ae20;
T_17 ;
    %wait E_0x561500068ae0;
    %load/real v0x56150006bd80_0;
    %store/real v0x56150006bcc0_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56150006bbe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150006ba60_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56150006b9a0_0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56150006ae20;
T_18 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x56150006b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/real v0x56150006bcc0_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x56150006bb20_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x56150006bcc0_0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56150006ae20;
T_19 ;
    %wait E_0x561500068a20;
    %load/real v0x56150006b9a0_0;
    %load/real v0x56150006bb20_0;
    %add/wr;
    %store/real v0x56150006b9a0_0;
    %load/real v0x56150006bcc0_0;
    %load/real v0x56150006b9a0_0;
    %cmp/wr;
    %jmp/0xz  T_19.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150006ba60_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56150006ae20;
T_20 ;
Ewait_2 .event/or E_0x56150006b0a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x56150006ba60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x56150006b120_0;
    %store/vec4 v0x56150006bbe0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56150006c4d0;
T_21 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x56150006d3e0_0;
    %load/real v0x56150006d3e0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x56150006d180_0;
    %end;
    .thread T_21, $init;
    .scope S_0x56150006c4d0;
T_22 ;
    %wait E_0x561500068ae0;
    %load/real v0x56150006d3e0_0;
    %store/real v0x56150006d320_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56150006d240_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150006d0c0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56150006d000_0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56150006c4d0;
T_23 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x56150006ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/real v0x56150006d320_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x56150006d180_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x56150006d320_0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56150006c4d0;
T_24 ;
    %wait E_0x561500068a20;
    %load/real v0x56150006d000_0;
    %load/real v0x56150006d180_0;
    %add/wr;
    %store/real v0x56150006d000_0;
    %load/real v0x56150006d320_0;
    %load/real v0x56150006d000_0;
    %cmp/wr;
    %jmp/0xz  T_24.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150006d0c0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56150006c4d0;
T_25 ;
Ewait_3 .event/or E_0x56150006c750, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x56150006d0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x56150006c7d0_0;
    %store/vec4 v0x56150006d240_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x56150006d800;
T_26 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x56150006e850_0;
    %load/real v0x56150006e850_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x56150006e5f0_0;
    %end;
    .thread T_26, $init;
    .scope S_0x56150006d800;
T_27 ;
    %wait E_0x561500068ae0;
    %load/real v0x56150006e850_0;
    %store/real v0x56150006e790_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56150006e6b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150006e530_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56150006e470_0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x56150006d800;
T_28 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x56150006dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/real v0x56150006e790_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x56150006e5f0_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x56150006e790_0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56150006d800;
T_29 ;
    %wait E_0x561500068a20;
    %load/real v0x56150006e470_0;
    %load/real v0x56150006e5f0_0;
    %add/wr;
    %store/real v0x56150006e470_0;
    %load/real v0x56150006e790_0;
    %load/real v0x56150006e470_0;
    %cmp/wr;
    %jmp/0xz  T_29.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150006e530_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56150006d800;
T_30 ;
Ewait_4 .event/or E_0x56150006db30, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x56150006e530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x56150006dbb0_0;
    %store/vec4 v0x56150006e6b0_0, 0, 8;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x56150006ec50;
T_31 ;
    %pushi/real 1288490188, 4066; load=1.20000
    %pushi/real 3355443, 4044; load=1.20000
    %add/wr;
    %store/real v0x56150006faf0_0;
    %load/real v0x56150006faf0_0;
    %pushi/vec4 255, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x56150006f890_0;
    %end;
    .thread T_31, $init;
    .scope S_0x56150006ec50;
T_32 ;
    %wait E_0x561500068ae0;
    %load/real v0x56150006faf0_0;
    %store/real v0x56150006fa30_0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56150006f950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56150006f7d0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x56150006f710_0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x56150006ec50;
T_33 ;
    %wait E_0x561500068a80;
    %load/vec4 v0x56150006f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/real v0x56150006fa30_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x56150006f890_0;
    %mul/wr;
    %sub/wr;
    %store/real v0x56150006fa30_0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56150006ec50;
T_34 ;
    %wait E_0x561500068a20;
    %load/real v0x56150006f710_0;
    %load/real v0x56150006f890_0;
    %add/wr;
    %store/real v0x56150006f710_0;
    %load/real v0x56150006fa30_0;
    %load/real v0x56150006f710_0;
    %cmp/wr;
    %jmp/0xz  T_34.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56150006f7d0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56150006ec50;
T_35 ;
Ewait_5 .event/or E_0x56150006ef30, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x56150006f7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x56150006efb0_0;
    %store/vec4 v0x56150006f950_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5614ffface70;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500070c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500070fc0_0, 0, 32;
    %end;
    .thread T_36, $init;
    .scope S_0x5614ffface70;
T_37 ;
    %wait E_0x5614fffd00c0;
    %load/vec4 v0x561500070f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x561500070da0_0, 0, 48;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500070c20_0, 0, 32;
T_37.2 ;
    %load/vec4 v0x561500070c20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_37.3, 5;
    %load/vec4 v0x561500070e60_0;
    %load/vec4 v0x561500070c20_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561500070fc0_0, 0, 32;
T_37.6 ;
    %load/vec4 v0x561500070fc0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_37.7, 5;
    %load/vec4 v0x561500070ce0_0;
    %load/vec4 v0x561500070fc0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x561500070c20_0;
    %muli 3, 0, 32;
    %muli 8, 0, 32;
    %add;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x561500070fc0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x561500070a80_0, 4, 5;
    %load/vec4 v0x561500070660_0;
    %load/vec4 v0x561500070fc0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x561500070fc0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x561500070c20_0;
    %muli 3, 0, 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x561500070da0_0, 4, 5;
    %load/vec4 v0x561500070fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500070fc0_0, 0, 32;
    %jmp T_37.6;
T_37.7 ;
T_37.4 ;
    %load/vec4 v0x561500070c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561500070c20_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5615000015c0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615000711e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561500071280_0, 0, 1;
    %end;
    .thread T_38, $init;
    .scope S_0x5615000015c0;
T_39 ;
    %delay 500000, 0;
    %load/vec4 v0x5615000711e0_0;
    %inv;
    %store/vec4 v0x5615000711e0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5615000015c0;
T_40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561500071280_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561500071280_0, 0, 1;
    %vpi_call/w 3 44 "$monitor", "Hello bitch" {0 0 0};
    %vpi_call/w 3 45 "$dumpfile", "pixelTop.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5615000015c0 {0 0 0};
    %delay 1200000000, 0;
    %vpi_call/w 3 49 "$stop" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "pixelTop_tb.v";
    "pixelTop.v";
    "pixelSensorFsm.v";
    "grayToBinary.v";
    "grayCounter.v";
    "pixelArray.v";
    "pixelSensor.v";
