Simulator report for scan
Sun Dec 29 12:53:33 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 161 nodes    ;
; Simulation Coverage         ;       8.07 % ;
; Total Number of Transitions ; 69999        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; scan.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       8.07 % ;
; Total nodes checked                                 ; 161          ;
; Total output ports checked                          ; 161          ;
; Total output ports with complete 1/0-value coverage ; 13           ;
; Total output ports with no 1/0-value coverage       ; 148          ;
; Total output ports with no 1-value coverage         ; 148          ;
; Total output ports with no 0-value coverage         ; 148          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                          ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |scan|sin1                      ; |scan|sin1                      ; out              ;
; |scan|inst12                    ; |scan|inst12                    ; out0             ;
; |scan|sc2                       ; |scan|sc2                       ; pin_out          ;
; |scan|sc1                       ; |scan|sc1                       ; pin_out          ;
; |scan|74161:inst4|f74161:sub|98 ; |scan|74161:inst4|f74161:sub|98 ; out0             ;
; |scan|74161:inst4|f74161:sub|97 ; |scan|74161:inst4|f74161:sub|97 ; out0             ;
; |scan|74161:inst4|f74161:sub|84 ; |scan|74161:inst4|f74161:sub|84 ; out0             ;
; |scan|74161:inst4|f74161:sub|87 ; |scan|74161:inst4|f74161:sub|87 ; regout           ;
; |scan|74161:inst4|f74161:sub|86 ; |scan|74161:inst4|f74161:sub|86 ; out0             ;
; |scan|74161:inst4|f74161:sub|90 ; |scan|74161:inst4|f74161:sub|90 ; out0             ;
; |scan|74161:inst4|f74161:sub|81 ; |scan|74161:inst4|f74161:sub|81 ; out0             ;
; |scan|74161:inst4|f74161:sub|9  ; |scan|74161:inst4|f74161:sub|9  ; regout           ;
; |scan|74161:inst4|f74161:sub|77 ; |scan|74161:inst4|f74161:sub|77 ; out0             ;
+---------------------------------+---------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                             ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |scan|SA                        ; |scan|SA                        ; pin_out          ;
; |scan|6                         ; |scan|6                         ; out              ;
; |scan|si1                       ; |scan|si1                       ; out              ;
; |scan|si2                       ; |scan|si2                       ; out              ;
; |scan|5                         ; |scan|5                         ; out              ;
; |scan|4                         ; |scan|4                         ; out              ;
; |scan|si3                       ; |scan|si3                       ; out              ;
; |scan|7                         ; |scan|7                         ; out              ;
; |scan|8                         ; |scan|8                         ; out              ;
; |scan|22                        ; |scan|22                        ; out              ;
; |scan|si7                       ; |scan|si7                       ; out              ;
; |scan|si8                       ; |scan|si8                       ; out              ;
; |scan|21                        ; |scan|21                        ; out              ;
; |scan|20                        ; |scan|20                        ; out              ;
; |scan|si9                       ; |scan|si9                       ; out              ;
; |scan|23                        ; |scan|23                        ; out              ;
; |scan|24                        ; |scan|24                        ; out              ;
; |scan|14                        ; |scan|14                        ; out              ;
; |scan|si4                       ; |scan|si4                       ; out              ;
; |scan|si5                       ; |scan|si5                       ; out              ;
; |scan|13                        ; |scan|13                        ; out              ;
; |scan|12                        ; |scan|12                        ; out              ;
; |scan|si6                       ; |scan|si6                       ; out              ;
; |scan|15                        ; |scan|15                        ; out              ;
; |scan|16                        ; |scan|16                        ; out              ;
; |scan|30                        ; |scan|30                        ; out              ;
; |scan|si10                      ; |scan|si10                      ; out              ;
; |scan|si11                      ; |scan|si11                      ; out              ;
; |scan|29                        ; |scan|29                        ; out              ;
; |scan|28                        ; |scan|28                        ; out              ;
; |scan|si12                      ; |scan|si12                      ; out              ;
; |scan|31                        ; |scan|31                        ; out              ;
; |scan|32                        ; |scan|32                        ; out              ;
; |scan|SB                        ; |scan|SB                        ; pin_out          ;
; |scan|SC                        ; |scan|SC                        ; pin_out          ;
; |scan|SD                        ; |scan|SD                        ; pin_out          ;
; |scan|SE                        ; |scan|SE                        ; pin_out          ;
; |scan|SF                        ; |scan|SF                        ; pin_out          ;
; |scan|SG                        ; |scan|SG                        ; pin_out          ;
; |scan|74151:inst3|f74151:sub|81 ; |scan|74151:inst3|f74151:sub|81 ; out0             ;
; |scan|74151:inst3|f74151:sub|79 ; |scan|74151:inst3|f74151:sub|79 ; out0             ;
; |scan|74151:inst3|f74151:sub|78 ; |scan|74151:inst3|f74151:sub|78 ; out0             ;
; |scan|74151:inst3|f74151:sub|71 ; |scan|74151:inst3|f74151:sub|71 ; out0             ;
; |scan|74151:inst3|f74151:sub|67 ; |scan|74151:inst3|f74151:sub|67 ; out0             ;
; |scan|74151:inst3|f74151:sub|59 ; |scan|74151:inst3|f74151:sub|59 ; out0             ;
; |scan|74151:inst3|f74151:sub|60 ; |scan|74151:inst3|f74151:sub|60 ; out0             ;
; |scan|74151:inst3|f74151:sub|72 ; |scan|74151:inst3|f74151:sub|72 ; out0             ;
; |scan|74151:inst3|f74151:sub|68 ; |scan|74151:inst3|f74151:sub|68 ; out0             ;
; |scan|74151:inst3|f74151:sub|61 ; |scan|74151:inst3|f74151:sub|61 ; out0             ;
; |scan|74151:inst3|f74151:sub|62 ; |scan|74151:inst3|f74151:sub|62 ; out0             ;
; |scan|74151:inst3|f74151:sub|83 ; |scan|74151:inst3|f74151:sub|83 ; out0             ;
; |scan|74151:inst3|f74151:sub|77 ; |scan|74151:inst3|f74151:sub|77 ; out0             ;
; |scan|74151:inst3|f74151:sub|73 ; |scan|74151:inst3|f74151:sub|73 ; out0             ;
; |scan|74151:inst3|f74151:sub|69 ; |scan|74151:inst3|f74151:sub|69 ; out0             ;
; |scan|74151:inst3|f74151:sub|63 ; |scan|74151:inst3|f74151:sub|63 ; out0             ;
; |scan|74151:inst3|f74151:sub|64 ; |scan|74151:inst3|f74151:sub|64 ; out0             ;
; |scan|74151:inst3|f74151:sub|74 ; |scan|74151:inst3|f74151:sub|74 ; out0             ;
; |scan|74151:inst3|f74151:sub|70 ; |scan|74151:inst3|f74151:sub|70 ; out0             ;
; |scan|74151:inst3|f74151:sub|65 ; |scan|74151:inst3|f74151:sub|65 ; out0             ;
; |scan|74151:inst3|f74151:sub|66 ; |scan|74151:inst3|f74151:sub|66 ; out0             ;
; |scan|74151:inst1|f74151:sub|81 ; |scan|74151:inst1|f74151:sub|81 ; out0             ;
; |scan|74151:inst1|f74151:sub|79 ; |scan|74151:inst1|f74151:sub|79 ; out0             ;
; |scan|74151:inst1|f74151:sub|78 ; |scan|74151:inst1|f74151:sub|78 ; out0             ;
; |scan|74151:inst1|f74151:sub|71 ; |scan|74151:inst1|f74151:sub|71 ; out0             ;
; |scan|74151:inst1|f74151:sub|67 ; |scan|74151:inst1|f74151:sub|67 ; out0             ;
; |scan|74151:inst1|f74151:sub|59 ; |scan|74151:inst1|f74151:sub|59 ; out0             ;
; |scan|74151:inst1|f74151:sub|60 ; |scan|74151:inst1|f74151:sub|60 ; out0             ;
; |scan|74151:inst1|f74151:sub|72 ; |scan|74151:inst1|f74151:sub|72 ; out0             ;
; |scan|74151:inst1|f74151:sub|68 ; |scan|74151:inst1|f74151:sub|68 ; out0             ;
; |scan|74151:inst1|f74151:sub|61 ; |scan|74151:inst1|f74151:sub|61 ; out0             ;
; |scan|74151:inst1|f74151:sub|62 ; |scan|74151:inst1|f74151:sub|62 ; out0             ;
; |scan|74151:inst1|f74151:sub|83 ; |scan|74151:inst1|f74151:sub|83 ; out0             ;
; |scan|74151:inst1|f74151:sub|77 ; |scan|74151:inst1|f74151:sub|77 ; out0             ;
; |scan|74151:inst1|f74151:sub|73 ; |scan|74151:inst1|f74151:sub|73 ; out0             ;
; |scan|74151:inst1|f74151:sub|69 ; |scan|74151:inst1|f74151:sub|69 ; out0             ;
; |scan|74151:inst1|f74151:sub|63 ; |scan|74151:inst1|f74151:sub|63 ; out0             ;
; |scan|74151:inst1|f74151:sub|64 ; |scan|74151:inst1|f74151:sub|64 ; out0             ;
; |scan|74151:inst1|f74151:sub|74 ; |scan|74151:inst1|f74151:sub|74 ; out0             ;
; |scan|74151:inst1|f74151:sub|70 ; |scan|74151:inst1|f74151:sub|70 ; out0             ;
; |scan|74151:inst1|f74151:sub|65 ; |scan|74151:inst1|f74151:sub|65 ; out0             ;
; |scan|74151:inst1|f74151:sub|66 ; |scan|74151:inst1|f74151:sub|66 ; out0             ;
; |scan|74151:inst2|f74151:sub|81 ; |scan|74151:inst2|f74151:sub|81 ; out0             ;
; |scan|74151:inst2|f74151:sub|79 ; |scan|74151:inst2|f74151:sub|79 ; out0             ;
; |scan|74151:inst2|f74151:sub|78 ; |scan|74151:inst2|f74151:sub|78 ; out0             ;
; |scan|74151:inst2|f74151:sub|71 ; |scan|74151:inst2|f74151:sub|71 ; out0             ;
; |scan|74151:inst2|f74151:sub|67 ; |scan|74151:inst2|f74151:sub|67 ; out0             ;
; |scan|74151:inst2|f74151:sub|59 ; |scan|74151:inst2|f74151:sub|59 ; out0             ;
; |scan|74151:inst2|f74151:sub|60 ; |scan|74151:inst2|f74151:sub|60 ; out0             ;
; |scan|74151:inst2|f74151:sub|72 ; |scan|74151:inst2|f74151:sub|72 ; out0             ;
; |scan|74151:inst2|f74151:sub|68 ; |scan|74151:inst2|f74151:sub|68 ; out0             ;
; |scan|74151:inst2|f74151:sub|61 ; |scan|74151:inst2|f74151:sub|61 ; out0             ;
; |scan|74151:inst2|f74151:sub|62 ; |scan|74151:inst2|f74151:sub|62 ; out0             ;
; |scan|74151:inst2|f74151:sub|83 ; |scan|74151:inst2|f74151:sub|83 ; out0             ;
; |scan|74151:inst2|f74151:sub|77 ; |scan|74151:inst2|f74151:sub|77 ; out0             ;
; |scan|74151:inst2|f74151:sub|73 ; |scan|74151:inst2|f74151:sub|73 ; out0             ;
; |scan|74151:inst2|f74151:sub|69 ; |scan|74151:inst2|f74151:sub|69 ; out0             ;
; |scan|74151:inst2|f74151:sub|63 ; |scan|74151:inst2|f74151:sub|63 ; out0             ;
; |scan|74151:inst2|f74151:sub|64 ; |scan|74151:inst2|f74151:sub|64 ; out0             ;
; |scan|74151:inst2|f74151:sub|74 ; |scan|74151:inst2|f74151:sub|74 ; out0             ;
; |scan|74151:inst2|f74151:sub|70 ; |scan|74151:inst2|f74151:sub|70 ; out0             ;
; |scan|74151:inst2|f74151:sub|65 ; |scan|74151:inst2|f74151:sub|65 ; out0             ;
; |scan|74151:inst2|f74151:sub|66 ; |scan|74151:inst2|f74151:sub|66 ; out0             ;
; |scan|74161:inst4|f74161:sub|99 ; |scan|74161:inst4|f74161:sub|99 ; regout           ;
; |scan|74151:inst|f74151:sub|81  ; |scan|74151:inst|f74151:sub|81  ; out0             ;
; |scan|74151:inst|f74151:sub|79  ; |scan|74151:inst|f74151:sub|79  ; out0             ;
; |scan|74151:inst|f74151:sub|78  ; |scan|74151:inst|f74151:sub|78  ; out0             ;
; |scan|74151:inst|f74151:sub|71  ; |scan|74151:inst|f74151:sub|71  ; out0             ;
; |scan|74151:inst|f74151:sub|67  ; |scan|74151:inst|f74151:sub|67  ; out0             ;
; |scan|74151:inst|f74151:sub|59  ; |scan|74151:inst|f74151:sub|59  ; out0             ;
; |scan|74151:inst|f74151:sub|60  ; |scan|74151:inst|f74151:sub|60  ; out0             ;
; |scan|74151:inst|f74151:sub|72  ; |scan|74151:inst|f74151:sub|72  ; out0             ;
; |scan|74151:inst|f74151:sub|68  ; |scan|74151:inst|f74151:sub|68  ; out0             ;
; |scan|74151:inst|f74151:sub|61  ; |scan|74151:inst|f74151:sub|61  ; out0             ;
; |scan|74151:inst|f74151:sub|62  ; |scan|74151:inst|f74151:sub|62  ; out0             ;
; |scan|74151:inst|f74151:sub|83  ; |scan|74151:inst|f74151:sub|83  ; out0             ;
; |scan|74151:inst|f74151:sub|77  ; |scan|74151:inst|f74151:sub|77  ; out0             ;
; |scan|74151:inst|f74151:sub|73  ; |scan|74151:inst|f74151:sub|73  ; out0             ;
; |scan|74151:inst|f74151:sub|69  ; |scan|74151:inst|f74151:sub|69  ; out0             ;
; |scan|74151:inst|f74151:sub|63  ; |scan|74151:inst|f74151:sub|63  ; out0             ;
; |scan|74151:inst|f74151:sub|64  ; |scan|74151:inst|f74151:sub|64  ; out0             ;
; |scan|74151:inst|f74151:sub|74  ; |scan|74151:inst|f74151:sub|74  ; out0             ;
; |scan|74151:inst|f74151:sub|70  ; |scan|74151:inst|f74151:sub|70  ; out0             ;
; |scan|74151:inst|f74151:sub|65  ; |scan|74151:inst|f74151:sub|65  ; out0             ;
; |scan|74151:inst|f74151:sub|66  ; |scan|74151:inst|f74151:sub|66  ; out0             ;
; |scan|7449:inst5|33             ; |scan|7449:inst5|33             ; out0             ;
; |scan|7449:inst5|46             ; |scan|7449:inst5|46             ; out0             ;
; |scan|7449:inst5|45             ; |scan|7449:inst5|45             ; out0             ;
; |scan|7449:inst5|37             ; |scan|7449:inst5|37             ; out0             ;
; |scan|7449:inst5|29             ; |scan|7449:inst5|29             ; out0             ;
; |scan|7449:inst5|47             ; |scan|7449:inst5|47             ; out0             ;
; |scan|7449:inst5|30             ; |scan|7449:inst5|30             ; out0             ;
; |scan|7449:inst5|32             ; |scan|7449:inst5|32             ; out0             ;
; |scan|7449:inst5|28             ; |scan|7449:inst5|28             ; out0             ;
; |scan|7449:inst5|36             ; |scan|7449:inst5|36             ; out0             ;
; |scan|7449:inst5|50             ; |scan|7449:inst5|50             ; out0             ;
; |scan|7449:inst5|48             ; |scan|7449:inst5|48             ; out0             ;
; |scan|7449:inst5|49             ; |scan|7449:inst5|49             ; out0             ;
; |scan|7449:inst5|31             ; |scan|7449:inst5|31             ; out0             ;
; |scan|7449:inst5|27             ; |scan|7449:inst5|27             ; out0             ;
; |scan|7449:inst5|51             ; |scan|7449:inst5|51             ; out0             ;
; |scan|7449:inst5|35             ; |scan|7449:inst5|35             ; out0             ;
; |scan|7449:inst5|26             ; |scan|7449:inst5|26             ; out0             ;
; |scan|7449:inst5|52             ; |scan|7449:inst5|52             ; out0             ;
; |scan|7449:inst5|53             ; |scan|7449:inst5|53             ; out0             ;
; |scan|7449:inst5|34             ; |scan|7449:inst5|34             ; out0             ;
; |scan|7449:inst5|24             ; |scan|7449:inst5|24             ; out0             ;
; |scan|7449:inst5|1              ; |scan|7449:inst5|1              ; out0             ;
; |scan|7449:inst5|25             ; |scan|7449:inst5|25             ; out0             ;
+---------------------------------+---------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                             ;
+---------------------------------+---------------------------------+------------------+
; Node Name                       ; Output Port Name                ; Output Port Type ;
+---------------------------------+---------------------------------+------------------+
; |scan|SA                        ; |scan|SA                        ; pin_out          ;
; |scan|6                         ; |scan|6                         ; out              ;
; |scan|si1                       ; |scan|si1                       ; out              ;
; |scan|si2                       ; |scan|si2                       ; out              ;
; |scan|5                         ; |scan|5                         ; out              ;
; |scan|4                         ; |scan|4                         ; out              ;
; |scan|si3                       ; |scan|si3                       ; out              ;
; |scan|7                         ; |scan|7                         ; out              ;
; |scan|8                         ; |scan|8                         ; out              ;
; |scan|22                        ; |scan|22                        ; out              ;
; |scan|si7                       ; |scan|si7                       ; out              ;
; |scan|si8                       ; |scan|si8                       ; out              ;
; |scan|21                        ; |scan|21                        ; out              ;
; |scan|20                        ; |scan|20                        ; out              ;
; |scan|si9                       ; |scan|si9                       ; out              ;
; |scan|23                        ; |scan|23                        ; out              ;
; |scan|24                        ; |scan|24                        ; out              ;
; |scan|14                        ; |scan|14                        ; out              ;
; |scan|si4                       ; |scan|si4                       ; out              ;
; |scan|si5                       ; |scan|si5                       ; out              ;
; |scan|13                        ; |scan|13                        ; out              ;
; |scan|12                        ; |scan|12                        ; out              ;
; |scan|si6                       ; |scan|si6                       ; out              ;
; |scan|15                        ; |scan|15                        ; out              ;
; |scan|16                        ; |scan|16                        ; out              ;
; |scan|30                        ; |scan|30                        ; out              ;
; |scan|si10                      ; |scan|si10                      ; out              ;
; |scan|si11                      ; |scan|si11                      ; out              ;
; |scan|29                        ; |scan|29                        ; out              ;
; |scan|28                        ; |scan|28                        ; out              ;
; |scan|si12                      ; |scan|si12                      ; out              ;
; |scan|31                        ; |scan|31                        ; out              ;
; |scan|32                        ; |scan|32                        ; out              ;
; |scan|SB                        ; |scan|SB                        ; pin_out          ;
; |scan|SC                        ; |scan|SC                        ; pin_out          ;
; |scan|SD                        ; |scan|SD                        ; pin_out          ;
; |scan|SE                        ; |scan|SE                        ; pin_out          ;
; |scan|SF                        ; |scan|SF                        ; pin_out          ;
; |scan|SG                        ; |scan|SG                        ; pin_out          ;
; |scan|74151:inst3|f74151:sub|81 ; |scan|74151:inst3|f74151:sub|81 ; out0             ;
; |scan|74151:inst3|f74151:sub|79 ; |scan|74151:inst3|f74151:sub|79 ; out0             ;
; |scan|74151:inst3|f74151:sub|78 ; |scan|74151:inst3|f74151:sub|78 ; out0             ;
; |scan|74151:inst3|f74151:sub|71 ; |scan|74151:inst3|f74151:sub|71 ; out0             ;
; |scan|74151:inst3|f74151:sub|67 ; |scan|74151:inst3|f74151:sub|67 ; out0             ;
; |scan|74151:inst3|f74151:sub|59 ; |scan|74151:inst3|f74151:sub|59 ; out0             ;
; |scan|74151:inst3|f74151:sub|60 ; |scan|74151:inst3|f74151:sub|60 ; out0             ;
; |scan|74151:inst3|f74151:sub|72 ; |scan|74151:inst3|f74151:sub|72 ; out0             ;
; |scan|74151:inst3|f74151:sub|68 ; |scan|74151:inst3|f74151:sub|68 ; out0             ;
; |scan|74151:inst3|f74151:sub|61 ; |scan|74151:inst3|f74151:sub|61 ; out0             ;
; |scan|74151:inst3|f74151:sub|62 ; |scan|74151:inst3|f74151:sub|62 ; out0             ;
; |scan|74151:inst3|f74151:sub|83 ; |scan|74151:inst3|f74151:sub|83 ; out0             ;
; |scan|74151:inst3|f74151:sub|77 ; |scan|74151:inst3|f74151:sub|77 ; out0             ;
; |scan|74151:inst3|f74151:sub|73 ; |scan|74151:inst3|f74151:sub|73 ; out0             ;
; |scan|74151:inst3|f74151:sub|69 ; |scan|74151:inst3|f74151:sub|69 ; out0             ;
; |scan|74151:inst3|f74151:sub|63 ; |scan|74151:inst3|f74151:sub|63 ; out0             ;
; |scan|74151:inst3|f74151:sub|64 ; |scan|74151:inst3|f74151:sub|64 ; out0             ;
; |scan|74151:inst3|f74151:sub|74 ; |scan|74151:inst3|f74151:sub|74 ; out0             ;
; |scan|74151:inst3|f74151:sub|70 ; |scan|74151:inst3|f74151:sub|70 ; out0             ;
; |scan|74151:inst3|f74151:sub|65 ; |scan|74151:inst3|f74151:sub|65 ; out0             ;
; |scan|74151:inst3|f74151:sub|66 ; |scan|74151:inst3|f74151:sub|66 ; out0             ;
; |scan|74151:inst1|f74151:sub|81 ; |scan|74151:inst1|f74151:sub|81 ; out0             ;
; |scan|74151:inst1|f74151:sub|79 ; |scan|74151:inst1|f74151:sub|79 ; out0             ;
; |scan|74151:inst1|f74151:sub|78 ; |scan|74151:inst1|f74151:sub|78 ; out0             ;
; |scan|74151:inst1|f74151:sub|71 ; |scan|74151:inst1|f74151:sub|71 ; out0             ;
; |scan|74151:inst1|f74151:sub|67 ; |scan|74151:inst1|f74151:sub|67 ; out0             ;
; |scan|74151:inst1|f74151:sub|59 ; |scan|74151:inst1|f74151:sub|59 ; out0             ;
; |scan|74151:inst1|f74151:sub|60 ; |scan|74151:inst1|f74151:sub|60 ; out0             ;
; |scan|74151:inst1|f74151:sub|72 ; |scan|74151:inst1|f74151:sub|72 ; out0             ;
; |scan|74151:inst1|f74151:sub|68 ; |scan|74151:inst1|f74151:sub|68 ; out0             ;
; |scan|74151:inst1|f74151:sub|61 ; |scan|74151:inst1|f74151:sub|61 ; out0             ;
; |scan|74151:inst1|f74151:sub|62 ; |scan|74151:inst1|f74151:sub|62 ; out0             ;
; |scan|74151:inst1|f74151:sub|83 ; |scan|74151:inst1|f74151:sub|83 ; out0             ;
; |scan|74151:inst1|f74151:sub|77 ; |scan|74151:inst1|f74151:sub|77 ; out0             ;
; |scan|74151:inst1|f74151:sub|73 ; |scan|74151:inst1|f74151:sub|73 ; out0             ;
; |scan|74151:inst1|f74151:sub|69 ; |scan|74151:inst1|f74151:sub|69 ; out0             ;
; |scan|74151:inst1|f74151:sub|63 ; |scan|74151:inst1|f74151:sub|63 ; out0             ;
; |scan|74151:inst1|f74151:sub|64 ; |scan|74151:inst1|f74151:sub|64 ; out0             ;
; |scan|74151:inst1|f74151:sub|74 ; |scan|74151:inst1|f74151:sub|74 ; out0             ;
; |scan|74151:inst1|f74151:sub|70 ; |scan|74151:inst1|f74151:sub|70 ; out0             ;
; |scan|74151:inst1|f74151:sub|65 ; |scan|74151:inst1|f74151:sub|65 ; out0             ;
; |scan|74151:inst1|f74151:sub|66 ; |scan|74151:inst1|f74151:sub|66 ; out0             ;
; |scan|74151:inst2|f74151:sub|81 ; |scan|74151:inst2|f74151:sub|81 ; out0             ;
; |scan|74151:inst2|f74151:sub|79 ; |scan|74151:inst2|f74151:sub|79 ; out0             ;
; |scan|74151:inst2|f74151:sub|78 ; |scan|74151:inst2|f74151:sub|78 ; out0             ;
; |scan|74151:inst2|f74151:sub|71 ; |scan|74151:inst2|f74151:sub|71 ; out0             ;
; |scan|74151:inst2|f74151:sub|67 ; |scan|74151:inst2|f74151:sub|67 ; out0             ;
; |scan|74151:inst2|f74151:sub|59 ; |scan|74151:inst2|f74151:sub|59 ; out0             ;
; |scan|74151:inst2|f74151:sub|60 ; |scan|74151:inst2|f74151:sub|60 ; out0             ;
; |scan|74151:inst2|f74151:sub|72 ; |scan|74151:inst2|f74151:sub|72 ; out0             ;
; |scan|74151:inst2|f74151:sub|68 ; |scan|74151:inst2|f74151:sub|68 ; out0             ;
; |scan|74151:inst2|f74151:sub|61 ; |scan|74151:inst2|f74151:sub|61 ; out0             ;
; |scan|74151:inst2|f74151:sub|62 ; |scan|74151:inst2|f74151:sub|62 ; out0             ;
; |scan|74151:inst2|f74151:sub|83 ; |scan|74151:inst2|f74151:sub|83 ; out0             ;
; |scan|74151:inst2|f74151:sub|77 ; |scan|74151:inst2|f74151:sub|77 ; out0             ;
; |scan|74151:inst2|f74151:sub|73 ; |scan|74151:inst2|f74151:sub|73 ; out0             ;
; |scan|74151:inst2|f74151:sub|69 ; |scan|74151:inst2|f74151:sub|69 ; out0             ;
; |scan|74151:inst2|f74151:sub|63 ; |scan|74151:inst2|f74151:sub|63 ; out0             ;
; |scan|74151:inst2|f74151:sub|64 ; |scan|74151:inst2|f74151:sub|64 ; out0             ;
; |scan|74151:inst2|f74151:sub|74 ; |scan|74151:inst2|f74151:sub|74 ; out0             ;
; |scan|74151:inst2|f74151:sub|70 ; |scan|74151:inst2|f74151:sub|70 ; out0             ;
; |scan|74151:inst2|f74151:sub|65 ; |scan|74151:inst2|f74151:sub|65 ; out0             ;
; |scan|74151:inst2|f74151:sub|66 ; |scan|74151:inst2|f74151:sub|66 ; out0             ;
; |scan|74161:inst4|f74161:sub|99 ; |scan|74161:inst4|f74161:sub|99 ; regout           ;
; |scan|74151:inst|f74151:sub|81  ; |scan|74151:inst|f74151:sub|81  ; out0             ;
; |scan|74151:inst|f74151:sub|79  ; |scan|74151:inst|f74151:sub|79  ; out0             ;
; |scan|74151:inst|f74151:sub|78  ; |scan|74151:inst|f74151:sub|78  ; out0             ;
; |scan|74151:inst|f74151:sub|71  ; |scan|74151:inst|f74151:sub|71  ; out0             ;
; |scan|74151:inst|f74151:sub|67  ; |scan|74151:inst|f74151:sub|67  ; out0             ;
; |scan|74151:inst|f74151:sub|59  ; |scan|74151:inst|f74151:sub|59  ; out0             ;
; |scan|74151:inst|f74151:sub|60  ; |scan|74151:inst|f74151:sub|60  ; out0             ;
; |scan|74151:inst|f74151:sub|72  ; |scan|74151:inst|f74151:sub|72  ; out0             ;
; |scan|74151:inst|f74151:sub|68  ; |scan|74151:inst|f74151:sub|68  ; out0             ;
; |scan|74151:inst|f74151:sub|61  ; |scan|74151:inst|f74151:sub|61  ; out0             ;
; |scan|74151:inst|f74151:sub|62  ; |scan|74151:inst|f74151:sub|62  ; out0             ;
; |scan|74151:inst|f74151:sub|83  ; |scan|74151:inst|f74151:sub|83  ; out0             ;
; |scan|74151:inst|f74151:sub|77  ; |scan|74151:inst|f74151:sub|77  ; out0             ;
; |scan|74151:inst|f74151:sub|73  ; |scan|74151:inst|f74151:sub|73  ; out0             ;
; |scan|74151:inst|f74151:sub|69  ; |scan|74151:inst|f74151:sub|69  ; out0             ;
; |scan|74151:inst|f74151:sub|63  ; |scan|74151:inst|f74151:sub|63  ; out0             ;
; |scan|74151:inst|f74151:sub|64  ; |scan|74151:inst|f74151:sub|64  ; out0             ;
; |scan|74151:inst|f74151:sub|74  ; |scan|74151:inst|f74151:sub|74  ; out0             ;
; |scan|74151:inst|f74151:sub|70  ; |scan|74151:inst|f74151:sub|70  ; out0             ;
; |scan|74151:inst|f74151:sub|65  ; |scan|74151:inst|f74151:sub|65  ; out0             ;
; |scan|74151:inst|f74151:sub|66  ; |scan|74151:inst|f74151:sub|66  ; out0             ;
; |scan|7449:inst5|33             ; |scan|7449:inst5|33             ; out0             ;
; |scan|7449:inst5|46             ; |scan|7449:inst5|46             ; out0             ;
; |scan|7449:inst5|45             ; |scan|7449:inst5|45             ; out0             ;
; |scan|7449:inst5|37             ; |scan|7449:inst5|37             ; out0             ;
; |scan|7449:inst5|29             ; |scan|7449:inst5|29             ; out0             ;
; |scan|7449:inst5|47             ; |scan|7449:inst5|47             ; out0             ;
; |scan|7449:inst5|30             ; |scan|7449:inst5|30             ; out0             ;
; |scan|7449:inst5|32             ; |scan|7449:inst5|32             ; out0             ;
; |scan|7449:inst5|28             ; |scan|7449:inst5|28             ; out0             ;
; |scan|7449:inst5|36             ; |scan|7449:inst5|36             ; out0             ;
; |scan|7449:inst5|50             ; |scan|7449:inst5|50             ; out0             ;
; |scan|7449:inst5|48             ; |scan|7449:inst5|48             ; out0             ;
; |scan|7449:inst5|49             ; |scan|7449:inst5|49             ; out0             ;
; |scan|7449:inst5|31             ; |scan|7449:inst5|31             ; out0             ;
; |scan|7449:inst5|27             ; |scan|7449:inst5|27             ; out0             ;
; |scan|7449:inst5|51             ; |scan|7449:inst5|51             ; out0             ;
; |scan|7449:inst5|35             ; |scan|7449:inst5|35             ; out0             ;
; |scan|7449:inst5|26             ; |scan|7449:inst5|26             ; out0             ;
; |scan|7449:inst5|52             ; |scan|7449:inst5|52             ; out0             ;
; |scan|7449:inst5|53             ; |scan|7449:inst5|53             ; out0             ;
; |scan|7449:inst5|34             ; |scan|7449:inst5|34             ; out0             ;
; |scan|7449:inst5|24             ; |scan|7449:inst5|24             ; out0             ;
; |scan|7449:inst5|1              ; |scan|7449:inst5|1              ; out0             ;
; |scan|7449:inst5|25             ; |scan|7449:inst5|25             ; out0             ;
+---------------------------------+---------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Dec 29 12:53:33 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off scan -c scan
Info: Using vector source file "E:/scan/scan.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       8.07 %
Info: Number of transitions in simulation is 69999
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Sun Dec 29 12:53:33 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


