// Seed: 150414012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_9;
  wire  id_10 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output tri id_2
);
  logic id_4, id_5;
  always @(posedge {1 - id_0, id_4 - id_1, id_4, id_1, 1, $display((id_0), 1), id_5}) id_5 <= 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
