{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754069610471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754069610472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 14:33:30 2025 " "Processing started: Fri Aug  1 14:33:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754069610472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069610472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verificarsenha -c verificarsenha " "Command: quartus_map --read_settings_files=on --write_settings_files=off verificarsenha -c verificarsenha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069610472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754069611194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754069611194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auxiliar.sv(174) " "Verilog HDL information at auxiliar.sv(174): always construct contains both blocking and non-blocking assignments" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1754069624945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxiliar.sv 4 4 " "Found 4 design units, including 4 entities, in source file auxiliar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 montar_pin " "Found entity 1: montar_pin" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754069624947 ""} { "Info" "ISGN_ENTITY_NAME" "2 verificar_senha " "Found entity 2: verificar_senha" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754069624947 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq " "Found entity 3: divfreq" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754069624947 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCDto7SEGMENT " "Found entity 4: BCDto7SEGMENT" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/auxiliar.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754069624947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069624947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/DE1_SOC_golden_top.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754069624950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069624950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10 DE1_SOC_golden_top.sv(280) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.sv(280): created implicit net for \"clk_10\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/DE1_SOC_golden_top.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754069624951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SOC_golden_top.sv(320) " "Verilog HDL Instantiation warning at DE1_SOC_golden_top.sv(320): instance has no name" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/DE1_SOC_golden_top.sv" 320 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1754069624954 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_setup DE1_SOC_golden_top.sv(322) " "Verilog HDL error at DE1_SOC_golden_top.sv(322): object \"data_setup\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/DE1_SOC_golden_top.sv" 322 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1754069624955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/output_files/verificarsenha.map.smsg " "Generated suppressed messages file D:/Users/202311250013/Documents/fpga-doorlock-system/testes/verificarsenha/output_files/verificarsenha.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069624992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754069625109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug  1 14:33:45 2025 " "Processing ended: Fri Aug  1 14:33:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754069625109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754069625109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754069625109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754069625109 ""}
