

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Fri Jun 17 13:16:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  3.075 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      212|  8.480 us|  8.480 us|  212|  212|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrix_mult_Pipeline_VITIS_LOOP_88_1_fu_26  |matrix_mult_Pipeline_VITIS_LOOP_88_1  |       66|       66|  2.640 us|  2.640 us|   66|   66|       no|
        |grp_matrix_mult_Pipeline_VITIS_LOOP_94_2_fu_34  |matrix_mult_Pipeline_VITIS_LOOP_94_2  |      142|      142|  5.680 us|  5.680 us|  142|  142|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    64|     796|     818|    -|
|Memory           |        7|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     167|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|    64|     804|     987|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_matrix_mult_Pipeline_VITIS_LOOP_88_1_fu_26  |matrix_mult_Pipeline_VITIS_LOOP_88_1  |        0|   0|   16|   74|    0|
    |grp_matrix_mult_Pipeline_VITIS_LOOP_94_2_fu_34  |matrix_mult_Pipeline_VITIS_LOOP_94_2  |        0|  64|  780|  744|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|  64|  796|  818|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Q_TEMP_V_U  |matrix_mult_Q_TEMP_V_RAM_1WNR_AUTO_1R1W  |        7|  0|   0|    0|    64|   16|     1|         1024|
    +------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                         |        7|  0|   0|    0|    64|   16|     1|         1024|
    +------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |MULQ_out_write     |   9|          2|    1|          2|
    |Q_TEMP_V_address0  |  14|          3|    6|         18|
    |Q_TEMP_V_ce0       |  14|          3|    1|          3|
    |Q_TEMP_V_ce1       |   9|          2|    1|          2|
    |Q_TEMP_V_ce2       |   9|          2|    1|          2|
    |Q_TEMP_V_ce3       |   9|          2|    1|          2|
    |Q_TEMP_V_ce4       |   9|          2|    1|          2|
    |Q_TEMP_V_ce5       |   9|          2|    1|          2|
    |Q_TEMP_V_ce6       |   9|          2|    1|          2|
    |Q_TEMP_V_ce7       |   9|          2|    1|          2|
    |Q_TEMP_V_we0       |   9|          2|    1|          2|
    |Q_read             |   9|          2|    1|          2|
    |ap_NS_fsm          |  31|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |noise_out_read     |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 167|         36|   20|         51|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  5|   0|    5|          0|
    |ap_done_reg                                                  |  1|   0|    1|          0|
    |grp_matrix_mult_Pipeline_VITIS_LOOP_88_1_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |grp_matrix_mult_Pipeline_VITIS_LOOP_94_2_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  8|   0|    8|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|Q_dout             |   in|   16|     ap_fifo|             Q|       pointer|
|Q_empty_n          |   in|    1|     ap_fifo|             Q|       pointer|
|Q_read             |  out|    1|     ap_fifo|             Q|       pointer|
|noise_out_dout     |   in|   16|     ap_fifo|     noise_out|       pointer|
|noise_out_empty_n  |   in|    1|     ap_fifo|     noise_out|       pointer|
|noise_out_read     |  out|    1|     ap_fifo|     noise_out|       pointer|
|MULQ_out_din       |  out|   16|     ap_fifo|      MULQ_out|       pointer|
|MULQ_out_full_n    |   in|    1|     ap_fifo|      MULQ_out|       pointer|
|MULQ_out_write     |  out|    1|     ap_fifo|      MULQ_out|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

