<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>libsimdpp: Operations: transpose matrices consisting of</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="main">
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libsimdpp
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Operations: transpose matrices consisting of</div>  </div>
</div><!--header-->
<div class="contents">

<p>several vectors  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga70e8935aacb11aca38543fb04c8b7e6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga70e8935aacb11aca38543fb04c8b7e6d">simdpp::transpose2</a> (uint16x8 &amp;a0, uint16x8 &amp;a1)</td></tr>
<tr class="memdesc:ga70e8935aacb11aca38543fb04c8b7e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 2x2 16-bit matrices within two int16x8 vectors.  <a href="#ga70e8935aacb11aca38543fb04c8b7e6d">More...</a><br/></td></tr>
<tr class="separator:ga70e8935aacb11aca38543fb04c8b7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae313988174bfeaa378a22542be53d352"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gae313988174bfeaa378a22542be53d352">simdpp::transpose2</a> (int16x8 &amp;a0, int16x8 &amp;a1)</td></tr>
<tr class="separator:gae313988174bfeaa378a22542be53d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeec4095c328a20e7ba9b05ea22df792"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gaeeec4095c328a20e7ba9b05ea22df792">simdpp::transpose2</a> (uint16x16 &amp;a0, uint16x16 &amp;a1)</td></tr>
<tr class="separator:gaeeec4095c328a20e7ba9b05ea22df792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dfaf749010bfdcdb6c91618de87d6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga13dfaf749010bfdcdb6c91618de87d6b">simdpp::transpose2</a> (int16x16 &amp;a0, int16x16 &amp;a1)</td></tr>
<tr class="separator:ga13dfaf749010bfdcdb6c91618de87d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d294796f2ecda646bb33da6fabf191"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gac0d294796f2ecda646bb33da6fabf191">simdpp::transpose8</a> (uint8x16 &amp;a0, uint8x16 &amp;a1, uint8x16 &amp;a2, uint8x16 &amp;a3, uint8x16 &amp;a4, uint8x16 &amp;a5, uint8x16 &amp;a6, uint8x16 &amp;a7)</td></tr>
<tr class="memdesc:gac0d294796f2ecda646bb33da6fabf191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 8x8 8-bit matrices within eight int8x16 vectors.  <a href="#gac0d294796f2ecda646bb33da6fabf191">More...</a><br/></td></tr>
<tr class="separator:gac0d294796f2ecda646bb33da6fabf191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1227cb9ac8b340b48d28a2826d0573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga3d1227cb9ac8b340b48d28a2826d0573">simdpp::transpose8</a> (int8x16 &amp;a0, int8x16 &amp;a1, int8x16 &amp;a2, int8x16 &amp;a3, int8x16 &amp;a4, int8x16 &amp;a5, int8x16 &amp;a6, int8x16 &amp;a7)</td></tr>
<tr class="separator:ga3d1227cb9ac8b340b48d28a2826d0573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97cf05409b2cb30e3fac0f725ecd5a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gaa97cf05409b2cb30e3fac0f725ecd5a4">simdpp::transpose8</a> (uint8x32 &amp;a0, uint8x32 &amp;a1, uint8x32 &amp;a2, uint8x32 &amp;a3, uint8x32 &amp;a4, uint8x32 &amp;a5, uint8x32 &amp;a6, uint8x32 &amp;a7)</td></tr>
<tr class="separator:gaa97cf05409b2cb30e3fac0f725ecd5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffbcc38e033032fee83fb8c464cdbae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga5ffbcc38e033032fee83fb8c464cdbae">simdpp::transpose8</a> (int8x32 &amp;a0, int8x32 &amp;a1, int8x32 &amp;a2, int8x32 &amp;a3, int8x32 &amp;a4, int8x32 &amp;a5, int8x32 &amp;a6, int8x32 &amp;a7)</td></tr>
<tr class="separator:ga5ffbcc38e033032fee83fb8c464cdbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c4ddfb3718c3950e590a8560fa1303"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gae9c4ddfb3718c3950e590a8560fa1303">simdpp::transpose2</a> (uint32x4 &amp;a0, uint32x4 &amp;a1)</td></tr>
<tr class="memdesc:gae9c4ddfb3718c3950e590a8560fa1303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two int32x4 vectors.  <a href="#gae9c4ddfb3718c3950e590a8560fa1303">More...</a><br/></td></tr>
<tr class="separator:gae9c4ddfb3718c3950e590a8560fa1303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3784daf432503a9aa5c6338b5740770a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga3784daf432503a9aa5c6338b5740770a">simdpp::transpose2</a> (int32x4 &amp;a0, int32x4 &amp;a1)</td></tr>
<tr class="memdesc:ga3784daf432503a9aa5c6338b5740770a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two int32x4 vectors.  <a href="#ga3784daf432503a9aa5c6338b5740770a">More...</a><br/></td></tr>
<tr class="separator:ga3784daf432503a9aa5c6338b5740770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f0bc8967ec16590ae5b1e8e87c95ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga24f0bc8967ec16590ae5b1e8e87c95ca">simdpp::transpose2</a> (uint32x8 &amp;a0, uint32x8 &amp;a1)</td></tr>
<tr class="memdesc:ga24f0bc8967ec16590ae5b1e8e87c95ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two int32x4 vectors.  <a href="#ga24f0bc8967ec16590ae5b1e8e87c95ca">More...</a><br/></td></tr>
<tr class="separator:ga24f0bc8967ec16590ae5b1e8e87c95ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabd298b232d28c39a2afab5b5665b9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gadabd298b232d28c39a2afab5b5665b9e">simdpp::transpose2</a> (int32x8 &amp;a0, int32x8 &amp;a1)</td></tr>
<tr class="memdesc:gadabd298b232d28c39a2afab5b5665b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two int32x4 vectors.  <a href="#gadabd298b232d28c39a2afab5b5665b9e">More...</a><br/></td></tr>
<tr class="separator:gadabd298b232d28c39a2afab5b5665b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3820662e53edcd9b0cf43b5274517c34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga3820662e53edcd9b0cf43b5274517c34">simdpp::transpose2</a> (uint64x2 &amp;a0, uint64x2 &amp;a1)</td></tr>
<tr class="memdesc:ga3820662e53edcd9b0cf43b5274517c34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#ga3820662e53edcd9b0cf43b5274517c34">More...</a><br/></td></tr>
<tr class="separator:ga3820662e53edcd9b0cf43b5274517c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6b154ad129f7d9ff1ff9647e8b9ed6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga2a6b154ad129f7d9ff1ff9647e8b9ed6">simdpp::transpose2</a> (int64x2 &amp;a0, int64x2 &amp;a1)</td></tr>
<tr class="memdesc:ga2a6b154ad129f7d9ff1ff9647e8b9ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#ga2a6b154ad129f7d9ff1ff9647e8b9ed6">More...</a><br/></td></tr>
<tr class="separator:ga2a6b154ad129f7d9ff1ff9647e8b9ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205f12d9d9dd5dda8f63414a3b7d0d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gae205f12d9d9dd5dda8f63414a3b7d0d0">simdpp::transpose2</a> (uint64x4 &amp;a0, uint64x4 &amp;a1)</td></tr>
<tr class="memdesc:gae205f12d9d9dd5dda8f63414a3b7d0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#gae205f12d9d9dd5dda8f63414a3b7d0d0">More...</a><br/></td></tr>
<tr class="separator:gae205f12d9d9dd5dda8f63414a3b7d0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da91bb756c9c7d40da09e3cfdc1168e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga5da91bb756c9c7d40da09e3cfdc1168e">simdpp::transpose2</a> (int64x4 &amp;a0, int64x4 &amp;a1)</td></tr>
<tr class="memdesc:ga5da91bb756c9c7d40da09e3cfdc1168e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#ga5da91bb756c9c7d40da09e3cfdc1168e">More...</a><br/></td></tr>
<tr class="separator:ga5da91bb756c9c7d40da09e3cfdc1168e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab244b887d872761f969be08aabd7114"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gaab244b887d872761f969be08aabd7114">simdpp::transpose2</a> (float32x4 &amp;a0, float32x4 &amp;a1)</td></tr>
<tr class="memdesc:gaab244b887d872761f969be08aabd7114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two float32x4 vectors.  <a href="#gaab244b887d872761f969be08aabd7114">More...</a><br/></td></tr>
<tr class="separator:gaab244b887d872761f969be08aabd7114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbbb6033e70b6edb0df781e826793e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga2cbbb6033e70b6edb0df781e826793e5">simdpp::transpose2</a> (float32x8 &amp;a0, float32x8 &amp;a1)</td></tr>
<tr class="memdesc:ga2cbbb6033e70b6edb0df781e826793e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two float32x4 vectors.  <a href="#ga2cbbb6033e70b6edb0df781e826793e5">More...</a><br/></td></tr>
<tr class="separator:ga2cbbb6033e70b6edb0df781e826793e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad907e8f074e9f072bc31eb27b087cd2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gad907e8f074e9f072bc31eb27b087cd2f">simdpp::transpose2</a> (float64x2 &amp;a0, float64x2 &amp;a1)</td></tr>
<tr class="memdesc:gad907e8f074e9f072bc31eb27b087cd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#gad907e8f074e9f072bc31eb27b087cd2f">More...</a><br/></td></tr>
<tr class="separator:gad907e8f074e9f072bc31eb27b087cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840be7c11344bdcdb142cff75b663989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga840be7c11344bdcdb142cff75b663989">simdpp::transpose2</a> (float64x4 &amp;a0, float64x4 &amp;a1)</td></tr>
<tr class="memdesc:ga840be7c11344bdcdb142cff75b663989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two int64x2 vectors.  <a href="#ga840be7c11344bdcdb142cff75b663989">More...</a><br/></td></tr>
<tr class="separator:ga840be7c11344bdcdb142cff75b663989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6724244ae2b0a6c6631098bfd0ebfc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gab6724244ae2b0a6c6631098bfd0ebfc9">simdpp::transpose4</a> (uint8x16 &amp;a0, uint8x16 &amp;a1, uint8x16 &amp;a2, uint8x16 &amp;a3)</td></tr>
<tr class="memdesc:gab6724244ae2b0a6c6631098bfd0ebfc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four int8x16 vectors.  <a href="#gab6724244ae2b0a6c6631098bfd0ebfc9">More...</a><br/></td></tr>
<tr class="separator:gab6724244ae2b0a6c6631098bfd0ebfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7053946d22c812649a2a2eca364cba13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga7053946d22c812649a2a2eca364cba13">simdpp::transpose4</a> (int8x16 &amp;a0, int8x16 &amp;a1, int8x16 &amp;a2, int8x16 &amp;a3)</td></tr>
<tr class="memdesc:ga7053946d22c812649a2a2eca364cba13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four int8x16 vectors.  <a href="#ga7053946d22c812649a2a2eca364cba13">More...</a><br/></td></tr>
<tr class="separator:ga7053946d22c812649a2a2eca364cba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a1009220a34b14eea456dec5968509"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga82a1009220a34b14eea456dec5968509">simdpp::transpose4</a> (uint32x8 &amp;a0, uint32x8 &amp;a1, uint32x8 &amp;a2, uint32x8 &amp;a3)</td></tr>
<tr class="memdesc:ga82a1009220a34b14eea456dec5968509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four int8x16 vectors.  <a href="#ga82a1009220a34b14eea456dec5968509">More...</a><br/></td></tr>
<tr class="separator:ga82a1009220a34b14eea456dec5968509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c517fcd394f48e3c8f0a2a143a6ec7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gae0c517fcd394f48e3c8f0a2a143a6ec7">simdpp::transpose4</a> (uint8x32 &amp;a0, uint8x32 &amp;a1, uint8x32 &amp;a2, uint8x32 &amp;a3)</td></tr>
<tr class="memdesc:gae0c517fcd394f48e3c8f0a2a143a6ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four int8x16 vectors.  <a href="#gae0c517fcd394f48e3c8f0a2a143a6ec7">More...</a><br/></td></tr>
<tr class="separator:gae0c517fcd394f48e3c8f0a2a143a6ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e41c4d2ef059e4746c0d9f10a39096"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gad3e41c4d2ef059e4746c0d9f10a39096">simdpp::transpose4</a> (int8x32 &amp;a0, int8x32 &amp;a1, int8x32 &amp;a2, int8x32 &amp;a3)</td></tr>
<tr class="memdesc:gad3e41c4d2ef059e4746c0d9f10a39096"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four int8x16 vectors.  <a href="#gad3e41c4d2ef059e4746c0d9f10a39096">More...</a><br/></td></tr>
<tr class="separator:gad3e41c4d2ef059e4746c0d9f10a39096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6795d135f4be3aa7f15f680c73395634"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga6795d135f4be3aa7f15f680c73395634">simdpp::transpose4</a> (uint16x8 &amp;a0, uint16x8 &amp;a1, uint16x8 &amp;a2, uint16x8 &amp;a3)</td></tr>
<tr class="memdesc:ga6795d135f4be3aa7f15f680c73395634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four int16x8 vectors.  <a href="#ga6795d135f4be3aa7f15f680c73395634">More...</a><br/></td></tr>
<tr class="separator:ga6795d135f4be3aa7f15f680c73395634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b9f74a28ad90db99d6c6402bfb1c4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gaf5b9f74a28ad90db99d6c6402bfb1c4f">simdpp::transpose4</a> (int16x8 &amp;a0, int16x8 &amp;a1, int16x8 &amp;a2, int16x8 &amp;a3)</td></tr>
<tr class="memdesc:gaf5b9f74a28ad90db99d6c6402bfb1c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four int16x8 vectors.  <a href="#gaf5b9f74a28ad90db99d6c6402bfb1c4f">More...</a><br/></td></tr>
<tr class="separator:gaf5b9f74a28ad90db99d6c6402bfb1c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c3c2a87fbdcc44bd976648ee21a868"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gad3c3c2a87fbdcc44bd976648ee21a868">simdpp::transpose4</a> (uint16x16 &amp;a0, uint16x16 &amp;a1, uint16x16 &amp;a2, uint16x16 &amp;a3)</td></tr>
<tr class="memdesc:gad3c3c2a87fbdcc44bd976648ee21a868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four int16x8 vectors.  <a href="#gad3c3c2a87fbdcc44bd976648ee21a868">More...</a><br/></td></tr>
<tr class="separator:gad3c3c2a87fbdcc44bd976648ee21a868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bfcfb3e60b43f1c52d411621b2042f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga73bfcfb3e60b43f1c52d411621b2042f">simdpp::transpose4</a> (int16x16 &amp;a0, int16x16 &amp;a1, int16x16 &amp;a2, int16x16 &amp;a3)</td></tr>
<tr class="memdesc:ga73bfcfb3e60b43f1c52d411621b2042f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four int16x8 vectors.  <a href="#ga73bfcfb3e60b43f1c52d411621b2042f">More...</a><br/></td></tr>
<tr class="separator:ga73bfcfb3e60b43f1c52d411621b2042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e76a49e631064c6a98f6d743ec6522"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga32e76a49e631064c6a98f6d743ec6522">simdpp::transpose4</a> (uint32x4 &amp;a0, uint32x4 &amp;a1, uint32x4 &amp;a2, uint32x4 &amp;a3)</td></tr>
<tr class="memdesc:ga32e76a49e631064c6a98f6d743ec6522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 4x4 32-bit matrix within four int32x4 vectors.  <a href="#ga32e76a49e631064c6a98f6d743ec6522">More...</a><br/></td></tr>
<tr class="separator:ga32e76a49e631064c6a98f6d743ec6522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ebb097c45c4ad49c3480bc8b56cb05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga52ebb097c45c4ad49c3480bc8b56cb05">simdpp::transpose4</a> (int32x4 &amp;a0, int32x4 &amp;a1, int32x4 &amp;a2, int32x4 &amp;a3)</td></tr>
<tr class="memdesc:ga52ebb097c45c4ad49c3480bc8b56cb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 4x4 32-bit matrix within four int32x4 vectors.  <a href="#ga52ebb097c45c4ad49c3480bc8b56cb05">More...</a><br/></td></tr>
<tr class="separator:ga52ebb097c45c4ad49c3480bc8b56cb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b30a0da2621e7b48dafc433bf7733f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga93b30a0da2621e7b48dafc433bf7733f">simdpp::transpose4</a> (int32x8 &amp;a0, int32x8 &amp;a1, int32x8 &amp;a2, int32x8 &amp;a3)</td></tr>
<tr class="memdesc:ga93b30a0da2621e7b48dafc433bf7733f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 4x4 32-bit matrix within four int32x4 vectors.  <a href="#ga93b30a0da2621e7b48dafc433bf7733f">More...</a><br/></td></tr>
<tr class="separator:ga93b30a0da2621e7b48dafc433bf7733f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#ga7d2aa3ffe30b5a765ac8e36f0a222fc5">simdpp::transpose4</a> (float32x4 &amp;a0, float32x4 &amp;a1, float32x4 &amp;a2, float32x4 &amp;a3)</td></tr>
<tr class="memdesc:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes 4x4 32-bit matrix within four float32x4 vectors.  <a href="#ga7d2aa3ffe30b5a765ac8e36f0a222fc5">More...</a><br/></td></tr>
<tr class="separator:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac318c65f439880f5e446bd146a4626"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00402.html#gadac318c65f439880f5e446bd146a4626">simdpp::transpose4</a> (float32x8 &amp;a0, float32x8 &amp;a1, float32x8 &amp;a2, float32x8 &amp;a3)</td></tr>
<tr class="memdesc:gadac318c65f439880f5e446bd146a4626"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes 4x4 32-bit matrix within four float32x4 vectors.  <a href="#gadac318c65f439880f5e446bd146a4626">More...</a><br/></td></tr>
<tr class="separator:gadac318c65f439880f5e446bd146a4626"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>several vectors </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga70e8935aacb11aca38543fb04c8b7e6d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 2x2 16-bit matrices within two int16x8 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; ... ; a0_6; a1_6 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; ... ; a0_7; a0_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gae313988174bfeaa378a22542be53d352"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaeeec4095c328a20e7ba9b05ea22df792"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga13dfaf749010bfdcdb6c91618de87d6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae9c4ddfb3718c3950e590a8560fa1303"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga3784daf432503a9aa5c6338b5740770a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga24f0bc8967ec16590ae5b1e8e87c95ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gadabd298b232d28c39a2afab5b5665b9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga3820662e53edcd9b0cf43b5274517c34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint64x2 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64x2 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga2a6b154ad129f7d9ff1ff9647e8b9ed6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int64x2 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64x2 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gae205f12d9d9dd5dda8f63414a3b7d0d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">uint64x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga5da91bb756c9c7d40da09e3cfdc1168e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">int64x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gaab244b887d872761f969be08aabd7114"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two float32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 8 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga2cbbb6033e70b6edb0df781e826793e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two float32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2-4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 8 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 4-6 instructions. </li>
<li>In NEON this intrinsic results in at least 2 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad907e8f074e9f072bc31eb27b087cd2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float64x2 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>Not vectorized in NEON and .</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 4 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>Not vectorized in NEON and . </li>
</ul>

</div>
</div>
<a class="anchor" id="ga840be7c11344bdcdb142cff75b663989"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float64x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two int64x2 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>Not vectorized in NEON and .</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 4 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 2 instructions. </li>
<li>Not vectorized in NEON and . </li>
</ul>

</div>
</div>
<a class="anchor" id="ga32e76a49e631064c6a98f6d743ec6522"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x4 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 4x4 32-bit matrix within four int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gab6724244ae2b0a6c6631098bfd0ebfc9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga7053946d22c812649a2a2eca364cba13"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga82a1009220a34b14eea456dec5968509"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gae0c517fcd394f48e3c8f0a2a143a6ec7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad3e41c4d2ef059e4746c0d9f10a39096"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga6795d135f4be3aa7f15f680c73395634"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four int16x8 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gaf5b9f74a28ad90db99d6c6402bfb1c4f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four int16x8 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad3c3c2a87fbdcc44bd976648ee21a868"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four int16x8 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga73bfcfb3e60b43f1c52d411621b2042f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four int16x8 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd>The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately.</dd></dl>
<ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga52ebb097c45c4ad49c3480bc8b56cb05"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 4x4 32-bit matrix within four int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga93b30a0da2621e7b48dafc433bf7733f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 4x4 32-bit matrix within four int32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7d2aa3ffe30b5a765ac8e36f0a222fc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes 4x4 32-bit matrix within four float32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 24 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gadac318c65f439880f5e446bd146a4626"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes 4x4 32-bit matrix within four float32x4 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 8-12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 24 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 16-20 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gac0d294796f2ecda646bb33da6fabf191"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x16 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 8x8 8-bit matrices within eight int8x16 vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; ...; a7_0 ; a0_8; ...; a7_8 ]</div>
<div class="line">r1 = [ a0_1; ...; a7_1 ; a0_9; ...; a7_9 ]</div>
<div class="line">...</div>
<div class="line">r7 = [ a0_7; ...; a7_7 ; a0_15; ...; a7_15 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 32 instructions. </li>
<li>In NEON this intrinsic results in at least 12 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 24-30 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 64 instructions. </li>
<li>In AVX2 this intrinsic results in at least 32 instructions. </li>
<li>In NEON this intrinsic results in at least 24 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 48-54 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3d1227cb9ac8b340b48d28a2826d0573"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa97cf05409b2cb30e3fac0f725ecd5a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8x32 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5ffbcc38e033032fee83fb8c464cdbae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 8 2014 02:36:02 for libsimdpp by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.4
</small></address>
</div>
</body>
</html>
