$date
	Sat Oct 14 12:33:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module orca_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 16 ' q [15:0] $end
$scope module d1 $end
$var wire 1 ( en $end
$var wire 4 ) s [3:0] $end
$var reg 16 * w [15:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 +
b1 *
b0 )
1(
b1 '
b0 &
0%
0$
0#
0"
0!
$end
#20
1!
b10 '
b10 *
b10000 +
b1 )
1%
b1 &
#40
0!
b100 '
b100 *
b10000 +
1$
b10 )
0%
b10 &
#60
b1000 '
b1000 *
b10000 +
b11 )
1%
b11 &
#80
1!
b10000 '
b10000 *
b10000 +
1#
0$
b100 )
0%
b100 &
#100
0!
b100000 '
b100000 *
b10000 +
b101 )
1%
b101 &
#120
1!
b1000000 '
b1000000 *
b10000 +
1$
b110 )
0%
b110 &
#140
0!
b10000000 '
b10000000 *
b10000 +
b111 )
1%
b111 &
#160
1!
b100000000 '
b100000000 *
b10000 +
1"
0#
0$
b1000 )
0%
b1000 &
#180
b1000000000 '
b1000000000 *
b10000 +
b1001 )
1%
b1001 &
#200
0!
b10000000000 '
b10000000000 *
b10000 +
1$
b1010 )
0%
b1010 &
#220
b100000000000 '
b100000000000 *
b10000 +
b1011 )
1%
b1011 &
#240
b1000000000000 '
b1000000000000 *
b10000 +
1#
0$
b1100 )
0%
b1100 &
#260
1!
b10000000000000 '
b10000000000000 *
b10000 +
b1101 )
1%
b1101 &
#280
0!
b100000000000000 '
b100000000000000 *
b10000 +
1$
b1110 )
0%
b1110 &
#300
1!
b1000000000000000 '
b1000000000000000 *
b10000 +
b1111 )
1%
b1111 &
#320
b10000 &
