

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2'
================================================================
* Date:           Mon Apr 22 04:55:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13065|    13065|  52.260 us|  52.260 us|  13065|  13065|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L2      |    13063|    13063|        69|          1|          1|  12996|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      817|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    80|    19507|    14521|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|     1787|      256|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    80|    21294|    15680|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |mul_10s_6ns_10_1_1_U105     |mul_10s_6ns_10_1_1     |        0|   0|     0|    62|    0|
    |mul_64ns_66ns_129_5_1_U98   |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U99   |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U100  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U101  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |mul_64ns_66ns_129_5_1_U102  |mul_64ns_66ns_129_5_1  |        0|  16|   441|   249|    0|
    |urem_64ns_3ns_2_68_1_U104   |urem_64ns_3ns_2_68_1   |        0|   0|  8651|  6607|    0|
    |urem_64ns_4ns_3_68_1_U103   |urem_64ns_4ns_3_68_1   |        0|   0|  8651|  6607|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                       |                       |        0|  80| 19507| 14521|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1391_1_fu_1344_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln1391_2_fu_1349_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln1391_3_fu_1354_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln1391_fu_1339_p2               |         +|   0|  0|  17|          10|          10|
    |i_5_fu_1114_p2                      |         +|   0|  0|  21|          14|           1|
    |index1_4_fu_1247_p2                 |         +|   0|  0|  71|          64|           1|
    |index2_6_fu_1241_p2                 |         +|   0|  0|  71|          64|           1|
    |sub_ln1342_fu_1369_p2               |         -|   0|  0|  12|           4|           3|
    |sub_ln56_fu_1386_p2                 |         -|   0|  0|  10|           3|           2|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state69_pp0_stage0_iter68  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op294_read_state69     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1376_fu_1108_p2              |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln1393_fu_1235_p2              |      icmp|   0|  0|  71|          64|           6|
    |icmp_ln56_fu_1214_p2                |      icmp|   0|  0|   9|           2|           1|
    |or_ln56_1_fu_1169_p2                |        or|   0|  0|  64|          64|           2|
    |or_ln56_2_fu_1175_p2                |        or|   0|  0|  64|          64|           1|
    |or_ln56_fu_1163_p2                  |        or|   0|  0|  64|          64|           2|
    |index1_5_fu_1261_p3                 |    select|   0|  0|  63|           1|           1|
    |index2_7_fu_1253_p3                 |    select|   0|  0|  63|           1|          64|
    |select_ln1342_1_fu_1137_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1342_fu_1375_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln56_1_fu_1194_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln56_fu_1392_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |grp_fu_1151_p0                      |       xor|   0|  0|  64|          64|          64|
    |grp_fu_1208_p0                      |       xor|   0|  0|  64|          64|          64|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 817|         599|         280|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_1044_p4  |  14|          3|  512|       1536|
    |i_fu_238                         |   9|          2|   14|         28|
    |index1_fu_246                    |   9|          2|   64|        128|
    |index2_fu_242                    |   9|          2|   64|        128|
    |merlin_gmem_Cnn_128_0_blk_n_R    |   9|          2|    1|          2|
    |shiftreg_fu_234                  |   9|          2|  384|        768|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  86|         19| 1042|       2596|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |add_ln1391_1_reg_1720                     |   10|   0|   10|          0|
    |add_ln1391_2_reg_1725                     |   10|   0|   10|          0|
    |add_ln1391_3_reg_1730                     |   10|   0|   10|          0|
    |add_ln1391_reg_1715                       |   10|   0|   10|          0|
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |    1|   0|    1|          0|
    |i_fu_238                                  |   14|   0|   14|          0|
    |icmp_ln1376_reg_1637                      |    1|   0|    1|          0|
    |icmp_ln56_reg_1671                        |    1|   0|    1|          0|
    |index1_fu_246                             |   64|   0|   64|          0|
    |index2_fu_242                             |   64|   0|   64|          0|
    |merlin_gmem_Cnn_128_0_addr_read_reg_1743  |  512|   0|  512|          0|
    |select_ln1342_reg_1735                    |    3|   0|    3|          0|
    |select_ln56_reg_1739                      |    2|   0|    2|          0|
    |shiftreg_fu_234                           |  384|   0|  384|          0|
    |tmp_379_reg_1661                          |    1|   0|    1|          0|
    |tmp_reg_1646                              |    1|   0|    1|          0|
    |udiv_ln1391_1_cast_reg_1705               |   10|   0|   10|          0|
    |udiv_ln1391_2_cast_reg_1710               |   10|   0|   10|          0|
    |udiv_ln1_cast_reg_1695                    |   10|   0|   10|          0|
    |udiv_ln2_cast_reg_1700                    |   10|   0|   10|          0|
    |udiv_ln_cast_reg_1690                     |   10|   0|   10|          0|
    |add_ln1391_1_reg_1720                     |   64|  32|   10|          0|
    |add_ln1391_2_reg_1725                     |   64|  32|   10|          0|
    |add_ln1391_3_reg_1730                     |   64|  32|   10|          0|
    |add_ln1391_reg_1715                       |   64|  32|   10|          0|
    |icmp_ln1376_reg_1637                      |   64|  32|    1|          0|
    |icmp_ln56_reg_1671                        |   64|  32|    1|          0|
    |tmp_379_reg_1661                          |   64|  32|    1|          0|
    |tmp_reg_1646                              |   64|  32|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 1787| 256| 1319|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1_Pipeline_L2|  return value|
|m_axi_merlin_gmem_Cnn_128_0_AWVALID   |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREADY   |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWADDR    |  out|   64|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWID      |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLEN     |  out|   32|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWSIZE    |  out|    3|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWBURST   |  out|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLOCK    |  out|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWCACHE   |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWPROT    |  out|    3|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWQOS     |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREGION  |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWUSER    |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WVALID    |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WREADY    |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WDATA     |  out|  512|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WSTRB     |  out|   64|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WLAST     |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WID       |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WUSER     |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARVALID   |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREADY   |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARADDR    |  out|   64|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARID      |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLEN     |  out|   32|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |  out|    3|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARBURST   |  out|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |  out|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARPROT    |  out|    3|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARQOS     |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREGION  |  out|    4|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARUSER    |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RVALID    |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RREADY    |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RDATA     |   in|  512|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RLAST     |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RID       |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RFIFONUM  |   in|    9|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RUSER     |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RRESP     |   in|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BVALID    |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BREADY    |  out|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BRESP     |   in|    2|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BID       |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BUSER     |   in|    1|       m_axi|                            merlin_gmem_Cnn_128_0|       pointer|
|merlin_input_8_0_buf_60_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_60|         array|
|merlin_input_8_0_buf_60_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_60|         array|
|merlin_input_8_0_buf_60_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_60|         array|
|merlin_input_8_0_buf_60_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_60|         array|
|merlin_input_8_0_buf_64_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_64|         array|
|merlin_input_8_0_buf_64_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_64|         array|
|merlin_input_8_0_buf_64_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_64|         array|
|merlin_input_8_0_buf_64_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_64|         array|
|merlin_input_8_0_buf_68_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_68|         array|
|merlin_input_8_0_buf_68_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_68|         array|
|merlin_input_8_0_buf_68_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_68|         array|
|merlin_input_8_0_buf_68_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_68|         array|
|merlin_input_8_0_buf_72_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_72|         array|
|merlin_input_8_0_buf_72_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_72|         array|
|merlin_input_8_0_buf_72_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_72|         array|
|merlin_input_8_0_buf_72_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_72|         array|
|merlin_input_8_0_buf_76_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_76|         array|
|merlin_input_8_0_buf_76_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_76|         array|
|merlin_input_8_0_buf_76_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_76|         array|
|merlin_input_8_0_buf_76_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_76|         array|
|merlin_input_8_0_buf_80_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_80|         array|
|merlin_input_8_0_buf_80_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_80|         array|
|merlin_input_8_0_buf_80_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_80|         array|
|merlin_input_8_0_buf_80_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_80|         array|
|merlin_input_8_0_buf_84_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_84|         array|
|merlin_input_8_0_buf_84_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_84|         array|
|merlin_input_8_0_buf_84_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_84|         array|
|merlin_input_8_0_buf_84_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_84|         array|
|merlin_input_8_0_buf_88_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_88|         array|
|merlin_input_8_0_buf_88_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_88|         array|
|merlin_input_8_0_buf_88_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_88|         array|
|merlin_input_8_0_buf_88_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_88|         array|
|merlin_input_8_0_buf_92_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_92|         array|
|merlin_input_8_0_buf_92_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_92|         array|
|merlin_input_8_0_buf_92_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_92|         array|
|merlin_input_8_0_buf_92_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_92|         array|
|merlin_input_8_0_buf_96_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_96|         array|
|merlin_input_8_0_buf_96_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_96|         array|
|merlin_input_8_0_buf_96_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_96|         array|
|merlin_input_8_0_buf_96_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_96|         array|
|merlin_input_8_0_buf_100_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_100|         array|
|merlin_input_8_0_buf_100_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_100|         array|
|merlin_input_8_0_buf_100_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_100|         array|
|merlin_input_8_0_buf_100_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_100|         array|
|merlin_input_8_0_buf_104_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_104|         array|
|merlin_input_8_0_buf_104_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_104|         array|
|merlin_input_8_0_buf_104_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_104|         array|
|merlin_input_8_0_buf_104_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_104|         array|
|merlin_input_8_0_buf_108_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_108|         array|
|merlin_input_8_0_buf_108_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_108|         array|
|merlin_input_8_0_buf_108_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_108|         array|
|merlin_input_8_0_buf_108_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_108|         array|
|merlin_input_8_0_buf_112_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_112|         array|
|merlin_input_8_0_buf_112_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_112|         array|
|merlin_input_8_0_buf_112_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_112|         array|
|merlin_input_8_0_buf_112_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_112|         array|
|merlin_input_8_0_buf_116_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_116|         array|
|merlin_input_8_0_buf_116_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_116|         array|
|merlin_input_8_0_buf_116_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_116|         array|
|merlin_input_8_0_buf_116_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_116|         array|
|merlin_input_8_0_buf_61_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_61|         array|
|merlin_input_8_0_buf_61_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_61|         array|
|merlin_input_8_0_buf_61_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_61|         array|
|merlin_input_8_0_buf_61_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_61|         array|
|merlin_input_8_0_buf_65_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_65|         array|
|merlin_input_8_0_buf_65_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_65|         array|
|merlin_input_8_0_buf_65_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_65|         array|
|merlin_input_8_0_buf_65_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_65|         array|
|merlin_input_8_0_buf_69_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_69|         array|
|merlin_input_8_0_buf_69_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_69|         array|
|merlin_input_8_0_buf_69_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_69|         array|
|merlin_input_8_0_buf_69_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_69|         array|
|merlin_input_8_0_buf_73_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_73|         array|
|merlin_input_8_0_buf_73_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_73|         array|
|merlin_input_8_0_buf_73_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_73|         array|
|merlin_input_8_0_buf_73_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_73|         array|
|merlin_input_8_0_buf_77_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_77|         array|
|merlin_input_8_0_buf_77_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_77|         array|
|merlin_input_8_0_buf_77_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_77|         array|
|merlin_input_8_0_buf_77_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_77|         array|
|merlin_input_8_0_buf_81_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_81|         array|
|merlin_input_8_0_buf_81_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_81|         array|
|merlin_input_8_0_buf_81_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_81|         array|
|merlin_input_8_0_buf_81_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_81|         array|
|merlin_input_8_0_buf_85_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_85|         array|
|merlin_input_8_0_buf_85_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_85|         array|
|merlin_input_8_0_buf_85_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_85|         array|
|merlin_input_8_0_buf_85_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_85|         array|
|merlin_input_8_0_buf_89_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_89|         array|
|merlin_input_8_0_buf_89_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_89|         array|
|merlin_input_8_0_buf_89_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_89|         array|
|merlin_input_8_0_buf_89_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_89|         array|
|merlin_input_8_0_buf_93_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_93|         array|
|merlin_input_8_0_buf_93_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_93|         array|
|merlin_input_8_0_buf_93_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_93|         array|
|merlin_input_8_0_buf_93_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_93|         array|
|merlin_input_8_0_buf_97_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_97|         array|
|merlin_input_8_0_buf_97_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_97|         array|
|merlin_input_8_0_buf_97_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_97|         array|
|merlin_input_8_0_buf_97_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_97|         array|
|merlin_input_8_0_buf_101_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_101|         array|
|merlin_input_8_0_buf_101_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_101|         array|
|merlin_input_8_0_buf_101_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_101|         array|
|merlin_input_8_0_buf_101_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_101|         array|
|merlin_input_8_0_buf_105_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_105|         array|
|merlin_input_8_0_buf_105_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_105|         array|
|merlin_input_8_0_buf_105_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_105|         array|
|merlin_input_8_0_buf_105_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_105|         array|
|merlin_input_8_0_buf_109_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_109|         array|
|merlin_input_8_0_buf_109_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_109|         array|
|merlin_input_8_0_buf_109_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_109|         array|
|merlin_input_8_0_buf_109_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_109|         array|
|merlin_input_8_0_buf_113_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_113|         array|
|merlin_input_8_0_buf_113_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_113|         array|
|merlin_input_8_0_buf_113_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_113|         array|
|merlin_input_8_0_buf_113_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_113|         array|
|merlin_input_8_0_buf_117_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_117|         array|
|merlin_input_8_0_buf_117_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_117|         array|
|merlin_input_8_0_buf_117_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_117|         array|
|merlin_input_8_0_buf_117_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_117|         array|
|merlin_input_8_0_buf_62_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_62|         array|
|merlin_input_8_0_buf_62_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_62|         array|
|merlin_input_8_0_buf_62_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_62|         array|
|merlin_input_8_0_buf_62_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_62|         array|
|merlin_input_8_0_buf_66_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_66|         array|
|merlin_input_8_0_buf_66_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_66|         array|
|merlin_input_8_0_buf_66_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_66|         array|
|merlin_input_8_0_buf_66_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_66|         array|
|merlin_input_8_0_buf_70_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_70|         array|
|merlin_input_8_0_buf_70_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_70|         array|
|merlin_input_8_0_buf_70_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_70|         array|
|merlin_input_8_0_buf_70_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_70|         array|
|merlin_input_8_0_buf_74_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_74|         array|
|merlin_input_8_0_buf_74_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_74|         array|
|merlin_input_8_0_buf_74_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_74|         array|
|merlin_input_8_0_buf_74_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_74|         array|
|merlin_input_8_0_buf_78_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_78|         array|
|merlin_input_8_0_buf_78_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_78|         array|
|merlin_input_8_0_buf_78_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_78|         array|
|merlin_input_8_0_buf_78_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_78|         array|
|merlin_input_8_0_buf_82_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_82|         array|
|merlin_input_8_0_buf_82_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_82|         array|
|merlin_input_8_0_buf_82_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_82|         array|
|merlin_input_8_0_buf_82_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_82|         array|
|merlin_input_8_0_buf_86_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_86|         array|
|merlin_input_8_0_buf_86_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_86|         array|
|merlin_input_8_0_buf_86_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_86|         array|
|merlin_input_8_0_buf_86_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_86|         array|
|merlin_input_8_0_buf_90_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_90|         array|
|merlin_input_8_0_buf_90_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_90|         array|
|merlin_input_8_0_buf_90_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_90|         array|
|merlin_input_8_0_buf_90_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_90|         array|
|merlin_input_8_0_buf_94_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_94|         array|
|merlin_input_8_0_buf_94_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_94|         array|
|merlin_input_8_0_buf_94_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_94|         array|
|merlin_input_8_0_buf_94_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_94|         array|
|merlin_input_8_0_buf_98_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_98|         array|
|merlin_input_8_0_buf_98_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_98|         array|
|merlin_input_8_0_buf_98_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_98|         array|
|merlin_input_8_0_buf_98_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_98|         array|
|merlin_input_8_0_buf_102_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_102|         array|
|merlin_input_8_0_buf_102_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_102|         array|
|merlin_input_8_0_buf_102_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_102|         array|
|merlin_input_8_0_buf_102_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_102|         array|
|merlin_input_8_0_buf_106_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_106|         array|
|merlin_input_8_0_buf_106_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_106|         array|
|merlin_input_8_0_buf_106_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_106|         array|
|merlin_input_8_0_buf_106_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_106|         array|
|merlin_input_8_0_buf_110_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_110|         array|
|merlin_input_8_0_buf_110_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_110|         array|
|merlin_input_8_0_buf_110_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_110|         array|
|merlin_input_8_0_buf_110_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_110|         array|
|merlin_input_8_0_buf_114_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_114|         array|
|merlin_input_8_0_buf_114_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_114|         array|
|merlin_input_8_0_buf_114_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_114|         array|
|merlin_input_8_0_buf_114_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_114|         array|
|merlin_input_8_0_buf_118_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_118|         array|
|merlin_input_8_0_buf_118_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_118|         array|
|merlin_input_8_0_buf_118_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_118|         array|
|merlin_input_8_0_buf_118_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_118|         array|
|sext_ln41                             |   in|   58|     ap_none|                                        sext_ln41|        scalar|
|merlin_input_8_0_buf_115_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_115|         array|
|merlin_input_8_0_buf_115_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_115|         array|
|merlin_input_8_0_buf_115_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_115|         array|
|merlin_input_8_0_buf_115_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_115|         array|
|merlin_input_8_0_buf_111_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_111|         array|
|merlin_input_8_0_buf_111_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_111|         array|
|merlin_input_8_0_buf_111_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_111|         array|
|merlin_input_8_0_buf_111_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_111|         array|
|merlin_input_8_0_buf_107_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_107|         array|
|merlin_input_8_0_buf_107_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_107|         array|
|merlin_input_8_0_buf_107_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_107|         array|
|merlin_input_8_0_buf_107_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_107|         array|
|merlin_input_8_0_buf_103_address0     |  out|   10|   ap_memory|                         merlin_input_8_0_buf_103|         array|
|merlin_input_8_0_buf_103_ce0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_103|         array|
|merlin_input_8_0_buf_103_we0          |  out|    1|   ap_memory|                         merlin_input_8_0_buf_103|         array|
|merlin_input_8_0_buf_103_d0           |  out|   32|   ap_memory|                         merlin_input_8_0_buf_103|         array|
|merlin_input_8_0_buf_99_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_99|         array|
|merlin_input_8_0_buf_99_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_99|         array|
|merlin_input_8_0_buf_99_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_99|         array|
|merlin_input_8_0_buf_99_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_99|         array|
|merlin_input_8_0_buf_95_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_95|         array|
|merlin_input_8_0_buf_95_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_95|         array|
|merlin_input_8_0_buf_95_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_95|         array|
|merlin_input_8_0_buf_95_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_95|         array|
|merlin_input_8_0_buf_91_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_91|         array|
|merlin_input_8_0_buf_91_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_91|         array|
|merlin_input_8_0_buf_91_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_91|         array|
|merlin_input_8_0_buf_91_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_91|         array|
|merlin_input_8_0_buf_87_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_87|         array|
|merlin_input_8_0_buf_87_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_87|         array|
|merlin_input_8_0_buf_87_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_87|         array|
|merlin_input_8_0_buf_87_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_87|         array|
|merlin_input_8_0_buf_83_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_83|         array|
|merlin_input_8_0_buf_83_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_83|         array|
|merlin_input_8_0_buf_83_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_83|         array|
|merlin_input_8_0_buf_83_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_83|         array|
|merlin_input_8_0_buf_79_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_79|         array|
|merlin_input_8_0_buf_79_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_79|         array|
|merlin_input_8_0_buf_79_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_79|         array|
|merlin_input_8_0_buf_79_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_79|         array|
|merlin_input_8_0_buf_75_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_75|         array|
|merlin_input_8_0_buf_75_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_75|         array|
|merlin_input_8_0_buf_75_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_75|         array|
|merlin_input_8_0_buf_75_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_75|         array|
|merlin_input_8_0_buf_71_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_71|         array|
|merlin_input_8_0_buf_71_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_71|         array|
|merlin_input_8_0_buf_71_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_71|         array|
|merlin_input_8_0_buf_71_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_71|         array|
|merlin_input_8_0_buf_67_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_67|         array|
|merlin_input_8_0_buf_67_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_67|         array|
|merlin_input_8_0_buf_67_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_67|         array|
|merlin_input_8_0_buf_67_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_67|         array|
|merlin_input_8_0_buf_63_address0      |  out|   10|   ap_memory|                          merlin_input_8_0_buf_63|         array|
|merlin_input_8_0_buf_63_ce0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_63|         array|
|merlin_input_8_0_buf_63_we0           |  out|    1|   ap_memory|                          merlin_input_8_0_buf_63|         array|
|merlin_input_8_0_buf_63_d0            |  out|   32|   ap_memory|                          merlin_input_8_0_buf_63|         array|
|merlin_input_8_0_buf_address0         |  out|   10|   ap_memory|                             merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_ce0              |  out|    1|   ap_memory|                             merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_we0              |  out|    1|   ap_memory|                             merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_d0               |  out|   32|   ap_memory|                             merlin_input_8_0_buf|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

