TimeQuest Timing Analyzer report for Mod_Teste
Fri Aug 26 18:50:21 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'frequencyDivider:fd1|clock1'
 13. Slow Model Setup: 'ControlUnit:ctrlUnit|ULAControl[0]'
 14. Slow Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Setup: 'frequencyDivider:fd2|clock1'
 16. Slow Model Setup: 'EthernetMod:PacketGen|current_state.SENDING'
 17. Slow Model Setup: 'EthernetMod:PacketRcv|current_state.IDLE'
 18. Slow Model Setup: 'EthernetMod:PacketGen|current_state.IDLE'
 19. Slow Model Setup: 'EthernetMod:PacketRcv|buffer[0]'
 20. Slow Model Setup: 'EthernetMod:PacketGen|dataSend[0]'
 21. Slow Model Hold: 'EthernetMod:PacketGen|dataSend[0]'
 22. Slow Model Hold: 'EthernetMod:PacketRcv|buffer[0]'
 23. Slow Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 24. Slow Model Hold: 'EthernetMod:PacketGen|current_state.SENDING'
 25. Slow Model Hold: 'ControlUnit:ctrlUnit|ULAControl[0]'
 26. Slow Model Hold: 'EthernetMod:PacketGen|current_state.IDLE'
 27. Slow Model Hold: 'EthernetMod:PacketRcv|current_state.IDLE'
 28. Slow Model Hold: 'frequencyDivider:fd2|clock1'
 29. Slow Model Hold: 'frequencyDivider:fd1|clock1'
 30. Slow Model Hold: 'CLOCK_50'
 31. Slow Model Recovery: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 32. Slow Model Removal: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 33. Slow Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Slow Model Minimum Pulse Width: 'frequencyDivider:fd1|clock1'
 36. Slow Model Minimum Pulse Width: 'frequencyDivider:fd2|clock1'
 37. Slow Model Minimum Pulse Width: 'ControlUnit:ctrlUnit|ULAControl[0]'
 38. Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.IDLE'
 39. Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.SENDING'
 40. Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|dataSend[0]'
 41. Slow Model Minimum Pulse Width: 'EthernetMod:PacketRcv|buffer[0]'
 42. Slow Model Minimum Pulse Width: 'EthernetMod:PacketRcv|current_state.IDLE'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast Model Setup Summary
 50. Fast Model Hold Summary
 51. Fast Model Recovery Summary
 52. Fast Model Removal Summary
 53. Fast Model Minimum Pulse Width Summary
 54. Fast Model Setup: 'CLOCK_50'
 55. Fast Model Setup: 'frequencyDivider:fd1|clock1'
 56. Fast Model Setup: 'ControlUnit:ctrlUnit|ULAControl[0]'
 57. Fast Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 58. Fast Model Setup: 'EthernetMod:PacketGen|current_state.SENDING'
 59. Fast Model Setup: 'frequencyDivider:fd2|clock1'
 60. Fast Model Setup: 'EthernetMod:PacketRcv|current_state.IDLE'
 61. Fast Model Setup: 'EthernetMod:PacketGen|current_state.IDLE'
 62. Fast Model Setup: 'EthernetMod:PacketRcv|buffer[0]'
 63. Fast Model Setup: 'EthernetMod:PacketGen|dataSend[0]'
 64. Fast Model Hold: 'EthernetMod:PacketGen|dataSend[0]'
 65. Fast Model Hold: 'EthernetMod:PacketRcv|buffer[0]'
 66. Fast Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 67. Fast Model Hold: 'ControlUnit:ctrlUnit|ULAControl[0]'
 68. Fast Model Hold: 'EthernetMod:PacketGen|current_state.SENDING'
 69. Fast Model Hold: 'EthernetMod:PacketGen|current_state.IDLE'
 70. Fast Model Hold: 'frequencyDivider:fd2|clock1'
 71. Fast Model Hold: 'EthernetMod:PacketRcv|current_state.IDLE'
 72. Fast Model Hold: 'frequencyDivider:fd1|clock1'
 73. Fast Model Hold: 'CLOCK_50'
 74. Fast Model Recovery: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 75. Fast Model Removal: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 76. Fast Model Minimum Pulse Width: 'CLOCK_50'
 77. Fast Model Minimum Pulse Width: 'frequencyDivider:fd1|clock1'
 78. Fast Model Minimum Pulse Width: 'frequencyDivider:fd2|clock1'
 79. Fast Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 80. Fast Model Minimum Pulse Width: 'ControlUnit:ctrlUnit|ULAControl[0]'
 81. Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.IDLE'
 82. Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.SENDING'
 83. Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|dataSend[0]'
 84. Fast Model Minimum Pulse Width: 'EthernetMod:PacketRcv|buffer[0]'
 85. Fast Model Minimum Pulse Width: 'EthernetMod:PacketRcv|current_state.IDLE'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Multicorner Timing Analysis Summary
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Progagation Delay
 98. Minimum Progagation Delay
 99. Setup Transfers
100. Hold Transfers
101. Recovery Transfers
102. Removal Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                          ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ControlUnit:ctrlUnit|ULAControl[0] }                                                                                ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EthernetMod:PacketGen|current_state.IDLE }                                                                          ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EthernetMod:PacketGen|current_state.SENDING }                                                                       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EthernetMod:PacketGen|dataSend[0] }                                                                                 ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EthernetMod:PacketRcv|buffer[0] }                                                                                   ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EthernetMod:PacketRcv|current_state.IDLE }                                                                          ;
; frequencyDivider:fd1|clock1                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequencyDivider:fd1|clock1 }                                                                                       ;
; frequencyDivider:fd2|clock1                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequencyDivider:fd2|clock1 }                                                                                       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+-------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                        ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 169.66 MHz      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; limit due to hold check ;
; 104.9 MHz  ; 104.9 MHz       ; CLOCK_50                                                                                                          ;                         ;
; 186.6 MHz  ; 186.6 MHz       ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ;                         ;
; 208.42 MHz ; 146.71 MHz      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 211.6 MHz  ; 211.6 MHz       ; EthernetMod:PacketGen|current_state.IDLE                                                                          ;                         ;
; 214.73 MHz ; 214.73 MHz      ; frequencyDivider:fd1|clock1                                                                                       ;                         ;
; 230.73 MHz ; 230.73 MHz      ; EthernetMod:PacketRcv|buffer[0]                                                                                   ;                         ;
; 355.24 MHz ; 155.38 MHz      ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; limit due to hold check ;
; 382.12 MHz ; 164.91 MHz      ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; limit due to hold check ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                          ; -10.692 ; -398.107      ;
; frequencyDivider:fd1|clock1                                                                                       ; -10.078 ; -590.464      ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -7.598  ; -58.519       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.061  ; -73.673       ;
; frequencyDivider:fd2|clock1                                                                                       ; -4.678  ; -33.938       ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; -4.401  ; -40.129       ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -4.359  ; -22.110       ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; -3.726  ; -14.548       ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; -3.334  ; -22.965       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; -1.815  ; -6.148        ;
+-------------------------------------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; -4.971 ; -29.204       ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; -4.140 ; -24.866       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.408 ; -49.950       ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; -3.032 ; -14.487       ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -2.947 ; -20.931       ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; -1.076 ; -2.623        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -0.616 ; -2.822        ;
; frequencyDivider:fd2|clock1                                                                                       ; -0.459 ; -0.611        ;
; frequencyDivider:fd1|clock1                                                                                       ; 0.253  ; 0.000         ;
; CLOCK_50                                                                                                          ; 0.391  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.287 ; -5.287        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.494 ; -1.494        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -274.684      ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.838 ; -42.756       ;
; frequencyDivider:fd1|clock1                                                                                       ; -0.500 ; -73.000       ;
; frequencyDivider:fd2|clock1                                                                                       ; -0.500 ; -11.000       ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0.500  ; 0.000         ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0.500  ; 0.000         ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -10.692 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.839     ; 6.889      ;
; -10.517 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 6.866      ;
; -10.489 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.864     ; 6.661      ;
; -10.447 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.853     ; 6.630      ;
; -10.330 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.835     ; 6.531      ;
; -10.298 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.712     ; 6.622      ;
; -10.281 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.686     ; 6.631      ;
; -10.244 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.878     ; 6.402      ;
; -10.085 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.849     ; 6.272      ;
; -10.062 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.711     ; 6.387      ;
; -10.017 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.550     ; 6.503      ;
; -10.009 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 6.358      ;
; -9.955  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 6.308      ;
; -9.937  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 6.290      ;
; -9.851  ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.835     ; 6.052      ;
; -9.822  ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.835     ; 6.023      ;
; -9.814  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.575     ; 6.275      ;
; -9.790  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.712     ; 6.114      ;
; -9.727  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.672     ; 6.091      ;
; -9.719  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.682     ; 6.073      ;
; -9.702  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 6.055      ;
; -9.701  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.682     ; 6.055      ;
; -9.655  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.546     ; 6.145      ;
; -9.613  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 5.962      ;
; -9.609  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 5.958      ;
; -9.606  ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.849     ; 5.793      ;
; -9.577  ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.849     ; 5.764      ;
; -9.572  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.662     ; 5.946      ;
; -9.541  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.792     ; 5.785      ;
; -9.520  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.697     ; 5.859      ;
; -9.466  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.682     ; 5.820      ;
; -9.447  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 5.800      ;
; -9.429  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 5.782      ;
; -9.377  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.686     ; 5.727      ;
; -9.373  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.686     ; 5.723      ;
; -9.365  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.668     ; 5.733      ;
; -9.350  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.817     ; 5.569      ;
; -9.349  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 5.698      ;
; -9.303  ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.839     ; 5.500      ;
; -9.300  ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.839     ; 5.497      ;
; -9.284  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.941     ; 5.379      ;
; -9.213  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.788     ; 5.461      ;
; -9.203  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.781     ; 5.458      ;
; -9.197  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.792     ; 5.441      ;
; -9.194  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.683     ; 5.547      ;
; -9.193  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.792     ; 5.437      ;
; -9.176  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.546     ; 5.666      ;
; -9.147  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.546     ; 5.637      ;
; -9.131  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.788     ; 5.379      ;
; -9.105  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 5.454      ;
; -9.102  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.788     ; 5.350      ;
; -9.101  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.687     ; 5.450      ;
; -9.087  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.800     ; 5.323      ;
; -9.058  ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.853     ; 5.241      ;
; -9.055  ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.853     ; 5.238      ;
; -9.022  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.813     ; 5.245      ;
; -9.013  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.817     ; 5.232      ;
; -9.010  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.658     ; 5.388      ;
; -9.006  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.817     ; 5.225      ;
; -9.002  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.817     ; 5.221      ;
; -8.996  ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.667     ; 5.365      ;
; -8.992  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.658     ; 5.370      ;
; -8.956  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.937     ; 5.055      ;
; -8.940  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.941     ; 5.035      ;
; -8.940  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.813     ; 5.163      ;
; -8.936  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.941     ; 5.031      ;
; -8.911  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.813     ; 5.134      ;
; -8.886  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.668     ; 5.254      ;
; -8.875  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.777     ; 5.134      ;
; -8.874  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.937     ; 4.973      ;
; -8.871  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.800     ; 5.107      ;
; -8.859  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.781     ; 5.114      ;
; -8.857  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.668     ; 5.225      ;
; -8.855  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.781     ; 5.110      ;
; -8.845  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.937     ; 4.944      ;
; -8.822  ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.842     ; 5.016      ;
; -8.793  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.800     ; 5.029      ;
; -8.793  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.777     ; 5.052      ;
; -8.780  ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.667     ; 5.149      ;
; -8.764  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.777     ; 5.023      ;
; -8.757  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.658     ; 5.135      ;
; -8.756  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.966     ; 4.826      ;
; -8.702  ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.667     ; 5.071      ;
; -8.671  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.806     ; 4.901      ;
; -8.668  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.662     ; 5.042      ;
; -8.664  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.662     ; 5.038      ;
; -8.628  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.550     ; 5.114      ;
; -8.625  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.550     ; 5.111      ;
; -8.624  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.643     ; 5.017      ;
; -8.568  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.796     ; 4.808      ;
; -8.539  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.796     ; 4.779      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.533  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.056     ; 9.513      ;
; -8.477  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.367     ; 9.146      ;
+---------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'frequencyDivider:fd1|clock1'                                                                                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node              ; Launch Clock                                                                                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -10.078 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.077     ; 7.037      ;
; -10.076 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.077     ; 7.035      ;
; -10.075 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.077     ; 7.034      ;
; -10.073 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.077     ; 7.032      ;
; -10.070 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.078     ; 7.028      ;
; -10.069 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.078     ; 7.027      ;
; -10.069 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.077     ; 7.028      ;
; -10.064 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.078     ; 7.022      ;
; -9.954  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.902     ; 7.088      ;
; -9.952  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.902     ; 7.086      ;
; -9.951  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.902     ; 7.085      ;
; -9.949  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.902     ; 7.083      ;
; -9.946  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.903     ; 7.079      ;
; -9.945  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.903     ; 7.078      ;
; -9.945  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.902     ; 7.079      ;
; -9.940  ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -3.903     ; 7.073      ;
; -9.898  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.040     ; 6.894      ;
; -9.896  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.040     ; 6.892      ;
; -9.895  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.040     ; 6.891      ;
; -9.893  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.040     ; 6.889      ;
; -9.890  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.041     ; 6.885      ;
; -9.889  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.041     ; 6.884      ;
; -9.889  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.040     ; 6.885      ;
; -9.884  ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.041     ; 6.879      ;
; -9.751  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.059     ; 6.728      ;
; -9.749  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.059     ; 6.726      ;
; -9.748  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.059     ; 6.725      ;
; -9.746  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.059     ; 6.723      ;
; -9.743  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.060     ; 6.719      ;
; -9.742  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.060     ; 6.718      ;
; -9.742  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.059     ; 6.719      ;
; -9.737  ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.060     ; 6.713      ;
; -9.641  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.200     ; 6.477      ;
; -9.639  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.200     ; 6.475      ;
; -9.638  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.200     ; 6.474      ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.046     ;
; -9.636  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.200     ; 6.472      ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.634  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.044     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.043     ;
; -9.633  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.201     ; 6.468      ;
; -9.632  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.201     ; 6.467      ;
; -9.632  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.200     ; 6.468      ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.631  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.041     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.628  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.036     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.374      ; 11.037     ;
; -9.627  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.201     ; 6.462      ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.622  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.373      ; 11.031     ;
; -9.619  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.051     ; 6.604      ;
; -9.617  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.051     ; 6.602      ;
; -9.616  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.051     ; 6.601      ;
; -9.614  ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -4.051     ; 6.599      ;
+---------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                  ; Launch Clock                                                                                                      ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -7.598 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.272     ; 4.500      ;
; -7.482 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.128     ; 4.398      ;
; -7.440 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.111     ; 4.372      ;
; -7.418 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.129     ; 4.289      ;
; -7.367 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.395     ; 4.146      ;
; -7.334 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.235     ; 4.273      ;
; -7.287 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.254     ; 4.207      ;
; -7.237 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.097     ; 4.314      ;
; -7.176 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.074     ; 4.145      ;
; -7.171 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.110     ; 4.105      ;
; -7.170 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.109     ; 4.112      ;
; -7.167 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.108     ; 4.095      ;
; -7.154 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.092     ; 4.062      ;
; -7.137 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.936     ; 4.244      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.133 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.179      ; 8.486      ;
; -7.129 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.093     ; 4.079      ;
; -7.122 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.110     ; 4.027      ;
; -7.122 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.098     ; 4.067      ;
; -7.121 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.953     ; 4.212      ;
; -7.114 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.954     ; 4.160      ;
; -7.107 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.111     ; 3.996      ;
; -7.093 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.246     ; 4.021      ;
; -7.031 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.121     ; 4.084      ;
; -7.026 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.135     ; 3.934      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -7.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.323      ; 8.384      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.975 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.340      ; 8.358      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.953 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.322      ; 8.275      ;
; -6.935 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.085     ; 3.893      ;
; -6.930 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.960     ; 4.013      ;
; -6.915 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.977     ; 3.982      ;
; -6.906 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.091     ; 3.859      ;
; -6.893 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.234     ; 3.702      ;
; -6.890 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.934     ; 4.007      ;
; -6.879 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.271     ; 3.782      ;
; -6.873 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.960     ; 3.956      ;
; -6.865 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.258     ; 3.650      ;
; -6.859 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.091     ; 3.819      ;
; -6.856 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.090     ; 3.802      ;
; -6.851 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.978     ; 3.873      ;
; -6.843 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.109     ; 3.777      ;
; -6.821 ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.500        ; -1.450     ; 5.045      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.342      ; 8.098      ;
; -6.705 ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.500        ; -1.306     ; 4.943      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.343      ; 8.081      ;
; -6.696 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.117     ; 3.622      ;
; -6.663 ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.500        ; -1.289     ; 4.917      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.657 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[1] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.341      ; 8.013      ;
; -6.641 ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.500        ; -1.307     ; 4.834      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.616 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.490      ; 8.280      ;
; -6.614 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -3.141     ; 3.647      ;
; -6.612 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 1.316      ; 7.971      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                           ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -5.061 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.013      ; 6.071      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.886 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.290      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.853 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.049      ; 6.278      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.669 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.905      ; 6.071      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.528 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.011      ; 6.214      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.461 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.941      ; 6.278      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.136 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.903      ; 6.214      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -4.103 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.290      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.838 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.254      ; 7.308      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.255 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.041      ; 7.332      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.247 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.193      ; 7.311      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.242 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.317      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.042      ; 7.039      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.149 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.027      ; 7.179      ;
; -3.143 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[0] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.017      ; 7.192      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'frequencyDivider:fd2|clock1'                                                                                                                                                                                  ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock                                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; -4.678 ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -4.722     ; 0.492      ;
; -4.677 ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -4.719     ; 0.494      ;
; -4.629 ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -4.677     ; 0.488      ;
; -4.515 ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -4.551     ; 0.500      ;
; -3.347 ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.891     ; 0.492      ;
; -3.346 ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.888     ; 0.494      ;
; -3.298 ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.846     ; 0.488      ;
; -3.184 ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.720     ; 0.500      ;
; -3.102 ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -3.014     ; 0.624      ;
; -2.821 ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.212     ; 0.645      ;
; -2.818 ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -2.849     ; 0.505      ;
; -2.587 ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.135     ; 0.488      ;
; -2.583 ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -3.139     ; 0.480      ;
; -2.512 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -1.681     ; 1.367      ;
; -2.507 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -1.681     ; 1.362      ;
; -2.292 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -1.876     ; 0.952      ;
; -1.771 ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -2.183     ; 0.624      ;
; -1.487 ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -2.018     ; 0.505      ;
; -0.836 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.505     ; 1.367      ;
; -0.831 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.505     ; 1.362      ;
; -0.774 ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.128     ; 0.682      ;
; -0.754 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; 0.330      ; 1.620      ;
; -0.616 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.700     ; 0.952      ;
; -0.447 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; 0.337      ; 1.320      ;
; -0.427 ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.982     ; 0.481      ;
; 0.922  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; 1.506      ; 1.620      ;
; 1.229  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; 1.513      ; 1.320      ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.401 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.136     ; 1.780      ;
; -4.347 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.137     ; 1.750      ;
; -4.332 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.137     ; 1.710      ;
; -4.274 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.638     ; 1.175      ;
; -4.247 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.138     ; 1.649      ;
; -4.192 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.144     ; 1.552      ;
; -4.130 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.637     ; 1.032      ;
; -4.096 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.736     ; 1.875      ;
; -4.081 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -2.143     ; 1.442      ;
; -3.946 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.882     ; 1.568      ;
; -3.918 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.884     ; 1.581      ;
; -3.898 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.738     ; 1.679      ;
; -3.822 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.737     ; 1.600      ;
; -3.774 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.883     ; 1.438      ;
; -3.750 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.737     ; 1.532      ;
; -3.709 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.883     ; 1.330      ;
; -2.105 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.140      ; 1.784      ;
; -1.850 ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.267      ; 1.517      ;
; -1.810 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.634      ; 1.948      ;
; -1.803 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[3]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.967      ; 2.274      ;
; -1.749 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.894      ; 2.190      ;
; -1.682 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.040      ; 2.241      ;
; -1.673 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[6]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.974      ; 2.162      ;
; -1.647 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.641      ; 1.803      ;
; -1.623 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[2]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.473      ; 1.635      ;
; -1.617 ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 1.517      ;
; -1.591 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.224      ; 1.215      ;
; -1.587 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.640      ; 1.767      ;
; -1.584 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[4]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.973      ; 2.097      ;
; -1.581 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.515      ; 1.496      ;
; -1.444 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.514      ; 1.358      ;
; -1.358 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; -0.043     ; 1.215      ;
; -1.348 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.248      ; 1.496      ;
; -1.335 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.041      ; 1.891      ;
; -1.298 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.267      ; 1.366      ;
; -1.267 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.227      ; 2.041      ;
; -1.261 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.267      ; 1.077      ;
; -1.237 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.373      ; 2.129      ;
; -1.214 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.228      ; 1.946      ;
; -1.211 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.247      ; 1.358      ;
; -1.207 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.268      ; 1.276      ;
; -1.205 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.267      ; 1.275      ;
; -1.197 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.558      ; 1.304      ;
; -1.131 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.033      ; 1.668      ;
; -1.112 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.895      ; 1.511      ;
; -1.106 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.374      ; 1.995      ;
; -1.102 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.178      ; 1.799      ;
; -1.065 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 1.366      ;
; -1.028 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 1.077      ;
; -0.974 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.001      ; 1.276      ;
; -0.972 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 1.275      ;
; -0.964 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.291      ; 1.304      ;
; -0.930 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.179      ; 1.624      ;
; -0.899 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.220      ; 1.175      ;
; -0.870 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.557      ; 0.976      ;
; -0.866 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.032      ; 1.445      ;
; -0.637 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.290      ; 0.976      ;
; -0.544 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.231      ; 0.830      ;
; -0.183 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.309      ; 1.543      ;
; -0.179 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.308      ; 1.540      ;
; -0.171 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 2.065      ; 1.990      ;
; -0.064 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.556      ; 1.270      ;
; 0.124  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 1.599      ; 1.274      ;
; 0.189  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 2.210      ; 1.790      ;
; 0.317  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.309      ; 1.543      ;
; 0.321  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.308      ; 1.540      ;
; 0.329  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 2.065      ; 1.990      ;
; 0.436  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.556      ; 1.270      ;
; 0.600  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 2.211      ; 1.376      ;
; 0.624  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.599      ; 1.274      ;
; 0.689  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 2.210      ; 1.790      ;
; 1.100  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 2.211      ; 1.376      ;
; 1.536  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 3.341      ; 1.860      ;
; 1.572  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 3.146      ; 1.629      ;
; 1.833  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 3.330      ; 1.553      ;
; 2.434  ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 3.139      ; 1.036      ;
; 2.470  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 4.025      ; 1.442      ;
; 2.680  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 4.049      ; 1.267      ;
; 2.970  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 4.025      ; 1.442      ;
; 3.180  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 4.049      ; 1.267      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.359 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -2.239     ; 2.120      ;
; -4.291 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -2.241     ; 2.050      ;
; -4.184 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.476     ; 3.208      ;
; -3.926 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.477     ; 2.949      ;
; -3.914 ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.331     ; 3.083      ;
; -3.703 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.077     ; 3.126      ;
; -3.609 ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.794     ; 1.837      ;
; -3.542 ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.424      ; 3.466      ;
; -3.453 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.076     ; 2.877      ;
; -3.443 ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.070     ; 2.873      ;
; -3.429 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.795     ; 1.656      ;
; -3.293 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.790     ; 1.525      ;
; -3.166 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.793     ; 1.395      ;
; -2.918 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.794     ; 1.120      ;
; -2.882 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.797     ; 1.081      ;
; -2.876 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.794     ; 1.107      ;
; -2.836 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.792     ; 1.085      ;
; -2.761 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.799     ; 0.958      ;
; -2.710 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.794     ; 0.957      ;
; -2.455 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.002     ; 2.772      ;
; -2.357 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 2.662      ;
; -2.282 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.763      ; 3.864      ;
; -2.271 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 2.590      ;
; -2.270 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 2.270      ;
; -2.184 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.765      ; 3.754      ;
; -2.173 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.002      ; 2.480      ;
; -2.024 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.762      ; 3.605      ;
; -2.009 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.734      ; 3.243      ;
; -1.978 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.163      ; 3.960      ;
; -1.926 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.764      ; 3.495      ;
; -1.880 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.165      ; 3.850      ;
; -1.815 ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 1.837      ;
; -1.801 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.162      ; 3.782      ;
; -1.750 ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.908      ; 3.477      ;
; -1.703 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.164      ; 3.672      ;
; -1.635 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.001     ; 1.656      ;
; -1.595 ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.910      ; 3.310      ;
; -1.509 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.734      ; 3.243      ;
; -1.499 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.004      ; 1.525      ;
; -1.451 ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.169      ; 3.439      ;
; -1.444 ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.663      ; 3.926      ;
; -1.434 ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.665      ; 3.904      ;
; -1.392 ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.171      ; 3.368      ;
; -1.372 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.001      ; 1.395      ;
; -1.124 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 1.120      ;
; -1.089 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.419      ; 1.508      ;
; -1.088 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.003     ; 1.081      ;
; -1.082 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 1.107      ;
; -1.042 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.002      ; 1.085      ;
; -0.967 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.005     ; 0.958      ;
; -0.916 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.957      ;
; -0.700 ; EthernetMod:PacketRcv|current_state.HEARING    ; EthernetMod:PacketRcv|flag         ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.191      ; 0.741      ;
; -0.182 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.239      ; 2.740      ;
; -0.085 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.329      ; 1.160      ;
; -0.084 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.241      ; 2.630      ;
; -0.059 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.333      ; 1.164      ;
; -0.050 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.332      ; 1.157      ;
; -0.042 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.334      ; 1.167      ;
; 0.099  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 3.975      ; 3.681      ;
; 0.233  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 3.973      ; 3.559      ;
; 0.415  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.329      ; 1.160      ;
; 0.441  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.333      ; 1.164      ;
; 0.450  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.332      ; 1.157      ;
; 0.458  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.334      ; 1.167      ;
; 0.570  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.660      ; 2.395      ;
; 0.599  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 3.975      ; 3.681      ;
; 0.733  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 3.973      ; 3.559      ;
; 0.885  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.658      ; 2.092      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.726 ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; -2.778     ; 0.988      ;
; -3.583 ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; -2.777     ; 0.846      ;
; -2.384 ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.267     ; 1.517      ;
; -2.125 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.310     ; 1.215      ;
; -2.115 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.019     ; 1.496      ;
; -1.978 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.020     ; 1.358      ;
; -1.832 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.267     ; 1.366      ;
; -1.795 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.267     ; 1.077      ;
; -1.741 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.266     ; 1.276      ;
; -1.739 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.267     ; 1.275      ;
; -1.731 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.024      ; 1.304      ;
; -1.707 ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.557      ;
; -1.617 ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.517      ;
; -1.558 ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.001      ; 1.409      ;
; -1.555 ; EthernetMod:PacketGen|macCount[2]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.595      ;
; -1.404 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.023      ; 0.976      ;
; -1.365 ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[0]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.656      ;
; -1.358 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; -0.043     ; 1.215      ;
; -1.348 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.248      ; 1.496      ;
; -1.211 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.247      ; 1.358      ;
; -1.075 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.333      ; 1.448      ;
; -1.065 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.366      ;
; -1.028 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.077      ;
; -0.974 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.001      ; 1.276      ;
; -0.972 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 1.275      ;
; -0.964 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.291      ; 1.304      ;
; -0.637 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.290      ; 0.976      ;
; -0.450 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 1.042      ; 1.543      ;
; -0.446 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 1.041      ; 1.540      ;
; -0.331 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 1.289      ; 1.270      ;
; -0.143 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 1.332      ; 1.274      ;
; 0.050  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.042      ; 1.543      ;
; 0.054  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.041      ; 1.540      ;
; 0.169  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.289      ; 1.270      ;
; 0.357  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.332      ; 1.274      ;
; 0.820  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 3.111      ; 2.141      ;
; 1.367  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 3.110      ; 2.034      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'EthernetMod:PacketRcv|buffer[0]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; -3.334 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.102     ; 3.137      ;
; -3.276 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.473     ; 2.857      ;
; -3.256 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.004     ; 3.305      ;
; -3.240 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.106     ; 3.178      ;
; -3.008 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.102     ; 2.954      ;
; -2.833 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.475     ; 2.397      ;
; -2.729 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.371     ; 2.412      ;
; -2.709 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.098      ; 2.860      ;
; -2.705 ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.102      ; 2.860      ;
; -2.693 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.004     ; 2.733      ;
; -2.646 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.371     ; 2.329      ;
; -2.626 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.098      ; 2.777      ;
; -2.610 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.004     ; 2.650      ;
; -2.461 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.509      ;
; -2.448 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.353      ;
; -2.400 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.373      ; 2.678      ;
; -2.377 ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.421      ;
; -2.342 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.002      ; 2.398      ;
; -2.322 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.471      ; 2.846      ;
; -2.306 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.369      ; 2.719      ;
; -2.295 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.306      ;
; -2.242 ; EthernetMod:PacketRcv|buffer[7]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.295      ;
; -2.235 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.469      ; 2.757      ;
; -2.219 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.367      ; 2.630      ;
; -2.074 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.373      ; 2.495      ;
; -2.066 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 2.114      ;
; -1.915 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 1.969      ;
; -1.583 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 1.622      ;
; -0.952 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.106      ; 3.109      ;
; -0.772 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.105      ; 2.928      ;
; -0.771 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.034      ; 2.823      ;
; -0.756 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.871      ; 3.032      ;
; -0.735 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[1]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.627      ; 1.873      ;
; -0.720 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[7]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.623      ; 1.896      ;
; -0.698 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.500      ; 2.752      ;
; -0.691 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[3]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.525      ; 1.621      ;
; -0.678 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.969      ; 3.200      ;
; -0.670 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[2]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.152      ; 1.361      ;
; -0.662 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.867      ; 3.073      ;
; -0.648 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.435      ; 1.137      ;
; -0.642 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[5]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.154      ; 1.350      ;
; -0.636 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.110      ; 2.797      ;
; -0.591 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.033      ; 2.642      ;
; -0.552 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[6]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.521      ; 1.617      ;
; -0.539 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[4]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.525      ; 1.612      ;
; -0.509 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.107      ; 2.667      ;
; -0.477 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.023      ; 3.051      ;
; -0.455 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.038      ; 2.511      ;
; -0.430 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.871      ; 2.849      ;
; -0.330 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.188      ; 1.557      ;
; -0.328 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.035      ; 2.381      ;
; -0.270 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.951      ; 2.739      ;
; -0.256 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.871      ; 3.032      ;
; -0.255 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.498      ; 2.292      ;
; -0.219 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.022      ; 2.792      ;
; -0.198 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.500      ; 2.752      ;
; -0.178 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.969      ; 3.200      ;
; -0.167 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.762      ; 0.940      ;
; -0.162 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.867      ; 3.073      ;
; -0.056 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.973      ; 2.540      ;
; -0.012 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.950      ; 2.480      ;
; -0.008 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.056      ; 1.108      ;
; 0.004  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.422      ; 2.969      ;
; 0.007  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.759      ; 0.805      ;
; 0.019  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.067      ; 0.953      ;
; 0.070  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.871      ; 2.849      ;
; 0.161  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.168      ; 2.558      ;
; 0.165  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.923      ; 3.309      ;
; 0.166  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.061      ; 0.943      ;
; 0.211  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.350      ; 2.657      ;
; 0.245  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.498      ; 2.292      ;
; 0.254  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.423      ; 2.720      ;
; 0.307  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|dataStore[7]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.640      ; 1.505      ;
; 0.354  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.429      ; 2.626      ;
; 0.368  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.096      ; 2.246      ;
; 0.372  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.851      ; 2.997      ;
; 0.444  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.973      ; 2.540      ;
; 0.447  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.259      ; 0.827      ;
; 0.453  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|dataStore[5]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.787      ; 1.426      ;
; 0.461  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.351      ; 2.408      ;
; 0.487  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.258      ; 0.822      ;
; 0.561  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 3.357      ; 2.314      ;
; 0.715  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|dataStore[4]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.042      ; 1.427      ;
; 0.729  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|dataStore[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.613      ; 1.190      ;
; 0.825  ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.185      ; 1.411      ;
; 0.842  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.900      ; 3.109      ;
; 0.959  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|dataStore[6]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.042      ; 1.395      ;
; 1.022  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.899      ; 2.928      ;
; 1.023  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.828      ; 2.823      ;
; 1.145  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|dataStore[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.021      ; 1.188      ;
; 1.158  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.904      ; 2.797      ;
; 1.203  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.827      ; 2.642      ;
; 1.285  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.901      ; 2.667      ;
; 1.339  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.832      ; 2.511      ;
; 1.466  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.829      ; 2.381      ;
; 1.636  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|dataStore[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.515      ; 1.052      ;
; 1.698  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 5.233      ; 3.086      ;
; 1.905  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 5.161      ; 2.774      ;
; 2.018  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 3.887      ; 1.920      ;
; 2.198  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 5.233      ; 3.086      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'EthernetMod:PacketGen|dataSend[0]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.815 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 1.837      ;
; -1.635 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.001     ; 1.656      ;
; -1.499 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.004      ; 1.525      ;
; -1.372 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.001      ; 1.395      ;
; -1.124 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 1.120      ;
; -1.088 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.003     ; 1.081      ;
; -1.082 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 1.107      ;
; -1.042 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.002      ; 1.085      ;
; -0.967 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.005     ; 0.958      ;
; -0.916 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.957      ;
; -0.621 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.937      ; 3.109      ;
; -0.441 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.936      ; 2.928      ;
; -0.440 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.865      ; 2.823      ;
; -0.305 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.941      ; 2.797      ;
; -0.260 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.864      ; 2.642      ;
; -0.178 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.938      ; 2.667      ;
; -0.124 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.869      ; 2.511      ;
; -0.024 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|flag                       ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.367      ; 0.741      ;
; -0.021 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.794      ; 1.837      ;
; 0.003  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.866      ; 2.381      ;
; 0.159  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.793      ; 1.656      ;
; 0.295  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.798      ; 1.525      ;
; 0.422  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.795      ; 1.395      ;
; 0.670  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.794      ; 1.120      ;
; 0.706  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.791      ; 1.081      ;
; 0.712  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.794      ; 1.107      ;
; 0.752  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.796      ; 1.085      ;
; 0.778  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.090      ; 0.827      ;
; 0.818  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.089      ; 0.822      ;
; 0.827  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.789      ; 0.958      ;
; 0.854  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.854      ; 3.051      ;
; 0.878  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.794      ; 0.957      ;
; 1.061  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.782      ; 2.739      ;
; 1.112  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.853      ; 2.792      ;
; 1.156  ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 3.016      ; 1.411      ;
; 1.173  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.731      ; 3.109      ;
; 1.319  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.781      ; 2.480      ;
; 1.335  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.253      ; 2.969      ;
; 1.353  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.730      ; 2.928      ;
; 1.354  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.659      ; 2.823      ;
; 1.489  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.735      ; 2.797      ;
; 1.492  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.999      ; 2.558      ;
; 1.496  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.754      ; 3.309      ;
; 1.534  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.658      ; 2.642      ;
; 1.542  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.181      ; 2.657      ;
; 1.585  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.254      ; 2.720      ;
; 1.616  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.732      ; 2.667      ;
; 1.670  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.663      ; 2.511      ;
; 1.685  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.260      ; 2.626      ;
; 1.699  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.927      ; 2.246      ;
; 1.703  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.682      ; 2.997      ;
; 1.709  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 3.123      ; 1.160      ;
; 1.735  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 3.127      ; 1.164      ;
; 1.744  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 3.126      ; 1.157      ;
; 1.752  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 3.128      ; 1.167      ;
; 1.792  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.182      ; 2.408      ;
; 1.797  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.660      ; 2.381      ;
; 1.892  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 4.188      ; 2.314      ;
; 2.209  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.123      ; 1.160      ;
; 2.235  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.127      ; 1.164      ;
; 2.244  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.126      ; 1.157      ;
; 2.252  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 3.128      ; 1.167      ;
; 2.349  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.718      ; 1.920      ;
; 2.529  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 6.064      ; 3.086      ;
; 2.556  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.646      ; 1.608      ;
; 2.694  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.749      ; 1.606      ;
; 2.736  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 5.992      ; 2.774      ;
; 2.799  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.750      ; 1.466      ;
; 3.029  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 6.064      ; 3.086      ;
; 3.184  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.551      ; 0.984      ;
; 3.236  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 5.992      ; 2.774      ;
; 3.523  ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 4.722      ; 1.018      ;
; 4.576  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 5.897      ; 1.176      ;
; 5.076  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 5.897      ; 1.176      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'EthernetMod:PacketGen|dataSend[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; -4.971 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 5.897      ; 1.176      ;
; -4.471 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 5.897      ; 1.176      ;
; -3.218 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 5.992      ; 2.774      ;
; -3.204 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.722      ; 1.018      ;
; -3.067 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.551      ; 0.984      ;
; -2.978 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 6.064      ; 3.086      ;
; -2.784 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.750      ; 1.466      ;
; -2.718 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 5.992      ; 2.774      ;
; -2.643 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.749      ; 1.606      ;
; -2.538 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.646      ; 1.608      ;
; -2.525 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.659      ; 1.634      ;
; -2.478 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 6.064      ; 3.086      ;
; -2.298 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.718      ; 1.920      ;
; -2.284 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.731      ; 1.947      ;
; -2.219 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.126      ; 1.157      ;
; -2.213 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.127      ; 1.164      ;
; -2.213 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.123      ; 1.160      ;
; -2.211 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.128      ; 1.167      ;
; -1.874 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.188      ; 2.314      ;
; -1.779 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.660      ; 2.381      ;
; -1.774 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.182      ; 2.408      ;
; -1.719 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 3.126      ; 1.157      ;
; -1.713 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 3.127      ; 1.164      ;
; -1.713 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 3.123      ; 1.160      ;
; -1.711 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 3.128      ; 1.167      ;
; -1.685 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.682      ; 2.997      ;
; -1.681 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.927      ; 2.246      ;
; -1.652 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.663      ; 2.511      ;
; -1.634 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.260      ; 2.626      ;
; -1.565 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.732      ; 2.667      ;
; -1.534 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.254      ; 2.720      ;
; -1.524 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.181      ; 2.657      ;
; -1.516 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.658      ; 2.642      ;
; -1.445 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.754      ; 3.309      ;
; -1.441 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.999      ; 2.558      ;
; -1.438 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.735      ; 2.797      ;
; -1.302 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 4.730      ; 2.928      ;
; -1.301 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.781      ; 2.480      ;
; -1.284 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 4.253      ; 2.969      ;
; -1.105 ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 3.016      ; 1.411      ;
; -1.061 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.853      ; 2.792      ;
; -1.043 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.782      ; 2.739      ;
; -0.837 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.794      ; 0.957      ;
; -0.831 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.789      ; 0.958      ;
; -0.803 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 3.854      ; 3.051      ;
; -0.767 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.089      ; 0.822      ;
; -0.763 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.090      ; 0.827      ;
; -0.731 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.865      ; 1.634      ;
; -0.711 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.796      ; 1.085      ;
; -0.710 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.791      ; 1.081      ;
; -0.687 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.794      ; 1.107      ;
; -0.674 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.794      ; 1.120      ;
; -0.490 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.937      ; 1.947      ;
; -0.400 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.795      ; 1.395      ;
; -0.273 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.798      ; 1.525      ;
; -0.137 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.793      ; 1.656      ;
; -0.126 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|flag                       ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.367      ; 0.741      ;
; 0.015  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.866      ; 2.381      ;
; 0.043  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.794      ; 1.837      ;
; 0.142  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.869      ; 2.511      ;
; 0.229  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.938      ; 2.667      ;
; 0.278  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.864      ; 2.642      ;
; 0.356  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.941      ; 2.797      ;
; 0.492  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.936      ; 2.928      ;
; 0.957  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.957      ;
; 0.963  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.005     ; 0.958      ;
; 1.083  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.002      ; 1.085      ;
; 1.084  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.003     ; 1.081      ;
; 1.107  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 1.107      ;
; 1.120  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 1.120      ;
; 1.394  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.001      ; 1.395      ;
; 1.521  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.004      ; 1.525      ;
; 1.657  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.001     ; 1.656      ;
; 1.837  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 1.837      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'EthernetMod:PacketRcv|buffer[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; -4.140 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 5.066      ; 1.176      ;
; -3.640 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 5.066      ; 1.176      ;
; -2.873 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.891      ; 1.018      ;
; -2.736 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.720      ; 0.984      ;
; -2.617 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|dataStore[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.824      ; 1.207      ;
; -2.453 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.919      ; 1.466      ;
; -2.387 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 5.161      ; 2.774      ;
; -2.312 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.918      ; 1.606      ;
; -2.207 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.815      ; 1.608      ;
; -2.194 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.828      ; 1.634      ;
; -2.147 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 5.233      ; 3.086      ;
; -2.117 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|dataStore[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.824      ; 1.207      ;
; -1.967 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.887      ; 1.920      ;
; -1.953 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.900      ; 1.947      ;
; -1.887 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 5.161      ; 2.774      ;
; -1.647 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 5.233      ; 3.086      ;
; -1.463 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|dataStore[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.515      ; 1.052      ;
; -1.448 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.829      ; 2.381      ;
; -1.321 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.832      ; 2.511      ;
; -1.234 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.901      ; 2.667      ;
; -1.185 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.827      ; 2.642      ;
; -1.107 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.904      ; 2.797      ;
; -0.971 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 3.899      ; 2.928      ;
; -0.833 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|dataStore[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.021      ; 1.188      ;
; -0.774 ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.185      ; 1.411      ;
; -0.647 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|dataStore[6]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.042      ; 1.395      ;
; -0.615 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|dataStore[4]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.042      ; 1.427      ;
; -0.543 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.357      ; 2.314      ;
; -0.443 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.351      ; 2.408      ;
; -0.436 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.258      ; 0.822      ;
; -0.433 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.973      ; 2.540      ;
; -0.432 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.259      ; 0.827      ;
; -0.423 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|dataStore[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.613      ; 1.190      ;
; -0.400 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.034      ; 1.634      ;
; -0.361 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|dataStore[5]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.787      ; 1.426      ;
; -0.354 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.851      ; 2.997      ;
; -0.350 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.096      ; 2.246      ;
; -0.303 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.429      ; 2.626      ;
; -0.206 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.498      ; 2.292      ;
; -0.203 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.423      ; 2.720      ;
; -0.193 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.350      ; 2.657      ;
; -0.159 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.106      ; 1.947      ;
; -0.135 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|dataStore[7]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.640      ; 1.505      ;
; -0.118 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.061      ; 0.943      ;
; -0.114 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.923      ; 3.309      ;
; -0.114 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.067      ; 0.953      ;
; -0.110 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.168      ; 2.558      ;
; -0.022 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.871      ; 2.849      ;
; 0.030  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.950      ; 2.480      ;
; 0.046  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.759      ; 0.805      ;
; 0.047  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.422      ; 2.969      ;
; 0.052  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.056      ; 1.108      ;
; 0.067  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.973      ; 2.540      ;
; 0.161  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.871      ; 3.032      ;
; 0.178  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.762      ; 0.940      ;
; 0.206  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.867      ; 3.073      ;
; 0.231  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.969      ; 3.200      ;
; 0.252  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.500      ; 2.752      ;
; 0.270  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.022      ; 2.792      ;
; 0.288  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.951      ; 2.739      ;
; 0.294  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.498      ; 2.292      ;
; 0.346  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.035      ; 2.381      ;
; 0.369  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.188      ; 1.557      ;
; 0.473  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.038      ; 2.511      ;
; 0.478  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.871      ; 2.849      ;
; 0.528  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 3.023      ; 3.051      ;
; 0.560  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.107      ; 2.667      ;
; 0.587  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[4]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.525      ; 1.612      ;
; 0.596  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[3]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.525      ; 1.621      ;
; 0.596  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[6]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.521      ; 1.617      ;
; 0.609  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.033      ; 2.642      ;
; 0.661  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.871      ; 3.032      ;
; 0.687  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.110      ; 2.797      ;
; 0.696  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[5]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.154      ; 1.350      ;
; 0.702  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.435      ; 1.137      ;
; 0.706  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.867      ; 3.073      ;
; 0.709  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[2]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.152      ; 1.361      ;
; 0.731  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.969      ; 3.200      ;
; 0.746  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[1]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.627      ; 1.873      ;
; 0.752  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.500      ; 2.752      ;
; 0.773  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[7]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.623      ; 1.896      ;
; 0.823  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.105      ; 2.928      ;
; 1.622  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 1.622      ;
; 1.969  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 1.969      ;
; 2.114  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.114      ;
; 2.122  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.373      ; 2.495      ;
; 2.263  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.367      ; 2.630      ;
; 2.288  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.469      ; 2.757      ;
; 2.295  ; EthernetMod:PacketRcv|buffer[7]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.295      ;
; 2.305  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.373      ; 2.678      ;
; 2.306  ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.306      ;
; 2.350  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.369      ; 2.719      ;
; 2.353  ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.353      ;
; 2.375  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.471      ; 2.846      ;
; 2.396  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.002      ; 2.398      ;
; 2.421  ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.421      ;
; 2.509  ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 2.509      ;
; 2.654  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; -0.004     ; 2.650      ;
; 2.679  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.098      ; 2.777      ;
; 2.700  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; -0.371     ; 2.329      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.408 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.230      ; 5.031      ;
; -3.183 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.410      ; 5.436      ;
; -3.163 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.985      ; 5.031      ;
; -3.030 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.511      ; 4.690      ;
; -3.027 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.512      ; 4.694      ;
; -3.006 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.494      ; 4.697      ;
; -2.938 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.165      ; 5.436      ;
; -2.908 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.230      ; 5.031      ;
; -2.796 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.337      ; 4.750      ;
; -2.740 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.361      ; 4.830      ;
; -2.684 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.486      ; 5.011      ;
; -2.683 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.475      ; 5.001      ;
; -2.683 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.410      ; 5.436      ;
; -2.663 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.985      ; 5.031      ;
; -2.530 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.511      ; 4.690      ;
; -2.527 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.512      ; 4.694      ;
; -2.506 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.494      ; 4.697      ;
; -2.438 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.165      ; 5.436      ;
; -2.354 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.635      ; 5.490      ;
; -2.296 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.337      ; 4.750      ;
; -2.240 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.361      ; 4.830      ;
; -2.205 ; RegisterFile:regFile|register:ra|d_out[3]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.934      ; 1.729      ;
; -2.184 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.486      ; 5.011      ;
; -2.183 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.475      ; 5.001      ;
; -2.136 ; RegisterFile:regFile|register:ra|d_out[7]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.087      ; 1.951      ;
; -1.975 ; RegisterFile:regFile|register:ra|d_out[1]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.935      ; 1.960      ;
; -1.857 ; RegisterFile:regFile|register:ra|d_out[2]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.935      ; 2.078      ;
; -1.854 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.635      ; 5.490      ;
; -1.804 ; RegisterFile:regFile|register:rg8|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.105      ; 2.301      ;
; -1.801 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[1]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.410      ; 4.818      ;
; -1.793 ; RegisterFile:regFile|register:ra|d_out[1]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.048      ; 2.255      ;
; -1.784 ; RegisterFile:regFile|register:ra|d_out[0]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.066      ; 2.282      ;
; -1.776 ; RegisterFile:regFile|register:ra|d_out[4]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.029      ; 2.253      ;
; -1.735 ; RegisterFile:regFile|register:ra|d_out[5]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.040      ; 2.305      ;
; -1.725 ; RegisterFile:regFile|register:ra|d_out[6]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 2.464      ;
; -1.706 ; RegisterFile:regFile|register:rg8|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.050      ; 2.344      ;
; -1.701 ; RegisterFile:regFile|register:rg4|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.057      ; 2.356      ;
; -1.693 ; RegisterFile:regFile|register:ra|d_out[0]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.910      ; 2.217      ;
; -1.665 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[2]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.448      ; 4.992      ;
; -1.647 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.533      ; 6.095      ;
; -1.643 ; RegisterFile:regFile|register:ra|d_out[2]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.891      ; 2.248      ;
; -1.618 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.412      ; 5.003      ;
; -1.586 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.366      ; 5.989      ;
; -1.568 ; RegisterFile:regFile|register:rg3|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.912      ; 2.344      ;
; -1.557 ; RegisterFile:regFile|register:rg4|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.217      ; 2.660      ;
; -1.541 ; RegisterFile:regFile|register:rg4|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.093      ; 2.552      ;
; -1.532 ; RegisterFile:regFile|register:rg3|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.028      ; 2.496      ;
; -1.530 ; RegisterFile:regFile|register:rg3|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.064      ; 2.534      ;
; -1.498 ; RegisterFile:regFile|register:rg8|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.921      ; 2.423      ;
; -1.497 ; RegisterFile:regFile|register:ra|d_out[3]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.915      ; 2.418      ;
; -1.493 ; RegisterFile:regFile|register:rg8|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.067      ; 2.574      ;
; -1.485 ; RegisterFile:regFile|register:rg4|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.129      ; 2.644      ;
; -1.467 ; RegisterFile:regFile|register:rg4|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.115      ; 2.648      ;
; -1.454 ; RegisterFile:regFile|register:rg4|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.065      ; 2.611      ;
; -1.452 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.547      ; 6.304      ;
; -1.449 ; RegisterFile:regFile|register:rg3|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.069      ; 2.620      ;
; -1.446 ; RegisterFile:regFile|register:rg2|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.064      ; 2.618      ;
; -1.437 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[1]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.046      ; 4.818      ;
; -1.394 ; RegisterFile:regFile|register:rg2|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.100      ; 2.706      ;
; -1.392 ; RegisterFile:regFile|register:ra|d_out[6]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.101      ; 2.709      ;
; -1.378 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.381      ; 6.212      ;
; -1.368 ; RegisterFile:regFile|register:ra|d_out[5]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.798      ; 2.430      ;
; -1.367 ; RegisterFile:regFile|register:ra|d_out[7]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.065      ; 2.698      ;
; -1.350 ; RegisterFile:regFile|register:rg4|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.934      ; 2.584      ;
; -1.341 ; RegisterFile:regFile|register:rg3|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.039      ; 2.698      ;
; -1.331 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.690      ; 4.568      ;
; -1.311 ; RegisterFile:regFile|register:rg8|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.089      ; 2.778      ;
; -1.301 ; RegisterFile:regFile|register:rg4|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.934      ; 2.633      ;
; -1.301 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[2]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.084      ; 4.992      ;
; -1.301 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[1]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.410      ; 4.818      ;
; -1.282 ; RegisterFile:regFile|register:ra|d_out[4]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 2.638      ;
; -1.254 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.048      ; 5.003      ;
; -1.244 ; RegisterFile:regFile|register:rg2|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.919      ; 2.675      ;
; -1.232 ; RegisterFile:regFile|register:rg8|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.802      ; 2.570      ;
; -1.223 ; RegisterFile:regFile|register:rg7|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 2.733      ;
; -1.222 ; RegisterFile:regFile|register:rg4|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.890      ; 2.668      ;
; -1.222 ; RegisterFile:regFile|register:rg7|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.917      ; 2.695      ;
; -1.208 ; RegisterFile:regFile|register:rg8|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.912      ; 2.704      ;
; -1.199 ; RegisterFile:regFile|register:rg8|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 2.757      ;
; -1.186 ; RegisterFile:regFile|register:rg7|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 3.007      ;
; -1.181 ; RegisterFile:regFile|register:rg7|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.105      ; 2.924      ;
; -1.165 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[2]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.448      ; 4.992      ;
; -1.147 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.533      ; 6.095      ;
; -1.118 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0]                ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.412      ; 5.003      ;
; -1.116 ; RegisterFile:regFile|register:rg8|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 3.077      ;
; -1.110 ; RegisterFile:regFile|register:rg2|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.039      ; 2.929      ;
; -1.102 ; RegisterFile:regFile|register:rg8|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.044      ; 2.942      ;
; -1.086 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.366      ; 5.989      ;
; -1.071 ; RegisterFile:regFile|register:rg3|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.100      ; 3.029      ;
; -1.022 ; RegisterFile:regFile|register:rg2|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.915      ; 2.893      ;
; -1.016 ; RegisterFile:regFile|register:rg8|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.917      ; 2.901      ;
; -1.010 ; RegisterFile:regFile|register:rg4|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.826      ; 2.816      ;
; -1.010 ; RegisterFile:regFile|register:rg3|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.936      ; 2.926      ;
; -1.006 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.244      ; 6.447      ;
; -1.005 ; RegisterFile:regFile|register:rg3|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.086      ; 3.081      ;
; -1.004 ; RegisterFile:regFile|register:rg2|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.086      ; 3.082      ;
; -0.988 ; RegisterFile:regFile|register:rg3|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 2.968      ;
; -0.984 ; RegisterFile:regFile|register:rg8|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.086      ; 3.102      ;
; -0.960 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.356      ; 6.605      ;
; -0.953 ; RegisterFile:regFile|register:rg3|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.919      ; 2.966      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.032 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 4.049      ; 1.267      ;
; -2.833 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 4.025      ; 1.442      ;
; -2.532 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 4.049      ; 1.267      ;
; -2.333 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 4.025      ; 1.442      ;
; -2.103 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 3.139      ; 1.036      ;
; -1.777 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 3.330      ; 1.553      ;
; -1.517 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 3.146      ; 1.629      ;
; -1.481 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 3.341      ; 1.860      ;
; -1.085 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 2.211      ; 1.376      ;
; -0.670 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 2.210      ; 1.790      ;
; -0.585 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 2.211      ; 1.376      ;
; -0.575 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.599      ; 1.274      ;
; -0.536 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.556      ; 1.270      ;
; -0.325 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 2.065      ; 1.990      ;
; -0.170 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 2.210      ; 1.790      ;
; -0.075 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.599      ; 1.274      ;
; -0.036 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.556      ; 1.270      ;
; -0.018 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.308      ; 1.540      ;
; -0.016 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.309      ; 1.543      ;
; 0.175  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 2.065      ; 1.990      ;
; 0.482  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.308      ; 1.540      ;
; 0.484  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.309      ; 1.543      ;
; 0.599  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.231      ; 0.830      ;
; 0.686  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.290      ; 0.976      ;
; 0.913  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.032      ; 1.445      ;
; 0.919  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.557      ; 0.976      ;
; 0.945  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.179      ; 1.624      ;
; 0.955  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.220      ; 1.175      ;
; 1.013  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.291      ; 1.304      ;
; 1.077  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 1.077      ;
; 1.111  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.247      ; 1.358      ;
; 1.116  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.895      ; 1.511      ;
; 1.121  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.178      ; 1.799      ;
; 1.121  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.374      ; 1.995      ;
; 1.135  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.033      ; 1.668      ;
; 1.218  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.228      ; 1.946      ;
; 1.246  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.558      ; 1.304      ;
; 1.248  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.248      ; 1.496      ;
; 1.256  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.373      ; 2.129      ;
; 1.258  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; -0.043     ; 1.215      ;
; 1.275  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.001      ; 1.276      ;
; 1.275  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 1.275      ;
; 1.310  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.267      ; 1.077      ;
; 1.314  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.227      ; 2.041      ;
; 1.344  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.514      ; 1.358      ;
; 1.350  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.041      ; 1.891      ;
; 1.366  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 1.366      ;
; 1.481  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.515      ; 1.496      ;
; 1.491  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.224      ; 1.215      ;
; 1.508  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.268      ; 1.276      ;
; 1.508  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.267      ; 1.275      ;
; 1.517  ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 1.517      ;
; 1.599  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.267      ; 1.366      ;
; 1.624  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[4]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.973      ; 2.097      ;
; 1.627  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.640      ; 1.767      ;
; 1.662  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.641      ; 1.803      ;
; 1.662  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[2]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.473      ; 1.635      ;
; 1.688  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[6]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.974      ; 2.162      ;
; 1.701  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 1.040      ; 2.241      ;
; 1.750  ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.267      ; 1.517      ;
; 1.796  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.894      ; 2.190      ;
; 1.807  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[3]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.967      ; 2.274      ;
; 1.814  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.634      ; 1.948      ;
; 2.144  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.140      ; 1.784      ;
; 3.713  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.883     ; 1.330      ;
; 3.769  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.737     ; 1.532      ;
; 3.821  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.883     ; 1.438      ;
; 3.837  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.737     ; 1.600      ;
; 3.917  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.738     ; 1.679      ;
; 3.950  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.882     ; 1.568      ;
; 3.965  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.884     ; 1.581      ;
; 4.085  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.143     ; 1.442      ;
; 4.111  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.736     ; 1.875      ;
; 4.169  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.637     ; 1.032      ;
; 4.196  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.144     ; 1.552      ;
; 4.287  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.138     ; 1.649      ;
; 4.313  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.638     ; 1.175      ;
; 4.347  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.137     ; 1.710      ;
; 4.387  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.137     ; 1.750      ;
; 4.416  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -2.136     ; 1.780      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                  ; Launch Clock                                                                                                      ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -2.947 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[1] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.402      ; 1.455      ;
; -2.793 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[3] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.403      ; 1.610      ;
; -2.792 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[6] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.401      ; 1.609      ;
; -2.788 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[2] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.404      ; 1.616      ;
; -2.578 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[0] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.377      ; 1.799      ;
; -2.572 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[5] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.383      ; 1.811      ;
; -2.447 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[1] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.402      ; 1.455      ;
; -2.293 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[3] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.403      ; 1.610      ;
; -2.292 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[6] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.401      ; 1.609      ;
; -2.288 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[2] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.404      ; 1.616      ;
; -2.267 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[7] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.240      ; 1.973      ;
; -2.194 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[4] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.384      ; 2.190      ;
; -2.078 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[0] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.377      ; 1.799      ;
; -2.072 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[5] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.383      ; 1.811      ;
; -1.767 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[7] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.240      ; 1.973      ;
; -1.694 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[4] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.384      ; 2.190      ;
; 1.790  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.383      ; 6.382      ;
; 2.120  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.403      ; 6.732      ;
; 2.125  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.384      ; 6.718      ;
; 2.168  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.401      ; 6.778      ;
; 2.229  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.599     ; 1.630      ;
; 2.235  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.601     ; 1.634      ;
; 2.240  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.600     ; 1.640      ;
; 2.243  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.598     ; 1.645      ;
; 2.246  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.625     ; 1.621      ;
; 2.290  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.383      ; 6.382      ;
; 2.346  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.402      ; 6.957      ;
; 2.383  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.240      ; 6.832      ;
; 2.390  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.587     ; 1.803      ;
; 2.502  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.377      ; 7.088      ;
; 2.510  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.619     ; 1.891      ;
; 2.559  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.561     ; 1.998      ;
; 2.571  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.563     ; 2.008      ;
; 2.577  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.560     ; 2.017      ;
; 2.579  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.562     ; 2.017      ;
; 2.585  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.618     ; 1.967      ;
; 2.589  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.762     ; 1.827      ;
; 2.620  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.403      ; 6.732      ;
; 2.625  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.384      ; 6.718      ;
; 2.668  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.401      ; 6.778      ;
; 2.722  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 4.404      ; 7.335      ;
; 2.781  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.581     ; 2.200      ;
; 2.837  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.707     ; 1.630      ;
; 2.842  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.580     ; 2.262      ;
; 2.843  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.709     ; 1.634      ;
; 2.846  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.402      ; 6.957      ;
; 2.848  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.708     ; 1.640      ;
; 2.851  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.706     ; 1.645      ;
; 2.854  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.733     ; 1.621      ;
; 2.883  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.240      ; 6.832      ;
; 2.998  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.695     ; 1.803      ;
; 3.002  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.377      ; 7.088      ;
; 3.118  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.727     ; 1.891      ;
; 3.167  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.669     ; 1.998      ;
; 3.177  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.724     ; 2.453      ;
; 3.179  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.671     ; 2.008      ;
; 3.185  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.668     ; 2.017      ;
; 3.187  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.670     ; 2.017      ;
; 3.193  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.726     ; 1.967      ;
; 3.197  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.870     ; 1.827      ;
; 3.222  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 4.404      ; 7.335      ;
; 3.389  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.689     ; 2.200      ;
; 3.450  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.688     ; 2.262      ;
; 3.582  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.439     ; 3.143      ;
; 3.633  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.440     ; 3.193      ;
; 3.785  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.832     ; 2.453      ;
; 3.799  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.156     ; 3.143      ;
; 3.847  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.446     ; 3.401      ;
; 3.850  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.157     ; 3.193      ;
; 3.853  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.420     ; 3.433      ;
; 3.892  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.583     ; 3.309      ;
; 3.942  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.421     ; 3.521      ;
; 3.996  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.422     ; 3.574      ;
; 4.064  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.163     ; 3.401      ;
; 4.070  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.137     ; 3.433      ;
; 4.109  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.300     ; 3.309      ;
; 4.159  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.138     ; 3.521      ;
; 4.213  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.139     ; 3.574      ;
; 4.318  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.419     ; 3.899      ;
; 4.535  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.136     ; 3.899      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.322      ; 6.382      ;
; 5.081  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -2.704     ; 2.377      ;
; 5.114  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -2.583     ; 2.531      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.219  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:unitLogic|ULArslt[0] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.627      ; 6.846      ;
; 5.264  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.490      ; 6.754      ;
; 5.264  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.490      ; 6.754      ;
; 5.264  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 1.490      ; 6.754      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.076 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 3.110      ; 2.034      ;
; -0.970 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 3.111      ; 2.141      ;
; -0.308 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.332      ; 1.274      ;
; -0.269 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.289      ; 1.270      ;
; 0.192  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 1.332      ; 1.274      ;
; 0.231  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 1.289      ; 1.270      ;
; 0.249  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.041      ; 1.540      ;
; 0.251  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.042      ; 1.543      ;
; 0.686  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.290      ; 0.976      ;
; 0.749  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 1.041      ; 1.540      ;
; 0.751  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 1.042      ; 1.543      ;
; 1.013  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.291      ; 1.304      ;
; 1.077  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.077      ;
; 1.111  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.247      ; 1.358      ;
; 1.115  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.333      ; 1.448      ;
; 1.248  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.248      ; 1.496      ;
; 1.258  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; -0.043     ; 1.215      ;
; 1.275  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.001      ; 1.276      ;
; 1.275  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.275      ;
; 1.366  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.366      ;
; 1.408  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.001      ; 1.409      ;
; 1.453  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.023      ; 0.976      ;
; 1.517  ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.517      ;
; 1.557  ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.557      ;
; 1.595  ; EthernetMod:PacketGen|macCount[2]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.595      ;
; 1.656  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[0]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 1.656      ;
; 1.780  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.024      ; 1.304      ;
; 1.844  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.267     ; 1.077      ;
; 1.878  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.020     ; 1.358      ;
; 2.015  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.019     ; 1.496      ;
; 2.025  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.310     ; 1.215      ;
; 2.042  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.266     ; 1.276      ;
; 2.042  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.267     ; 1.275      ;
; 2.133  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.267     ; 1.366      ;
; 2.284  ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.267     ; 1.517      ;
; 3.623  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; -2.777     ; 0.846      ;
; 3.766  ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; -2.778     ; 0.988      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.616 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 3.973      ; 3.357      ;
; -0.566 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.658      ; 2.092      ;
; -0.526 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 3.975      ; 3.449      ;
; -0.478 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.239      ; 1.761      ;
; -0.425 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.332      ; 1.157      ;
; -0.419 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.333      ; 1.164      ;
; -0.419 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.329      ; 1.160      ;
; -0.417 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.334      ; 1.167      ;
; -0.265 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.660      ; 2.395      ;
; -0.226 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.241      ; 2.015      ;
; -0.116 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 3.973      ; 3.357      ;
; -0.026 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 3.975      ; 3.449      ;
; 0.075  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.332      ; 1.157      ;
; 0.081  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.333      ; 1.164      ;
; 0.081  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.329      ; 1.160      ;
; 0.083  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.334      ; 1.167      ;
; 0.550  ; EthernetMod:PacketRcv|current_state.HEARING    ; EthernetMod:PacketRcv|flag         ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.191      ; 0.741      ;
; 0.957  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.957      ;
; 0.963  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.005     ; 0.958      ;
; 1.083  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.002      ; 1.085      ;
; 1.084  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.003     ; 1.081      ;
; 1.089  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.419      ; 1.508      ;
; 1.107  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.107      ;
; 1.120  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.120      ;
; 1.219  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.163      ; 2.882      ;
; 1.229  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.734      ; 2.963      ;
; 1.394  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.001      ; 1.395      ;
; 1.402  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.169      ; 3.071      ;
; 1.458  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.663      ; 3.621      ;
; 1.521  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.004      ; 1.525      ;
; 1.550  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.171      ; 3.221      ;
; 1.558  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.910      ; 2.968      ;
; 1.612  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.665      ; 3.777      ;
; 1.650  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.165      ; 3.315      ;
; 1.657  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.001     ; 1.656      ;
; 1.666  ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.666      ;
; 1.670  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.908      ; 3.078      ;
; 1.727  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.002      ; 1.729      ;
; 1.729  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.734      ; 2.963      ;
; 1.752  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.162      ; 3.414      ;
; 1.824  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.824      ;
; 1.837  ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.837      ;
; 1.900  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.164      ; 3.564      ;
; 1.975  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.762      ; 3.237      ;
; 2.123  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.764      ; 3.387      ;
; 2.186  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.763      ; 3.449      ;
; 2.234  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.765      ; 3.499      ;
; 2.434  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 2.434      ;
; 2.666  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.002     ; 2.664      ;
; 2.751  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.794     ; 0.957      ;
; 2.757  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.799     ; 0.958      ;
; 2.877  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.792     ; 1.085      ;
; 2.878  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.797     ; 1.081      ;
; 2.901  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.794     ; 1.107      ;
; 2.914  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.794     ; 1.120      ;
; 3.188  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.793     ; 1.395      ;
; 3.247  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.070     ; 2.677      ;
; 3.255  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.076     ; 2.679      ;
; 3.303  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.424      ; 3.227      ;
; 3.315  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.790     ; 1.525      ;
; 3.451  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.795     ; 1.656      ;
; 3.503  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.331     ; 2.672      ;
; 3.549  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -2.239     ; 1.310      ;
; 3.597  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.077     ; 3.020      ;
; 3.631  ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.794     ; 1.837      ;
; 3.820  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.477     ; 2.843      ;
; 3.980  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.476     ; 3.004      ;
; 4.252  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -2.241     ; 2.011      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'frequencyDivider:fd2|clock1'                                                                                                                                                                                   ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock                                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.459 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; 1.513      ; 1.320      ;
; -0.152 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; 1.506      ; 1.620      ;
; 1.197  ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.982     ; 0.481      ;
; 1.217  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; 0.337      ; 1.320      ;
; 1.386  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.700     ; 0.952      ;
; 1.524  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; 0.330      ; 1.620      ;
; 1.544  ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.128     ; 0.682      ;
; 1.601  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.505     ; 1.362      ;
; 1.606  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.505     ; 1.367      ;
; 2.257  ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -2.018     ; 0.505      ;
; 2.541  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -2.183     ; 0.624      ;
; 3.062  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -1.876     ; 0.952      ;
; 3.277  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -1.681     ; 1.362      ;
; 3.282  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -1.681     ; 1.367      ;
; 3.353  ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.139     ; 0.480      ;
; 3.357  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.135     ; 0.488      ;
; 3.588  ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -2.849     ; 0.505      ;
; 3.591  ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.212     ; 0.645      ;
; 3.872  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -3.014     ; 0.624      ;
; 3.954  ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.720     ; 0.500      ;
; 4.068  ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.846     ; 0.488      ;
; 4.116  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.888     ; 0.494      ;
; 4.117  ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -3.891     ; 0.492      ;
; 5.285  ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -4.551     ; 0.500      ;
; 5.399  ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -4.677     ; 0.488      ;
; 5.447  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -4.719     ; 0.494      ;
; 5.448  ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -4.722     ; 0.492      ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'frequencyDivider:fd1|clock1'                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                    ; Launch Clock                                                                                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.253 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[7]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 3.953      ;
; 0.257 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[5]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 3.957      ;
; 0.261 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[3]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 3.962      ;
; 0.291 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[1]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 3.992      ;
; 0.291 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[0]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 3.992      ;
; 0.379 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[6]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 4.079      ;
; 0.382 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[4]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 4.083      ;
; 0.387 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[2]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 4.088      ;
; 0.391 ; Parallel_OUT:POut|DataOut[0]                                                                                      ; Parallel_OUT:POut|DataOut[0]               ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.753 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[7]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.434      ; 3.953      ;
; 0.757 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[5]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.434      ; 3.957      ;
; 0.761 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[3]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 3.962      ;
; 0.791 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[1]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 3.992      ;
; 0.791 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[0]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 3.992      ;
; 0.879 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[6]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.434      ; 4.079      ;
; 0.882 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[4]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 4.083      ;
; 0.887 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[2]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 4.088      ;
; 1.038 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[2]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 4.948      ;
; 1.185 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[5]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 5.094      ;
; 1.196 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Parallel_OUT:POut|DataOut[0]               ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.441      ; 5.112      ;
; 1.202 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[3]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 5.112      ;
; 1.268 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[4]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 5.178      ;
; 1.538 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[2]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 4.948      ;
; 1.684 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[5]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 5.605      ;
; 1.685 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[5]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.434      ; 5.094      ;
; 1.689 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[4]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 5.610      ;
; 1.696 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Parallel_OUT:POut|DataOut[0]               ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.441      ; 5.112      ;
; 1.700 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[1]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 5.610      ;
; 1.702 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[3]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 5.112      ;
; 1.743 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[0]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.435      ; 5.653      ;
; 1.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[4]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 5.178      ;
; 1.802 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[3]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 5.723      ;
; 1.832 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[6]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 5.741      ;
; 2.069 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[1]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 5.990      ;
; 2.101 ; register:PC|d_out[3]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 2.378      ;
; 2.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.032      ;
; 2.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.032      ;
; 2.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.032      ;
; 2.110 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.032      ;
; 2.128 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[0]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.049      ;
; 2.128 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[2]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.049      ;
; 2.128 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[6]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.049      ;
; 2.128 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[7]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.049      ;
; 2.184 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[5]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 5.605      ;
; 2.189 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[4]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 5.610      ;
; 2.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[1]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 5.610      ;
; 2.223 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[7]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.434      ; 6.132      ;
; 2.243 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[0]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.435      ; 5.653      ;
; 2.269 ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[0]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.535      ;
; 2.285 ; register:PC|d_out[3]                                                                                              ; register:PC|d_out[3]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.551      ;
; 2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.215      ;
; 2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.215      ;
; 2.296 ; register:PC|d_out[4]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 2.573      ;
; 2.302 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[3]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 5.723      ;
; 2.310 ; register:PC|d_out[1]                                                                                              ; register:PC|d_out[1]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.576      ;
; 2.314 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.235      ;
; 2.314 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.235      ;
; 2.327 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.249      ;
; 2.327 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.249      ;
; 2.327 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.249      ;
; 2.327 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.447      ; 6.249      ;
; 2.329 ; register:PC|d_out[2]                                                                                              ; register:PC|d_out[2]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.595      ;
; 2.332 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[6]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.434      ; 5.741      ;
; 2.333 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.446      ; 6.254      ;
; 2.382 ; register:PC|d_out[4]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.648      ;
; 2.454 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.445      ; 6.374      ;
; 2.456 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg8|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.445      ; 6.376      ;
; 2.511 ; register:PC|d_out[5]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.012      ; 2.789      ;
; 2.521 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg8|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.426      ; 6.422      ;
; 2.528 ; register:PC|d_out[2]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 2.805      ;
; 2.564 ; register:PC|d_out[7]                                                                                              ; register:PC|d_out[7]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 2.830      ;
; 2.569 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[1]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 5.990      ;
; 2.578 ; register:PC|d_out[1]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 2.855      ;
; 2.590 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg6|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.444      ; 6.509      ;
; 2.599 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg6|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.439      ; 6.513      ;
; 2.600 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.418      ; 6.493      ;
; 2.600 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.418      ; 6.493      ;
; 2.600 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.418      ; 6.493      ;
; 2.600 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.418      ; 6.493      ;
; 2.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.447      ; 6.032      ;
; 2.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.447      ; 6.032      ;
; 2.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.447      ; 6.032      ;
; 2.610 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.447      ; 6.032      ;
; 2.610 ; ULA:unitLogic|ULArslt[4]                                                                                          ; RegisterFile:regFile|register:ra|d_out[4]  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; -0.938     ; 1.938      ;
; 2.626 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg6|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.426      ; 6.527      ;
; 2.626 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.444      ; 6.545      ;
; 2.626 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg6|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.426      ; 6.527      ;
; 2.626 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.444      ; 6.545      ;
; 2.628 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[0]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 6.049      ;
; 2.628 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[2]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 6.049      ;
; 2.628 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[6]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 6.049      ;
; 2.628 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[7]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 3.446      ; 6.049      ;
; 2.630 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.442      ; 6.547      ;
; 2.630 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.442      ; 6.547      ;
; 2.632 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.442      ; 6.549      ;
; 2.634 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.444      ; 6.553      ;
; 2.634 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.444      ; 6.553      ;
; 2.636 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.439      ; 6.550      ;
; 2.642 ; register:PC|d_out[0]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 2.919      ;
; 2.645 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 3.426      ; 6.546      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.560 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.570 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.570 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.690 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.956      ;
; 0.693 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.959      ;
; 0.698 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.964      ;
; 0.699 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.965      ;
; 0.712 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.978      ;
; 0.735 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.001      ;
; 0.738 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.004      ;
; 0.740 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.006      ;
; 0.741 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.007      ;
; 0.747 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.013      ;
; 0.788 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; frequencyDivider:fd1|count[13]            ; frequencyDivider:fd1|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; frequencyDivider:fd2|count[13]            ; frequencyDivider:fd2|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.800 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.800 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; frequencyDivider:fd2|count[4]             ; frequencyDivider:fd2|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; frequencyDivider:fd1|count[14]            ; frequencyDivider:fd1|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; frequencyDivider:fd2|count[6]             ; frequencyDivider:fd2|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; frequencyDivider:fd2|count[8]             ; frequencyDivider:fd2|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; frequencyDivider:fd1|count[1]             ; frequencyDivider:fd1|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[4]             ; frequencyDivider:fd1|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[15]            ; frequencyDivider:fd1|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[17]            ; frequencyDivider:fd1|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[20]            ; frequencyDivider:fd1|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[22]            ; frequencyDivider:fd1|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd1|count[24]            ; frequencyDivider:fd1|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd2|count[1]             ; frequencyDivider:fd2|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd2|count[10]            ; frequencyDivider:fd2|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd2|count[11]            ; frequencyDivider:fd2|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd2|count[12]            ; frequencyDivider:fd2|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; frequencyDivider:fd2|count[20]            ; frequencyDivider:fd2|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; frequencyDivider:fd1|count[6]             ; frequencyDivider:fd1|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; frequencyDivider:fd1|count[8]             ; frequencyDivider:fd1|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; frequencyDivider:fd2|count[14]            ; frequencyDivider:fd2|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; frequencyDivider:fd2|count[22]            ; frequencyDivider:fd2|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; frequencyDivider:fd2|count[24]            ; frequencyDivider:fd2|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.834 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; frequencyDivider:fd1|count[16]            ; frequencyDivider:fd1|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; frequencyDivider:fd1|count[21]            ; frequencyDivider:fd1|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; frequencyDivider:fd1|count[23]            ; frequencyDivider:fd1|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; frequencyDivider:fd1|count[25]            ; frequencyDivider:fd1|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; frequencyDivider:fd1|count[18]            ; frequencyDivider:fd1|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; frequencyDivider:fd1|count[19]            ; frequencyDivider:fd1|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; frequencyDivider:fd1|count[5]             ; frequencyDivider:fd1|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; frequencyDivider:fd1|count[7]             ; frequencyDivider:fd1|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; frequencyDivider:fd1|count[3]             ; frequencyDivider:fd1|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; frequencyDivider:fd2|count[3]             ; frequencyDivider:fd2|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; frequencyDivider:fd2|count[18]            ; frequencyDivider:fd2|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; frequencyDivider:fd2|count[19]            ; frequencyDivider:fd2|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; frequencyDivider:fd1|count[2]             ; frequencyDivider:fd1|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; frequencyDivider:fd2|count[2]             ; frequencyDivider:fd2|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; frequencyDivider:fd2|count[5]             ; frequencyDivider:fd2|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; frequencyDivider:fd2|count[7]             ; frequencyDivider:fd2|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; frequencyDivider:fd2|count[9]             ; frequencyDivider:fd2|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; frequencyDivider:fd2|count[21]            ; frequencyDivider:fd2|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; frequencyDivider:fd1|count[0]             ; frequencyDivider:fd1|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; frequencyDivider:fd2|count[0]             ; frequencyDivider:fd2|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; frequencyDivider:fd2|count[23]            ; frequencyDivider:fd2|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; frequencyDivider:fd2|count[25]            ; frequencyDivider:fd2|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.867 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.133      ;
; 0.869 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.869 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.870 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.136      ;
; 0.952 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.218      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -5.287 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.479      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -4.504 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.762      ; 5.691      ;
; -2.017 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.540      ; 5.691      ;
; -1.734 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.823      ; 5.691      ;
; -1.517 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.540      ; 5.691      ;
; -1.234 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.823      ; 5.691      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.494 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.690      ; 4.405      ;
; -0.994 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.690      ; 4.405      ;
; -0.627 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.823      ; 4.405      ;
; -0.127 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.823      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.276  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.629      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
; 2.643  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.762      ; 4.405      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.838 ; -0.838       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[2]|datab                      ;
; -0.838 ; -0.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[2]|datab                      ;
; -0.650 ; -0.650       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULASrc                       ;
; -0.650 ; -0.650       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULASrc                       ;
; -0.650 ; -0.650       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datab                    ;
; -0.650 ; -0.650       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datab                    ;
; -0.650 ; -0.650       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl~2|combout                     ;
; -0.650 ; -0.650       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl~2|combout                     ;
; -0.650 ; -0.650       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULASrc|datab                             ;
; -0.650 ; -0.650       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULASrc|datab                             ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.582 ; -0.582       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[2]|datab                      ;
; -0.582 ; -0.582       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[2]|datab                      ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|Link                         ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|Link                         ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Link|dataa                               ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Link|dataa                               ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|MemtoPC|datac                            ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|MemtoPC|datac                            ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|combout                           ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|combout                           ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; -0.541 ; -0.541       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; -0.541 ; -0.541       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|Link                         ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|Link                         ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Equal1~1|combout                         ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Equal1~1|combout                         ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|Link|dataa                               ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|Link|dataa                               ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|MemtoPC|datac                            ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|MemtoPC|datac                            ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst|combout                           ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst|combout                           ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datac                             ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datac                             ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; -0.451 ; -0.451       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|inclk[0]             ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|inclk[0]             ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|outclk               ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|outclk               ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0|combout                     ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0|combout                     ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[0]|datac                  ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[0]|datac                  ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[1]|datac                  ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[1]|datac                  ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[2]|datad                  ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[2]|datad                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'frequencyDivider:fd1|clock1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; Parallel_OUT:POut|DataOut[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; Parallel_OUT:POut|DataOut[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg7|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg7|d_out[0] ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'frequencyDivider:fd2|clock1'                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDING     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDING     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.HEARING     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.HEARING     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.VERIFY      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.VERIFY      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.HEARING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.HEARING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.VERIFY|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.VERIFY|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1|regout                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1|regout                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|outclk                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ctrlUnit|ULAControl[0]|combout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ctrlUnit|ULAControl[0]|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; unitLogic|Mux16~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; unitLogic|Mux16~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[7]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[7]|datad        ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector37~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector37~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector42~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector42~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[3]|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[3]|datab           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[7]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[7]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDING_849     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDING_849     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector13~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector13~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector13~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector13~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector15~2|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector15~2|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~2|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~2|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector32~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector32~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|current_state.SENDING|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|current_state.SENDING|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGDATA_784|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGDATA_784|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGMAC_828|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGMAC_828|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGSIZE_807|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGSIZE_807|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDING_849|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDING_849|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[3]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[3]|datab                     ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'EthernetMod:PacketGen|dataSend[0]'                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|flag                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|flag                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketGen|dataSend[0]|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketGen|dataSend[0]|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~2|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~2|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~2|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~2|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~4|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~4|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~4|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~4|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|flag|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|flag|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.HEARING_956|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.HEARING_956|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGDATA_891|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGDATA_891|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGMAC_935|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGMAC_935|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGSIZE_914|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGSIZE_914|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.VERIFY_870|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.VERIFY_870|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[3]|datac                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'EthernetMod:PacketRcv|buffer[0]'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[6]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[6]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[7]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[7]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[4]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[4]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[5]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[5]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[6]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[6]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[7]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[7]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector35~1|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector35~1|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[2]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[2]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[3]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[3]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[4]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[4]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[5]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[5]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[6]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[6]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[7]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[7]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[3]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[3]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[4]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[4]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[5]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[5]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|datab                   ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|flag             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|flag             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector42~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector42~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector46~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector46~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector46~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector46~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|flag|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|flag|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[0]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[0]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[1]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[1]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[3]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[3]|datac           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; 2.797 ; 2.797 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; 2.428 ; 2.428 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; 2.122 ; 2.122 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; 2.781 ; 2.781 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; 2.519 ; 2.519 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; 2.763 ; 2.763 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; 2.794 ; 2.794 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; 2.797 ; 2.797 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; 2.383 ; 2.383 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; 6.190 ; 6.190 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; 6.190 ; 6.190 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; -0.923 ; -0.923 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; -1.431 ; -1.431 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; -0.923 ; -0.923 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; -1.536 ; -1.536 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; -1.007 ; -1.007 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; -1.073 ; -1.073 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; -1.047 ; -1.047 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; -1.900 ; -1.900 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; -1.263 ; -1.263 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; -4.169 ; -4.169 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; -4.169 ; -4.169 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.125  ; 8.125  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.660  ; 8.660  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.509  ; 8.509  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.900  ; 8.900  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.774  ; 7.774  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.886  ; 8.886  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.601  ; 8.601  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.003  ; 8.003  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.694  ; 8.694  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.863 ; 15.863 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 15.863 ; 15.863 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 15.261 ; 15.261 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 14.750 ; 14.750 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.033 ; 15.033 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.991 ; 11.991 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.206 ; 11.206 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.567 ; 11.567 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.480 ; 11.480 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.763 ; 11.763 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.795 ; 12.795 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.991 ; 11.991 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.570 ; 11.570 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.795 ; 12.795 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.434 ; 12.434 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.480 ; 11.480 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.763 ; 11.763 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 7.774  ; 7.774  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.125  ; 8.125  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.660  ; 8.660  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.509  ; 8.509  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.900  ; 8.900  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.774  ; 7.774  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.886  ; 8.886  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.601  ; 8.601  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.003  ; 8.003  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.694  ; 8.694  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 13.151 ; 13.151 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 14.350 ; 14.350 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 14.170 ; 14.170 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 13.151 ; 13.151 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 13.575 ; 13.575 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.881  ; 9.881  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.080 ; 11.080 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.900 ; 10.900 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.124 ; 10.124 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.349 ; 11.349 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.567 ; 11.567 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.881  ; 9.881  ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.305 ; 10.305 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.881  ; 9.881  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.080 ; 11.080 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.900 ; 10.900 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.232 ; 10.232 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.457 ; 11.457 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.284 ; 11.284 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.881  ; 9.881  ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.305 ; 10.305 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 9.935 ; 9.935 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 9.935 ; 9.935 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -4.565 ; -122.289      ;
; frequencyDivider:fd1|clock1                                                                                       ; -4.342 ; -258.409      ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -3.339 ; -25.522       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.293 ; -21.316       ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; -1.983 ; -16.136       ;
; frequencyDivider:fd2|clock1                                                                                       ; -1.965 ; -12.046       ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -1.659 ; -5.501        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; -1.399 ; -3.700        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; -0.841 ; -4.975        ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; -0.208 ; -0.208        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; -2.503 ; -13.247       ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; -2.142 ; -15.272       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.815 ; -29.533       ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -1.717 ; -12.453       ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; -1.678 ; -7.608        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; -0.704 ; -1.561        ;
; frequencyDivider:fd2|clock1                                                                                       ; -0.686 ; -1.223        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -0.626 ; -1.936        ;
; frequencyDivider:fd1|clock1                                                                                       ; -0.435 ; -3.307        ;
; CLOCK_50                                                                                                          ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.341 ; -2.341        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.626 ; -0.626        ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                          ; -2.000 ; -274.684      ;
; frequencyDivider:fd1|clock1                                                                                       ; -0.500 ; -73.000       ;
; frequencyDivider:fd2|clock1                                                                                       ; -0.500 ; -11.000       ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.090 ; -1.260        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 0.500  ; 0.000         ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0.500  ; 0.000         ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0.500  ; 0.000         ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.565 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.611     ; 2.986      ;
; -4.492 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.977      ;
; -4.483 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.631     ; 2.884      ;
; -4.452 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.618     ; 2.866      ;
; -4.402 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.567     ; 2.867      ;
; -4.391 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.876      ;
; -4.380 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.607     ; 2.805      ;
; -4.370 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.638     ; 2.764      ;
; -4.301 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.567     ; 2.766      ;
; -4.268 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.753      ;
; -4.267 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.614     ; 2.685      ;
; -4.250 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.491     ; 2.791      ;
; -4.216 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.704      ;
; -4.202 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.690      ;
; -4.178 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.567     ; 2.643      ;
; -4.168 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.511     ; 2.689      ;
; -4.155 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.608     ; 2.579      ;
; -4.153 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.608     ; 2.577      ;
; -4.144 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.538     ; 2.638      ;
; -4.115 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.603      ;
; -4.112 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.543     ; 2.601      ;
; -4.101 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.589      ;
; -4.080 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.565      ;
; -4.077 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.562      ;
; -4.065 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.487     ; 2.610      ;
; -4.064 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.644     ; 2.452      ;
; -4.063 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.530     ; 2.565      ;
; -4.057 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.558     ; 2.531      ;
; -4.042 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.615     ; 2.459      ;
; -4.040 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.615     ; 2.457      ;
; -4.011 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.543     ; 2.500      ;
; -3.993 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.662     ; 2.363      ;
; -3.992 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.480      ;
; -3.979 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.464      ;
; -3.978 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.544     ; 2.466      ;
; -3.976 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.461      ;
; -3.973 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.611     ; 2.394      ;
; -3.970 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.611     ; 2.391      ;
; -3.968 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.550     ; 2.450      ;
; -3.959 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.534     ; 2.457      ;
; -3.959 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.716     ; 2.275      ;
; -3.938 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.641     ; 2.329      ;
; -3.934 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.651     ; 2.315      ;
; -3.931 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.633     ; 2.330      ;
; -3.926 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.644     ; 2.314      ;
; -3.923 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.644     ; 2.311      ;
; -3.909 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.599     ; 2.342      ;
; -3.894 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.640     ; 2.286      ;
; -3.888 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.664     ; 2.256      ;
; -3.888 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.543     ; 2.377      ;
; -3.882 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.641     ; 2.273      ;
; -3.867 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.659     ; 2.240      ;
; -3.860 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.618     ; 2.274      ;
; -3.857 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.618     ; 2.271      ;
; -3.856 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.341      ;
; -3.855 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.662     ; 2.225      ;
; -3.853 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.547     ; 2.338      ;
; -3.852 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.662     ; 2.222      ;
; -3.851 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.651     ; 2.232      ;
; -3.840 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.488     ; 2.384      ;
; -3.838 ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.488     ; 2.382      ;
; -3.833 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.713     ; 2.152      ;
; -3.826 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.599     ; 2.259      ;
; -3.823 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.658     ; 2.197      ;
; -3.821 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.716     ; 2.137      ;
; -3.818 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.716     ; 2.134      ;
; -3.817 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.682     ; 2.167      ;
; -3.811 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.659     ; 2.184      ;
; -3.810 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.651     ; 2.191      ;
; -3.805 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.630     ; 2.207      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.804 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.061     ; 4.775      ;
; -3.793 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.633     ; 2.192      ;
; -3.790 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.633     ; 2.189      ;
; -3.789 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.712     ; 2.109      ;
; -3.787 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.527     ; 2.292      ;
; -3.785 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.599     ; 2.218      ;
; -3.783 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.736     ; 2.079      ;
; -3.777 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.713     ; 2.096      ;
; -3.773 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.527     ; 2.278      ;
; -3.761 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.629     ; 2.164      ;
; -3.750 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.653     ; 2.129      ;
; -3.749 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.630     ; 2.151      ;
; -3.734 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.535     ; 2.231      ;
; -3.732 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.535     ; 2.229      ;
; -3.714 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.580     ; 2.166      ;
; -3.683 ; RegisterFile:regFile|demux8_8b:demux1|data_out[0]                                                                 ; LCD_TEST:MyLCD|mLCD_DATA[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.526     ; 2.189      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
; -3.678 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; LCD_TEST:MyLCD|mLCD_DATA[3] ; CLOCK_50                                                                                                          ; CLOCK_50    ; 1.000        ; -0.058     ; 4.652      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'frequencyDivider:fd1|clock1'                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node              ; Launch Clock                                                                                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -4.342 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.036      ;
; -4.339 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.033      ;
; -4.339 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.033      ;
; -4.336 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.030      ;
; -4.336 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.030      ;
; -4.334 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.028      ;
; -4.331 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.025      ;
; -4.329 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.338     ; 3.023      ;
; -4.288 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.064      ;
; -4.285 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.061      ;
; -4.285 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.061      ;
; -4.282 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.058      ;
; -4.282 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.058      ;
; -4.280 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.056      ;
; -4.277 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.053      ;
; -4.275 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.256     ; 3.051      ;
; -4.253 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.976      ;
; -4.250 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.973      ;
; -4.250 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.973      ;
; -4.247 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.970      ;
; -4.247 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.970      ;
; -4.245 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.968      ;
; -4.242 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.965      ;
; -4.240 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.309     ; 2.963      ;
; -4.182 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.887      ;
; -4.179 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.884      ;
; -4.179 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.884      ;
; -4.176 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.881      ;
; -4.176 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.881      ;
; -4.174 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.879      ;
; -4.171 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.876      ;
; -4.169 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.327     ; 2.874      ;
; -4.135 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.775      ;
; -4.132 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.772      ;
; -4.132 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.772      ;
; -4.129 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.769      ;
; -4.129 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.769      ;
; -4.127 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.767      ;
; -4.125 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.837      ;
; -4.124 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.764      ;
; -4.122 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.834      ;
; -4.122 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.834      ;
; -4.122 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.392     ; 2.762      ;
; -4.119 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.831      ;
; -4.119 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.831      ;
; -4.117 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.829      ;
; -4.114 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.826      ;
; -4.112 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; register:PC|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 1.000        ; -2.320     ; 2.824      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[2] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.465      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[3] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.090 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[1] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.462      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[4] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.087 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[6] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.459      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.085 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[5] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.457      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.082 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; register:PC|d_out[0] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.454      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.452      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.452      ;
; -4.080 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; register:PC|d_out[7] ; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1 ; 1.000        ; 0.340      ; 5.452      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                  ; Launch Clock                                                                                                      ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -3.339 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.061     ; 1.936      ;
; -3.263 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.999     ; 1.869      ;
; -3.256 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.990     ; 1.871      ;
; -3.233 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.002     ; 1.820      ;
; -3.217 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.032     ; 1.843      ;
; -3.214 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.115     ; 1.757      ;
; -3.193 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.050     ; 1.801      ;
; -3.189 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.979     ; 1.868      ;
; -3.145 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.908     ; 1.842      ;
; -3.134 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.961     ; 1.778      ;
; -3.123 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.920     ; 1.792      ;
; -3.120 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.987     ; 1.735      ;
; -3.117 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.988     ; 1.734      ;
; -3.116 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.989     ; 1.735      ;
; -3.113 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.917     ; 1.801      ;
; -3.111 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.973     ; 1.727      ;
; -3.110 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.979     ; 1.736      ;
; -3.102 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.043     ; 1.717      ;
; -3.099 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.976     ; 1.730      ;
; -3.096 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.990     ; 1.702      ;
; -3.092 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.998     ; 1.752      ;
; -3.087 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.991     ; 1.685      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.075 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.617      ; 4.350      ;
; -3.070 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.005     ; 1.672      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.059 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:unitLogic|ULArslt[7] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.540      ; 4.257      ;
; -3.038 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.970     ; 1.673      ;
; -3.032 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.044     ; 1.593      ;
; -3.027 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.923     ; 1.711      ;
; -3.022 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.907     ; 1.723      ;
; -3.019 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.061     ; 1.616      ;
; -3.019 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.972     ; 1.652      ;
; -3.016 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.936     ; 1.685      ;
; -3.009 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.927     ; 1.687      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.999 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[4] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.679      ; 4.283      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.992 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.688      ; 4.285      ;
; -2.986 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.939     ; 1.636      ;
; -2.981 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -2.059     ; 1.529      ;
; -2.974 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.976     ; 1.600      ;
; -2.971 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.987     ; 1.591      ;
; -2.970 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.978     ; 1.600      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.969 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.676      ; 4.234      ;
; -2.910 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.994     ; 1.523      ;
; -2.893 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.984     ; 1.498      ;
; -2.880 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.905     ; 1.577      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.877 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.611      ; 4.093      ;
; -2.872 ; RegisterFile:regFile|demux8_8b:demux1|data_out[1]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.946     ; 1.584      ;
; -2.867 ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.500        ; -0.829     ; 2.196      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.856 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[2] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.691      ; 4.149      ;
; -2.853 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2]                                                                 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; -1.946     ; 1.565      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
; -2.852 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 1.000        ; 0.689      ; 4.149      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                           ; Launch Clock ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.293 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.179      ; 3.310      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.192 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 2.967      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -2.146 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.364      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.997 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.177      ; 3.333      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.857 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[0]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.115      ; 3.310      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.710 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[2]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.137      ; 3.364      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.565 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULASrc                       ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 2.967      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -1.561 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|ULAControl[1]                ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.113      ; 3.333      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.966 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.596      ; 3.807      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.812 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.503      ; 3.845      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.806 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.859      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.800 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.449      ; 3.850      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.775 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; ControlUnit:ctrlUnit|MemtoPC                      ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 3.259      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
; -0.768 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; CLOCK_50     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.432      ; 3.804      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.983 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.299     ; 0.780      ;
; -1.982 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.300     ; 0.783      ;
; -1.940 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.300     ; 0.736      ;
; -1.924 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.530     ; 0.497      ;
; -1.907 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.301     ; 0.707      ;
; -1.896 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.308     ; 0.679      ;
; -1.871 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.307     ; 0.655      ;
; -1.868 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.529     ; 0.442      ;
; -1.850 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.148     ; 0.798      ;
; -1.786 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.218     ; 0.660      ;
; -1.782 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.221     ; 0.669      ;
; -1.779 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.151     ; 0.727      ;
; -1.731 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.149     ; 0.678      ;
; -1.726 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.220     ; 0.614      ;
; -1.716 ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.150     ; 0.665      ;
; -1.689 ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; -1.219     ; 0.562      ;
; -0.627 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[3]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.329      ; 1.047      ;
; -0.609 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.056      ; 0.768      ;
; -0.585 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[6]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.337      ; 1.018      ;
; -0.552 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[2]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.107      ; 0.762      ;
; -0.533 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[4]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.336      ; 0.970      ;
; -0.479 ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.124      ; 0.634      ;
; -0.477 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.278      ; 0.846      ;
; -0.467 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.365      ; 0.940      ;
; -0.456 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.435      ; 0.990      ;
; -0.410 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.416      ; 0.934      ;
; -0.398 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.486      ; 0.983      ;
; -0.389 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.286      ; 0.771      ;
; -0.388 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.285      ; 0.774      ;
; -0.383 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.418      ; 0.893      ;
; -0.361 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.242      ; 0.634      ;
; -0.355 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.125      ; 0.511      ;
; -0.348 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.488      ; 0.932      ;
; -0.343 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.398      ; 0.840      ;
; -0.328 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.330      ; 0.750      ;
; -0.293 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.241      ; 0.565      ;
; -0.266 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.437      ; 0.799      ;
; -0.256 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.400      ; 0.752      ;
; -0.247 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.124      ; 0.587      ;
; -0.228 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.328      ; 0.664      ;
; -0.227 ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.124      ; 0.457      ;
; -0.205 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.125      ; 0.546      ;
; -0.202 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.241      ; 0.549      ;
; -0.201 ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.124      ; 0.543      ;
; -0.186 ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.367      ; 0.645      ;
; -0.103 ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 0.634      ;
; -0.062 ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.240      ; 0.408      ;
; 0.015  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.118      ; 0.634      ;
; 0.021  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.001      ; 0.511      ;
; 0.083  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.117      ; 0.565      ;
; 0.129  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 0.587      ;
; 0.149  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 0.457      ;
; 0.171  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.001      ; 0.546      ;
; 0.174  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.117      ; 0.549      ;
; 0.175  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.000      ; 0.543      ;
; 0.186  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.071      ; 0.495      ;
; 0.206  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.583      ; 0.734      ;
; 0.235  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.891      ; 0.889      ;
; 0.238  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.582      ; 0.703      ;
; 0.258  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.700      ; 0.614      ;
; 0.314  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.116      ; 0.408      ;
; 0.330  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.699      ; 0.616      ;
; 0.338  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.077      ; 0.350      ;
; 0.373  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.959      ; 0.826      ;
; 0.566  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 0.961      ; 0.632      ;
; 0.706  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.583      ; 0.734      ;
; 0.735  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.891      ; 0.889      ;
; 0.738  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.582      ; 0.703      ;
; 0.758  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.700      ; 0.614      ;
; 0.830  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.699      ; 0.616      ;
; 0.873  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.959      ; 0.826      ;
; 1.066  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 0.961      ; 0.632      ;
; 1.466  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.713      ; 0.858      ;
; 1.491  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.625      ; 0.745      ;
; 1.589  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.707      ; 0.728      ;
; 1.735  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 2.118      ; 0.672      ;
; 1.818  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.500        ; 2.136      ; 0.599      ;
; 1.856  ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 1.619      ; 0.493      ;
; 2.235  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 2.118      ; 0.672      ;
; 2.318  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 1.000        ; 2.136      ; 0.599      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'frequencyDivider:fd2|clock1'                                                                                                                                                                                  ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock                                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; -1.965 ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -2.280     ; 0.217      ;
; -1.962 ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -2.279     ; 0.215      ;
; -1.934 ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -2.254     ; 0.212      ;
; -1.890 ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -2.206     ; 0.216      ;
; -1.104 ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.919     ; 0.217      ;
; -1.101 ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.918     ; 0.215      ;
; -1.073 ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.893     ; 0.212      ;
; -1.029 ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.845     ; 0.216      ;
; -0.945 ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -1.201     ; 0.276      ;
; -0.935 ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.663     ; 0.304      ;
; -0.819 ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -1.130     ; 0.221      ;
; -0.801 ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.619     ; 0.214      ;
; -0.795 ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -1.619     ; 0.208      ;
; -0.675 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -0.607     ; 0.600      ;
; -0.672 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -0.607     ; 0.597      ;
; -0.593 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; -0.695     ; 0.430      ;
; -0.084 ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.840     ; 0.276      ;
; 0.042  ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.769     ; 0.221      ;
; 0.329  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.103     ; 0.600      ;
; 0.332  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.103     ; 0.597      ;
; 0.336  ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.400     ; 0.296      ;
; 0.411  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.191     ; 0.430      ;
; 0.413  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; 0.613      ; 0.732      ;
; 0.489  ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 1.000        ; -0.337     ; 0.206      ;
; 0.562  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; 0.500        ; 0.618      ; 0.588      ;
; 1.417  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; 1.117      ; 0.732      ;
; 1.566  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 1.000        ; 1.122      ; 0.588      ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.659 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.340     ; 0.906      ;
; -1.626 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -1.344     ; 0.869      ;
; -1.535 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.208     ; 1.414      ;
; -1.404 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.210     ; 1.281      ;
; -1.386 ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.140     ; 1.333      ;
; -1.352 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.059     ; 1.380      ;
; -1.245 ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.171      ; 1.503      ;
; -1.212 ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.051     ; 1.248      ;
; -1.199 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; -0.058     ; 1.228      ;
; -0.966 ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.758     ; 0.804      ;
; -0.891 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.758     ; 0.729      ;
; -0.821 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.753     ; 0.664      ;
; -0.777 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.759     ; 0.614      ;
; -0.660 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.758     ; 0.486      ;
; -0.656 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.764     ; 0.476      ;
; -0.649 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.758     ; 0.477      ;
; -0.637 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.759     ; 0.479      ;
; -0.579 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.763     ; 0.400      ;
; -0.557 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.758     ; 0.400      ;
; -0.549 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.751      ; 1.387      ;
; -0.486 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.004     ; 1.206      ;
; -0.444 ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 1.161      ;
; -0.378 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.965      ;
; -0.375 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 1.099      ;
; -0.333 ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.004      ; 1.054      ;
; -0.315 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.132      ; 1.671      ;
; -0.273 ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.136      ; 1.626      ;
; -0.222 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.282      ; 1.728      ;
; -0.208 ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.804      ;
; -0.184 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.130      ; 1.538      ;
; -0.180 ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.286      ; 1.683      ;
; -0.142 ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.134      ; 1.493      ;
; -0.133 ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.729      ;
; -0.132 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.281      ; 1.637      ;
; -0.090 ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.285      ; 1.592      ;
; -0.082 ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.200      ; 1.506      ;
; -0.064 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.058      ; 0.709      ;
; -0.063 ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.005      ; 0.664      ;
; -0.049 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.751      ; 1.387      ;
; -0.019 ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.001     ; 0.614      ;
; 0.008  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.204      ; 1.413      ;
; 0.040  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.289      ; 1.473      ;
; 0.041  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.511      ; 1.694      ;
; 0.052  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.515      ; 1.680      ;
; 0.058  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 1.293      ; 1.452      ;
; 0.098  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.486      ;
; 0.102  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.006     ; 0.476      ;
; 0.106  ; EthernetMod:PacketRcv|current_state.HEARING    ; EthernetMod:PacketRcv|flag         ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.046     ; 0.367      ;
; 0.109  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.477      ;
; 0.121  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.001     ; 0.479      ;
; 0.179  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; -0.005     ; 0.400      ;
; 0.201  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.000      ; 0.400      ;
; 0.246  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.587      ; 0.568      ;
; 0.259  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.581      ; 0.547      ;
; 0.273  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.586      ; 0.550      ;
; 0.274  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 0.586      ; 0.554      ;
; 0.746  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.587      ; 0.568      ;
; 0.748  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.095      ; 1.564      ;
; 0.759  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.581      ; 0.547      ;
; 0.773  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.586      ; 0.550      ;
; 0.774  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 0.586      ; 0.554      ;
; 0.801  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.500        ; 2.091      ; 1.514      ;
; 0.906  ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.340      ; 1.158      ;
; 0.948  ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.344      ; 1.113      ;
; 1.023  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.402      ; 1.096      ;
; 1.167  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 1.398      ; 0.955      ;
; 1.248  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.095      ; 1.564      ;
; 1.301  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 1.000        ; 2.091      ; 1.514      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.399 ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; -1.586     ; 0.415      ;
; -1.344 ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; -1.585     ; 0.361      ;
; -0.727 ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.124     ; 0.634      ;
; -0.609 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.006     ; 0.634      ;
; -0.603 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.123     ; 0.511      ;
; -0.541 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.007     ; 0.565      ;
; -0.495 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.124     ; 0.587      ;
; -0.475 ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.124     ; 0.457      ;
; -0.453 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.123     ; 0.546      ;
; -0.450 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.007     ; 0.549      ;
; -0.449 ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.124     ; 0.543      ;
; -0.310 ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; -0.008     ; 0.408      ;
; -0.155 ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.671      ;
; -0.103 ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.634      ;
; -0.085 ; EthernetMod:PacketGen|macCount[2]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.687      ;
; -0.075 ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.001      ; 0.592      ;
; -0.027 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.051      ; 0.680      ;
; 0.010  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[0]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.699      ;
; 0.015  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.118      ; 0.634      ;
; 0.021  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.001      ; 0.511      ;
; 0.082  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.459      ; 0.734      ;
; 0.083  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.117      ; 0.565      ;
; 0.114  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.458      ; 0.703      ;
; 0.129  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.587      ;
; 0.134  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.576      ; 0.614      ;
; 0.149  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.457      ;
; 0.171  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.001      ; 0.546      ;
; 0.174  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.117      ; 0.549      ;
; 0.175  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.000      ; 0.543      ;
; 0.206  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.500        ; 0.575      ; 0.616      ;
; 0.314  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.116      ; 0.408      ;
; 0.582  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.459      ; 0.734      ;
; 0.614  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.458      ; 0.703      ;
; 0.634  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.576      ; 0.614      ;
; 0.706  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 0.575      ; 0.616      ;
; 1.170  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.637      ; 0.983      ;
; 1.413  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 1.000        ; 1.636      ; 0.932      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'EthernetMod:PacketRcv|buffer[0]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.841 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.030     ; 1.340      ;
; -0.820 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.208     ; 1.223      ;
; -0.820 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.003     ; 1.427      ;
; -0.805 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.034     ; 1.368      ;
; -0.695 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.029     ; 1.265      ;
; -0.596 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.210     ; 0.988      ;
; -0.569 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.178     ; 1.002      ;
; -0.569 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.027      ; 1.206      ;
; -0.554 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.004     ; 1.147      ;
; -0.552 ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.031      ; 1.193      ;
; -0.527 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.179     ; 0.959      ;
; -0.527 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.026      ; 1.163      ;
; -0.512 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; -0.005     ; 1.104      ;
; -0.487 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 1.016      ;
; -0.444 ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.001      ; 1.044      ;
; -0.434 ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 1.031      ;
; -0.423 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.180      ; 1.132      ;
; -0.402 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.002      ; 1.015      ;
; -0.402 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.207      ; 1.219      ;
; -0.398 ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 0.993      ;
; -0.387 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.176      ; 1.160      ;
; -0.372 ; EthernetMod:PacketRcv|buffer[7]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 0.982      ;
; -0.336 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.205      ; 1.151      ;
; -0.321 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.174      ; 1.092      ;
; -0.299 ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 0.898      ;
; -0.277 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.181      ; 1.057      ;
; -0.231 ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 0.842      ;
; -0.219 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[1]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.562      ; 0.876      ;
; -0.204 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[7]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.559      ; 0.873      ;
; -0.189 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[3]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.532      ; 0.750      ;
; -0.185 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[2]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.352      ; 0.639      ;
; -0.165 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[5]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.354      ; 0.630      ;
; -0.123 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[6]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.528      ; 0.748      ;
; -0.112 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[4]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 0.533      ; 0.744      ;
; -0.079 ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.000      ; 0.681      ;
; -0.026 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.242      ; 1.297      ;
; -0.005 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.064      ; 1.180      ;
; -0.005 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.269      ; 1.384      ;
; 0.010  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.238      ; 1.325      ;
; 0.120  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.243      ; 1.222      ;
; 0.219  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.062      ; 0.945      ;
; 0.309  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.173      ; 0.475      ;
; 0.314  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.272      ; 1.053      ;
; 0.415  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.669      ; 1.362      ;
; 0.421  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.482      ; 0.663      ;
; 0.474  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.242      ; 1.297      ;
; 0.493  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.627      ; 1.229      ;
; 0.495  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.064      ; 1.180      ;
; 0.495  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.269      ; 1.384      ;
; 0.510  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.238      ; 1.325      ;
; 0.515  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.311      ; 0.391      ;
; 0.546  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.667      ; 1.229      ;
; 0.549  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.284      ; 1.343      ;
; 0.564  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.428      ; 0.461      ;
; 0.574  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.440      ; 0.395      ;
; 0.582  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.310      ; 0.338      ;
; 0.598  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.818      ; 1.328      ;
; 0.620  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.243      ; 1.222      ;
; 0.624  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.284      ; 1.268      ;
; 0.624  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.625      ; 1.096      ;
; 0.630  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.242      ; 1.207      ;
; 0.644  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.434      ; 0.389      ;
; 0.676  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.776      ; 1.195      ;
; 0.694  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.289      ; 1.203      ;
; 0.705  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.242      ; 1.132      ;
; 0.705  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.048      ; 1.451      ;
; 0.719  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.062      ; 0.945      ;
; 0.734  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.737      ; 1.111      ;
; 0.738  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.283      ; 1.153      ;
; 0.751  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.819      ; 1.176      ;
; 0.770  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.826      ; 1.164      ;
; 0.775  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.247      ; 1.067      ;
; 0.780  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.534      ; 0.348      ;
; 0.783  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.006      ; 1.318      ;
; 0.796  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.533      ; 0.345      ;
; 0.802  ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 0.841      ; 0.647      ;
; 0.812  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.695      ; 0.978      ;
; 0.814  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.272      ; 1.053      ;
; 0.819  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.241      ; 1.017      ;
; 0.829  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.777      ; 1.043      ;
; 0.848  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 1.784      ; 1.031      ;
; 1.090  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|dataStore[7]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.100      ; 0.665      ;
; 1.156  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|dataStore[5]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.169      ; 0.635      ;
; 1.247  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|dataStore[4]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.252      ; 0.629      ;
; 1.265  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|dataStore[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.077      ; 0.531      ;
; 1.307  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.042      ; 1.343      ;
; 1.364  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|dataStore[6]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.252      ; 0.609      ;
; 1.382  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.042      ; 1.268      ;
; 1.388  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.000      ; 1.207      ;
; 1.401  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.628      ; 1.335      ;
; 1.432  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|dataStore[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.237      ; 0.527      ;
; 1.452  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.047      ; 1.203      ;
; 1.463  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.000      ; 1.132      ;
; 1.479  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.586      ; 1.202      ;
; 1.496  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.041      ; 1.153      ;
; 1.533  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 2.005      ; 1.067      ;
; 1.577  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.999      ; 1.017      ;
; 1.645  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.918      ; 0.881      ;
; 1.650  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|dataStore[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 1.000        ; 1.458      ; 0.464      ;
; 1.717  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|dataStore[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.500        ; 2.037      ; 0.540      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'EthernetMod:PacketGen|dataSend[0]'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.208 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.804      ;
; -0.133 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.729      ;
; -0.063 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.005      ; 0.664      ;
; -0.019 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.001     ; 0.614      ;
; 0.098  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.486      ;
; 0.102  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.006     ; 0.476      ;
; 0.109  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.477      ;
; 0.110  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|flag                       ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 0.458      ; 0.367      ;
; 0.121  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.001     ; 0.479      ;
; 0.179  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; -0.005     ; 0.400      ;
; 0.201  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.000      ; 0.400      ;
; 0.410  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.645      ; 1.343      ;
; 0.485  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.645      ; 1.268      ;
; 0.491  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.603      ; 1.207      ;
; 0.550  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.758      ; 0.804      ;
; 0.555  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.650      ; 1.203      ;
; 0.566  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.603      ; 1.132      ;
; 0.599  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.644      ; 1.153      ;
; 0.625  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.758      ; 0.729      ;
; 0.636  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.608      ; 1.067      ;
; 0.641  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 0.895      ; 0.348      ;
; 0.657  ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 0.894      ; 0.345      ;
; 0.663  ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.202      ; 0.647      ;
; 0.680  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.602      ; 1.017      ;
; 0.695  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.763      ; 0.664      ;
; 0.739  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.757      ; 0.614      ;
; 0.856  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.758      ; 0.486      ;
; 0.860  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.752      ; 0.476      ;
; 0.867  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.758      ; 0.477      ;
; 0.879  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.757      ; 0.479      ;
; 0.937  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.753      ; 0.400      ;
; 0.959  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 0.758      ; 0.400      ;
; 1.004  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.345      ; 0.568      ;
; 1.017  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.339      ; 0.547      ;
; 1.031  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.344      ; 0.550      ;
; 1.032  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 1.344      ; 0.554      ;
; 1.168  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.403      ; 1.343      ;
; 1.243  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.403      ; 1.268      ;
; 1.249  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.361      ; 1.207      ;
; 1.276  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.030      ; 1.362      ;
; 1.313  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.408      ; 1.203      ;
; 1.324  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.361      ; 1.132      ;
; 1.354  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.988      ; 1.229      ;
; 1.357  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.402      ; 1.153      ;
; 1.394  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.366      ; 1.067      ;
; 1.407  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.028      ; 1.229      ;
; 1.438  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.360      ; 1.017      ;
; 1.459  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.179      ; 1.328      ;
; 1.485  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.986      ; 1.096      ;
; 1.504  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.345      ; 0.568      ;
; 1.506  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.279      ; 0.881      ;
; 1.517  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.339      ; 0.547      ;
; 1.531  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.344      ; 0.550      ;
; 1.532  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 1.344      ; 0.554      ;
; 1.537  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.137      ; 1.195      ;
; 1.566  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.409      ; 1.451      ;
; 1.588  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.237      ; 0.744      ;
; 1.595  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.098      ; 1.111      ;
; 1.612  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.180      ; 1.176      ;
; 1.631  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.187      ; 1.164      ;
; 1.644  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.367      ; 1.318      ;
; 1.664  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.296      ; 0.740      ;
; 1.673  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.056      ; 0.978      ;
; 1.690  ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.138      ; 1.043      ;
; 1.690  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.297      ; 0.701      ;
; 1.709  ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.145      ; 1.031      ;
; 1.762  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.989      ; 1.335      ;
; 1.840  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.947      ; 1.202      ;
; 1.870  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.207      ; 0.473      ;
; 2.020  ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.279      ; 0.481      ;
; 2.262  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.989      ; 1.335      ;
; 2.340  ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.947      ; 1.202      ;
; 2.630  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.500        ; 2.916      ; 0.554      ;
; 3.130  ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 1.000        ; 2.916      ; 0.554      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'EthernetMod:PacketGen|dataSend[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.503 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.916      ; 0.554      ;
; -2.003 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.916      ; 0.554      ;
; -1.745 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.947      ; 1.202      ;
; -1.654 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.989      ; 1.335      ;
; -1.298 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.279      ; 0.481      ;
; -1.245 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.947      ; 1.202      ;
; -1.234 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.207      ; 0.473      ;
; -1.154 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.989      ; 1.335      ;
; -1.149 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.361      ; 0.712      ;
; -1.114 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.145      ; 1.031      ;
; -1.096 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.297      ; 0.701      ;
; -1.095 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.138      ; 1.043      ;
; -1.078 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.056      ; 0.978      ;
; -1.059 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.403      ; 0.844      ;
; -1.056 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.296      ; 0.740      ;
; -1.049 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.367      ; 1.318      ;
; -1.023 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.187      ; 1.164      ;
; -1.004 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.180      ; 1.176      ;
; -0.993 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.237      ; 0.744      ;
; -0.987 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.098      ; 1.111      ;
; -0.958 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.409      ; 1.451      ;
; -0.942 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.137      ; 1.195      ;
; -0.935 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.344      ; 0.550      ;
; -0.933 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.339      ; 0.547      ;
; -0.931 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.344      ; 0.554      ;
; -0.918 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.345      ; 0.568      ;
; -0.898 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.279      ; 0.881      ;
; -0.890 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.986      ; 1.096      ;
; -0.851 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.179      ; 1.328      ;
; -0.843 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.360      ; 1.017      ;
; -0.799 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.366      ; 1.067      ;
; -0.799 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.028      ; 1.229      ;
; -0.759 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 1.988      ; 1.229      ;
; -0.749 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.402      ; 1.153      ;
; -0.729 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.361      ; 1.132      ;
; -0.705 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.408      ; 1.203      ;
; -0.668 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 2.030      ; 1.362      ;
; -0.635 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 2.403      ; 1.268      ;
; -0.435 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.344      ; 0.550      ;
; -0.433 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.339      ; 0.547      ;
; -0.431 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.344      ; 0.554      ;
; -0.418 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.345      ; 0.568      ;
; -0.391 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.603      ; 0.712      ;
; -0.358 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.758      ; 0.400      ;
; -0.353 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.753      ; 0.400      ;
; -0.301 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.645      ; 0.844      ;
; -0.281 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.758      ; 0.477      ;
; -0.278 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.757      ; 0.479      ;
; -0.276 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.752      ; 0.476      ;
; -0.272 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.758      ; 0.486      ;
; -0.143 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.757      ; 0.614      ;
; -0.099 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.763      ; 0.664      ;
; -0.085 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.602      ; 1.017      ;
; -0.055 ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.202      ; 0.647      ;
; -0.049 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 0.894      ; 0.345      ;
; -0.047 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 0.895      ; 0.348      ;
; -0.041 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.608      ; 1.067      ;
; -0.029 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.758      ; 0.729      ;
; 0.009  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.644      ; 1.153      ;
; 0.029  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.603      ; 1.132      ;
; 0.046  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.758      ; 0.804      ;
; 0.053  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.650      ; 1.203      ;
; 0.123  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 1.645      ; 1.268      ;
; 0.400  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.405  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.005     ; 0.400      ;
; 0.409  ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|flag                       ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|dataSend[0] ; -0.500       ; 0.458      ; 0.367      ;
; 0.477  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.480  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[1]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.001     ; 0.479      ;
; 0.482  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.006     ; 0.476      ;
; 0.486  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[2]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.486      ;
; 0.615  ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; -0.001     ; 0.614      ;
; 0.659  ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.005      ; 0.664      ;
; 0.729  ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.804  ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|pbleCount[3]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketGen|dataSend[0] ; 0.000        ; 0.000      ; 0.804      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'EthernetMod:PacketRcv|buffer[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+
; -2.142 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.555      ; 0.554      ;
; -1.642 ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.555      ; 0.554      ;
; -1.497 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|dataStore[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.037      ; 0.540      ;
; -1.437 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.918      ; 0.481      ;
; -1.384 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.586      ; 1.202      ;
; -1.373 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.846      ; 0.473      ;
; -1.293 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.628      ; 1.335      ;
; -1.288 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.000      ; 0.712      ;
; -1.235 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.936      ; 0.701      ;
; -1.198 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.042      ; 0.844      ;
; -1.195 ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.935      ; 0.740      ;
; -1.132 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.876      ; 0.744      ;
; -1.037 ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.918      ; 0.881      ;
; -0.997 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|dataStore[0]               ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.037      ; 0.540      ;
; -0.994 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|dataStore[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.458      ; 0.464      ;
; -0.982 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.999      ; 1.017      ;
; -0.938 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.005      ; 1.067      ;
; -0.888 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.041      ; 1.153      ;
; -0.884 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.586      ; 1.202      ;
; -0.868 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.000      ; 1.132      ;
; -0.844 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.047      ; 1.203      ;
; -0.793 ; EthernetMod:PacketGen|dataSend[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.628      ; 1.335      ;
; -0.774 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 2.042      ; 1.268      ;
; -0.710 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|dataStore[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.237      ; 0.527      ;
; -0.643 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|dataStore[6]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.252      ; 0.609      ;
; -0.623 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|dataStore[4]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.252      ; 0.629      ;
; -0.546 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|dataStore[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.077      ; 0.531      ;
; -0.534 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|dataStore[5]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.169      ; 0.635      ;
; -0.530 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.242      ; 0.712      ;
; -0.440 ; EthernetMod:PacketRcv|pbleCount[3]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.284      ; 0.844      ;
; -0.435 ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|dataStore[7]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.100      ; 0.665      ;
; -0.253 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.784      ; 1.031      ;
; -0.234 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.777      ; 1.043      ;
; -0.224 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.241      ; 1.017      ;
; -0.219 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.272      ; 1.053      ;
; -0.217 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.695      ; 0.978      ;
; -0.194 ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.841      ; 0.647      ;
; -0.188 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.533      ; 0.345      ;
; -0.188 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.006      ; 1.318      ;
; -0.186 ; EthernetMod:PacketRcv|macCount[0]               ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.534      ; 0.348      ;
; -0.180 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.247      ; 1.067      ;
; -0.162 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.826      ; 1.164      ;
; -0.143 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.819      ; 1.176      ;
; -0.130 ; EthernetMod:PacketRcv|pbleCount[0]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.283      ; 1.153      ;
; -0.126 ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.737      ; 1.111      ;
; -0.117 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.062      ; 0.945      ;
; -0.110 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.242      ; 1.132      ;
; -0.097 ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 2.048      ; 1.451      ;
; -0.086 ; EthernetMod:PacketRcv|pbleCount[2]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.289      ; 1.203      ;
; -0.081 ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.776      ; 1.195      ;
; -0.045 ; EthernetMod:PacketGen|dataSend[3]               ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.440      ; 0.395      ;
; -0.045 ; EthernetMod:PacketGen|dataSend[4]               ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.434      ; 0.389      ;
; -0.029 ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.625      ; 1.096      ;
; -0.021 ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.243      ; 1.222      ;
; -0.016 ; EthernetMod:PacketRcv|pbleCount[1]              ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.284      ; 1.268      ;
; 0.010  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.818      ; 1.328      ;
; 0.028  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.310      ; 0.338      ;
; 0.033  ; EthernetMod:PacketGen|dataSend[6]               ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.428      ; 0.461      ;
; 0.055  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.242      ; 1.297      ;
; 0.062  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.667      ; 1.229      ;
; 0.080  ; EthernetMod:PacketGen|dataSend[1]               ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.311      ; 0.391      ;
; 0.087  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.238      ; 1.325      ;
; 0.102  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.627      ; 1.229      ;
; 0.115  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.269      ; 1.384      ;
; 0.116  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 1.064      ; 1.180      ;
; 0.181  ; EthernetMod:PacketGen|dataSend[2]               ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.482      ; 0.663      ;
; 0.193  ; EthernetMod:PacketGen|dataSend[7]               ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.669      ; 1.362      ;
; 0.281  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.272      ; 1.053      ;
; 0.302  ; EthernetMod:PacketGen|dataSend[5]               ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.173      ; 0.475      ;
; 0.383  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.062      ; 0.945      ;
; 0.479  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.243      ; 1.222      ;
; 0.555  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.242      ; 1.297      ;
; 0.587  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.238      ; 1.325      ;
; 0.615  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.269      ; 1.384      ;
; 0.616  ; EthernetMod:PacketRcv|buffer[0]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 1.064      ; 1.180      ;
; 0.681  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[2]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.711  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[4]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.533      ; 0.744      ;
; 0.718  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[3]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.532      ; 0.750      ;
; 0.720  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[6]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.528      ; 0.748      ;
; 0.776  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[5]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.354      ; 0.630      ;
; 0.787  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[2]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.352      ; 0.639      ;
; 0.814  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[1]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.562      ; 0.876      ;
; 0.814  ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[7]                  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|buffer[0] ; -0.500       ; 0.559      ; 0.873      ;
; 0.842  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.876  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.181      ; 1.057      ;
; 0.898  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.918  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.174      ; 1.092      ;
; 0.946  ; EthernetMod:PacketRcv|buffer[5]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.205      ; 1.151      ;
; 0.952  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.180      ; 1.132      ;
; 0.982  ; EthernetMod:PacketRcv|buffer[7]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 0.982      ;
; 0.984  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.176      ; 1.160      ;
; 0.993  ; EthernetMod:PacketRcv|buffer[1]                 ; EthernetMod:PacketRcv|buffer[1]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 0.993      ;
; 1.012  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.207      ; 1.219      ;
; 1.013  ; EthernetMod:PacketRcv|buffer[2]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.002      ; 1.015      ;
; 1.016  ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[3]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 1.016      ;
; 1.031  ; EthernetMod:PacketRcv|buffer[6]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.000      ; 1.031      ;
; 1.043  ; EthernetMod:PacketRcv|buffer[3]                 ; EthernetMod:PacketRcv|buffer[4]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.001      ; 1.044      ;
; 1.109  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[6]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; -0.005     ; 1.104      ;
; 1.137  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[7]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; 0.026      ; 1.163      ;
; 1.138  ; EthernetMod:PacketRcv|buffer[4]                 ; EthernetMod:PacketRcv|buffer[5]                  ; EthernetMod:PacketRcv|buffer[0]             ; EthernetMod:PacketRcv|buffer[0] ; 0.000        ; -0.179     ; 0.959      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                           ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.815 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.549      ; 2.856      ;
; -1.764 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.330      ; 2.688      ;
; -1.762 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.330      ; 2.690      ;
; -1.748 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.319      ; 2.693      ;
; -1.701 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.435      ; 2.856      ;
; -1.700 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.636      ; 3.058      ;
; -1.659 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.248      ; 2.711      ;
; -1.648 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.267      ; 2.741      ;
; -1.607 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.312      ; 2.827      ;
; -1.586 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.301      ; 2.837      ;
; -1.586 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.522      ; 3.058      ;
; -1.450 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.384      ; 3.056      ;
; -1.420 ; RegisterFile:regFile|register:ra|d_out[3]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.213      ; 0.793      ;
; -1.385 ; RegisterFile:regFile|register:ra|d_out[7]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.276      ; 0.891      ;
; -1.316 ; RegisterFile:regFile|register:ra|d_out[1]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.213      ; 0.897      ;
; -1.315 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.549      ; 2.856      ;
; -1.270 ; RegisterFile:regFile|register:ra|d_out[1]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.317      ; 1.047      ;
; -1.268 ; RegisterFile:regFile|register:ra|d_out[0]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.059      ;
; -1.264 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.330      ; 2.688      ;
; -1.263 ; RegisterFile:regFile|register:ra|d_out[4]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.299      ; 1.036      ;
; -1.262 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.330      ; 2.690      ;
; -1.254 ; RegisterFile:regFile|register:rg4|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.322      ; 1.068      ;
; -1.253 ; RegisterFile:regFile|register:ra|d_out[2]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.212      ; 0.959      ;
; -1.249 ; RegisterFile:regFile|register:ra|d_out[6]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.381      ; 1.132      ;
; -1.249 ; RegisterFile:regFile|register:rg8|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.318      ; 1.069      ;
; -1.248 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.319      ; 2.693      ;
; -1.245 ; RegisterFile:regFile|register:rg8|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.287      ; 1.042      ;
; -1.237 ; RegisterFile:regFile|register:ra|d_out[5]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.309      ; 1.072      ;
; -1.223 ; RegisterFile:regFile|register:ra|d_out[2]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.245      ; 1.022      ;
; -1.223 ; RegisterFile:regFile|register:rg3|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.265      ; 1.042      ;
; -1.201 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|MemtoPC                      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.435      ; 2.856      ;
; -1.200 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.636      ; 3.058      ;
; -1.199 ; RegisterFile:regFile|register:rg4|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.405      ; 1.206      ;
; -1.193 ; RegisterFile:regFile|register:rg8|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.329      ; 1.136      ;
; -1.189 ; RegisterFile:regFile|register:rg3|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.138      ;
; -1.187 ; RegisterFile:regFile|register:rg4|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.351      ; 1.164      ;
; -1.172 ; RegisterFile:regFile|register:rg3|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.298      ; 1.126      ;
; -1.167 ; RegisterFile:regFile|register:ra|d_out[0]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.195      ; 1.028      ;
; -1.160 ; RegisterFile:regFile|register:ra|d_out[3]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.265      ; 1.105      ;
; -1.159 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.248      ; 2.711      ;
; -1.149 ; RegisterFile:regFile|register:rg2|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.178      ;
; -1.148 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.267      ; 2.741      ;
; -1.147 ; RegisterFile:regFile|register:rg4|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.180      ;
; -1.143 ; RegisterFile:regFile|register:rg3|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.336      ; 1.193      ;
; -1.140 ; RegisterFile:regFile|register:rg8|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.204      ; 1.064      ;
; -1.107 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.312      ; 2.827      ;
; -1.105 ; RegisterFile:regFile|register:rg4|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.307      ; 1.202      ;
; -1.104 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.279      ; 3.297      ;
; -1.093 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.206      ; 3.235      ;
; -1.091 ; RegisterFile:regFile|register:rg7|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.266      ; 1.175      ;
; -1.086 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.301      ; 2.837      ;
; -1.086 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|Link                         ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.522      ; 3.058      ;
; -1.084 ; RegisterFile:regFile|register:ra|d_out[7]                                                                         ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.243      ;
; -1.083 ; RegisterFile:regFile|register:rg8|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.265      ; 1.182      ;
; -1.074 ; RegisterFile:regFile|register:rg2|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.283      ; 1.209      ;
; -1.068 ; RegisterFile:regFile|register:rg4|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.300      ; 1.232      ;
; -1.055 ; RegisterFile:regFile|register:rg4|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.245      ; 1.190      ;
; -1.054 ; RegisterFile:regFile|register:rg7|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.385      ; 1.331      ;
; -1.049 ; RegisterFile:regFile|register:rg3|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.309      ; 1.260      ;
; -1.042 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.286      ; 3.366      ;
; -1.040 ; RegisterFile:regFile|register:rg8|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.278      ; 1.238      ;
; -1.039 ; RegisterFile:regFile|register:ra|d_out[5]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.156      ; 1.117      ;
; -1.037 ; RegisterFile:regFile|register:ra|d_out[6]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.283      ; 1.246      ;
; -1.035 ; RegisterFile:regFile|register:rg4|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.212      ; 1.177      ;
; -1.035 ; RegisterFile:regFile|register:rg7|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.231      ; 1.196      ;
; -1.035 ; RegisterFile:regFile|register:rg8|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.385      ; 1.350      ;
; -1.034 ; RegisterFile:regFile|register:rg4|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.212      ; 1.178      ;
; -1.026 ; RegisterFile:regFile|register:rg8|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.232      ; 1.206      ;
; -1.014 ; RegisterFile:regFile|register:rg8|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.160      ; 1.146      ;
; -1.010 ; RegisterFile:regFile|register:rg8|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.313      ; 1.303      ;
; -1.008 ; RegisterFile:regFile|register:rg7|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.287      ; 1.279      ;
; -1.003 ; RegisterFile:regFile|register:rg2|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.309      ; 1.306      ;
; -1.002 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.215      ; 3.335      ;
; -1.001 ; RegisterFile:regFile|register:rg8|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.266      ; 1.265      ;
; -0.994 ; RegisterFile:regFile|register:rg2|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.203      ; 1.209      ;
; -0.985 ; RegisterFile:regFile|register:rg2|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.264      ; 1.279      ;
; -0.984 ; RegisterFile:regFile|register:ra|d_out[4]                                                                         ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.204      ; 1.220      ;
; -0.974 ; RegisterFile:regFile|register:rg8|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.346      ; 1.372      ;
; -0.970 ; RegisterFile:regFile|register:rg3|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.284      ; 1.314      ;
; -0.967 ; RegisterFile:regFile|register:rg6|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.264      ; 1.297      ;
; -0.950 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.384      ; 3.056      ;
; -0.932 ; RegisterFile:regFile|register:rg7|d_out[5]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.313      ; 1.381      ;
; -0.925 ; RegisterFile:regFile|register:rg7|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.318      ; 1.393      ;
; -0.923 ; RegisterFile:regFile|register:rg7|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.328      ; 1.405      ;
; -0.922 ; RegisterFile:regFile|register:rg7|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.317      ; 1.395      ;
; -0.922 ; RegisterFile:regFile|register:rg6|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.266      ; 1.344      ;
; -0.916 ; RegisterFile:regFile|register:rg3|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.283      ; 1.367      ;
; -0.912 ; RegisterFile:regFile|register:rg4|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.316      ; 1.404      ;
; -0.910 ; RegisterFile:regFile|register:rg3|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.232      ; 1.322      ;
; -0.909 ; RegisterFile:regFile|register:rg5|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.266      ; 1.357      ;
; -0.908 ; RegisterFile:regFile|register:rg2|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.327      ; 1.419      ;
; -0.904 ; RegisterFile:regFile|register:rg2|d_out[1]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.316      ; 1.412      ;
; -0.903 ; RegisterFile:regFile|register:rg7|d_out[0]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.346      ; 1.443      ;
; -0.899 ; RegisterFile:regFile|register:rg4|d_out[3]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.264      ; 1.365      ;
; -0.899 ; RegisterFile:regFile|register:rg2|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.245      ; 1.346      ;
; -0.884 ; RegisterFile:regFile|register:rg3|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.276      ; 1.392      ;
; -0.879 ; RegisterFile:regFile|register:rg3|d_out[6]                                                                        ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.381      ; 1.502      ;
; -0.878 ; RegisterFile:regFile|register:rg5|d_out[4]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[4] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.204      ; 1.326      ;
; -0.878 ; RegisterFile:regFile|register:rg2|d_out[7]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[7] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.276      ; 1.398      ;
; -0.872 ; RegisterFile:regFile|register:rg2|d_out[2]                                                                        ; RegisterFile:regFile|demux8_8b:demux1|data_out[2] ; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.212      ; 1.340      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                  ; Launch Clock                                                                                                      ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -1.717 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[1] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.340      ; 0.623      ;
; -1.638 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[3] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.341      ; 0.703      ;
; -1.636 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[2] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.343      ; 0.707      ;
; -1.636 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[6] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.340      ; 0.704      ;
; -1.555 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[0] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.325      ; 0.770      ;
; -1.527 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[5] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.328      ; 0.801      ;
; -1.405 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[7] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.269      ; 0.864      ;
; -1.339 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[4] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.331      ; 0.992      ;
; -1.217 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[1] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.340      ; 0.623      ;
; -1.138 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[3] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.341      ; 0.703      ;
; -1.136 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[2] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.343      ; 0.707      ;
; -1.136 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[6] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.340      ; 0.704      ;
; -1.055 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[0] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.325      ; 0.770      ;
; -1.027 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[5] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.328      ; 0.801      ;
; -0.905 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[7] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.269      ; 0.864      ;
; -0.839 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ULA:unitLogic|ULArslt[4] ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.331      ; 0.992      ;
; 0.961  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.328      ; 3.411      ;
; 1.102  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.340      ; 3.564      ;
; 1.103  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.341      ; 3.566      ;
; 1.114  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.331      ; 3.567      ;
; 1.161  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.448     ; 0.713      ;
; 1.164  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.449     ; 0.715      ;
; 1.165  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.449     ; 0.716      ;
; 1.169  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.446     ; 0.723      ;
; 1.174  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.464     ; 0.710      ;
; 1.190  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.269      ; 3.581      ;
; 1.209  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.340      ; 3.671      ;
; 1.226  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.440     ; 0.786      ;
; 1.258  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.325      ; 3.705      ;
; 1.286  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.424     ; 0.862      ;
; 1.293  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.461     ; 0.832      ;
; 1.295  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.425     ; 0.870      ;
; 1.299  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.422     ; 0.877      ;
; 1.299  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.425     ; 0.874      ;
; 1.313  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.458     ; 0.855      ;
; 1.313  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.520     ; 0.793      ;
; 1.357  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 2.343      ; 3.822      ;
; 1.406  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.437     ; 0.969      ;
; 1.414  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.434     ; 0.980      ;
; 1.461  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.328      ; 3.411      ;
; 1.553  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.496     ; 1.057      ;
; 1.602  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.340      ; 3.564      ;
; 1.603  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.341      ; 3.566      ;
; 1.614  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.331      ; 3.567      ;
; 1.690  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.269      ; 3.581      ;
; 1.709  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.340      ; 3.671      ;
; 1.725  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.512     ; 0.713      ;
; 1.728  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.513     ; 0.715      ;
; 1.729  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.513     ; 0.716      ;
; 1.733  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.510     ; 0.723      ;
; 1.738  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.528     ; 0.710      ;
; 1.749  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.402     ; 1.347      ;
; 1.758  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.325      ; 3.705      ;
; 1.784  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.405     ; 1.379      ;
; 1.790  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.504     ; 0.786      ;
; 1.850  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.488     ; 0.862      ;
; 1.857  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.525     ; 0.832      ;
; 1.857  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; 2.343      ; 3.822      ;
; 1.859  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.489     ; 0.870      ;
; 1.863  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.489     ; 0.874      ;
; 1.863  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.486     ; 0.877      ;
; 1.867  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.392     ; 1.475      ;
; 1.874  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.408     ; 1.466      ;
; 1.877  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.584     ; 0.793      ;
; 1.877  ; ControlUnit:ctrlUnit|ULAControl[2]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.522     ; 0.855      ;
; 1.893  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.464     ; 1.429      ;
; 1.899  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.393     ; 1.506      ;
; 1.912  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.393     ; 1.519      ;
; 1.970  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.501     ; 0.969      ;
; 1.978  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.498     ; 0.980      ;
; 2.060  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -0.390     ; 1.670      ;
; 2.117  ; ControlUnit:ctrlUnit|ULAControl[1]                                                                                ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.560     ; 1.057      ;
; 2.122  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.275     ; 1.347      ;
; 2.157  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.278     ; 1.379      ;
; 2.240  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.265     ; 1.475      ;
; 2.247  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.281     ; 1.466      ;
; 2.266  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.337     ; 1.429      ;
; 2.272  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.266     ; 1.506      ;
; 2.285  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.266     ; 1.519      ;
; 2.433  ; ControlUnit:ctrlUnit|ULASrc                                                                                       ; ULA:unitLogic|ULArslt[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; -0.500       ; -0.263     ; 1.670      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.735  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[5] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.676      ; 3.411      ;
; 2.767  ; RegisterFile:regFile|demux8_8b:demux1|data_out[4]                                                                 ; ULA:unitLogic|ULArslt[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -1.761     ; 1.006      ;
; 2.792  ; RegisterFile:regFile|demux8_8b:demux1|data_out[5]                                                                 ; ULA:unitLogic|ULArslt[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; -1.717     ; 1.075      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.876  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:unitLogic|ULArslt[6] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.688      ; 3.564      ;
; 2.877  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.689      ; 3.566      ;
; 2.877  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.689      ; 3.566      ;
; 2.877  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.689      ; 3.566      ;
; 2.877  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:unitLogic|ULArslt[3] ; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0] ; 0.000        ; 0.689      ; 3.566      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.678 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 2.136      ; 0.599      ;
; -1.587 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 2.118      ; 0.672      ;
; -1.178 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 2.136      ; 0.599      ;
; -1.126 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.619      ; 0.493      ;
; -1.087 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 2.118      ; 0.672      ;
; -0.979 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.707      ; 0.728      ;
; -0.880 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.625      ; 0.745      ;
; -0.855 ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|next_state.IDLE_981        ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 1.713      ; 0.858      ;
; -0.470 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.961      ; 0.632      ;
; -0.274 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.959      ; 0.826      ;
; -0.227 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.700      ; 0.614      ;
; -0.224 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.699      ; 0.616      ;
; -0.143 ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.891      ; 0.889      ;
; -0.020 ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.582      ; 0.703      ;
; 0.010  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.583      ; 0.734      ;
; 0.030  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.961      ; 0.632      ;
; 0.226  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.959      ; 0.826      ;
; 0.273  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.077      ; 0.350      ;
; 0.273  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.700      ; 0.614      ;
; 0.276  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.699      ; 0.616      ;
; 0.292  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.116      ; 0.408      ;
; 0.357  ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.891      ; 0.889      ;
; 0.424  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.071      ; 0.495      ;
; 0.432  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.117      ; 0.549      ;
; 0.448  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.117      ; 0.565      ;
; 0.457  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 0.457      ;
; 0.480  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.582      ; 0.703      ;
; 0.510  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.001      ; 0.511      ;
; 0.510  ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.583      ; 0.734      ;
; 0.516  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.118      ; 0.634      ;
; 0.543  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 0.543      ;
; 0.545  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.001      ; 0.546      ;
; 0.587  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 0.587      ;
; 0.634  ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.SENDING ; 0.000        ; 0.000      ; 0.634      ;
; 0.668  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.240      ; 0.408      ;
; 0.778  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.367      ; 0.645      ;
; 0.808  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.241      ; 0.549      ;
; 0.824  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.241      ; 0.565      ;
; 0.833  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[2]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.124      ; 0.457      ;
; 0.836  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.328      ; 0.664      ;
; 0.852  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.400      ; 0.752      ;
; 0.862  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.437      ; 0.799      ;
; 0.886  ; EthernetMod:PacketGen|pbleCount[2]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.125      ; 0.511      ;
; 0.892  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.242      ; 0.634      ;
; 0.919  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[0]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.124      ; 0.543      ;
; 0.920  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.330      ; 0.750      ;
; 0.921  ; EthernetMod:PacketGen|pbleCount[0]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.125      ; 0.546      ;
; 0.942  ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.398      ; 0.840      ;
; 0.944  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[1]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.488      ; 0.932      ;
; 0.963  ; EthernetMod:PacketGen|pbleCount[1]              ; EthernetMod:PacketGen|pbleCount[1]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.124      ; 0.587      ;
; 0.975  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[5]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.418      ; 0.893      ;
; 0.985  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.286      ; 0.771      ;
; 0.989  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.285      ; 0.774      ;
; 0.997  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[7]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.486      ; 0.983      ;
; 1.010  ; EthernetMod:PacketGen|pbleCount[3]              ; EthernetMod:PacketGen|pbleCount[3]               ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.124      ; 0.634      ;
; 1.018  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.416      ; 0.934      ;
; 1.055  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.435      ; 0.990      ;
; 1.068  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.278      ; 0.846      ;
; 1.075  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.365      ; 0.940      ;
; 1.134  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[4]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.336      ; 0.970      ;
; 1.155  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[2]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.107      ; 0.762      ;
; 1.181  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[6]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.337      ; 1.018      ;
; 1.212  ; EthernetMod:PacketGen|macCount[2]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.056      ; 0.768      ;
; 1.218  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[3]                ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; 0.329      ; 1.047      ;
; 2.281  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.219     ; 0.562      ;
; 2.315  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.150     ; 0.665      ;
; 2.327  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.149     ; 0.678      ;
; 2.334  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.220     ; 0.614      ;
; 2.378  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[5]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.218     ; 0.660      ;
; 2.378  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[7]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.151     ; 0.727      ;
; 2.390  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[0]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.221     ; 0.669      ;
; 2.446  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[1]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.148     ; 0.798      ;
; 2.462  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.307     ; 0.655      ;
; 2.471  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.529     ; 0.442      ;
; 2.487  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[3]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.308     ; 0.679      ;
; 2.508  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.301     ; 0.707      ;
; 2.527  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[2]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.530     ; 0.497      ;
; 2.536  ; EthernetMod:PacketGen|macCount[1]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.300     ; 0.736      ;
; 2.579  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[6]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.299     ; 0.780      ;
; 2.583  ; EthernetMod:PacketGen|macCount[0]               ; EthernetMod:PacketGen|dataSend[4]                ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.SENDING ; -0.500       ; -1.300     ; 0.783      ;
+--------+-------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.704 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.636      ; 0.932      ;
; -0.654 ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 1.637      ; 0.983      ;
; -0.103 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.576      ; 0.614      ;
; -0.100 ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.575      ; 0.616      ;
; 0.104  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.458      ; 0.703      ;
; 0.134  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.459      ; 0.734      ;
; 0.292  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.116      ; 0.408      ;
; 0.397  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.576      ; 0.614      ;
; 0.400  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.575      ; 0.616      ;
; 0.432  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.117      ; 0.549      ;
; 0.448  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.117      ; 0.565      ;
; 0.457  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.457      ;
; 0.510  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.001      ; 0.511      ;
; 0.516  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.118      ; 0.634      ;
; 0.543  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.543      ;
; 0.545  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.001      ; 0.546      ;
; 0.587  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.587      ;
; 0.591  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.001      ; 0.592      ;
; 0.604  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.458      ; 0.703      ;
; 0.629  ; EthernetMod:PacketGen|current_state.SENDINGMAC ; EthernetMod:PacketGen|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.051      ; 0.680      ;
; 0.634  ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.634      ;
; 0.634  ; EthernetMod:PacketGen|current_state.IDLE       ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; 0.459      ; 0.734      ;
; 0.671  ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[1]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.671      ;
; 0.687  ; EthernetMod:PacketGen|macCount[2]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.687      ;
; 0.699  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[0]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; 0.000      ; 0.699      ;
; 0.916  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.008     ; 0.408      ;
; 1.056  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.007     ; 0.549      ;
; 1.072  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.007     ; 0.565      ;
; 1.081  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[2] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.124     ; 0.457      ;
; 1.134  ; EthernetMod:PacketGen|pbleCount[2]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.123     ; 0.511      ;
; 1.140  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.006     ; 0.634      ;
; 1.167  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[0] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.124     ; 0.543      ;
; 1.169  ; EthernetMod:PacketGen|pbleCount[0]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.123     ; 0.546      ;
; 1.211  ; EthernetMod:PacketGen|pbleCount[1]             ; EthernetMod:PacketGen|pbleCount[1] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.124     ; 0.587      ;
; 1.258  ; EthernetMod:PacketGen|pbleCount[3]             ; EthernetMod:PacketGen|pbleCount[3] ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketGen|current_state.IDLE ; -0.500       ; -0.124     ; 0.634      ;
; 1.946  ; EthernetMod:PacketGen|macCount[0]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; -1.585     ; 0.361      ;
; 2.001  ; EthernetMod:PacketGen|macCount[1]              ; EthernetMod:PacketGen|macCount[2]  ; EthernetMod:PacketGen|current_state.IDLE    ; EthernetMod:PacketGen|current_state.IDLE ; 0.000        ; -1.586     ; 0.415      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'frequencyDivider:fd2|clock1'                                                                                                                                                                                   ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                         ; Launch Clock                                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.686 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; 1.122      ; 0.588      ;
; -0.537 ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; 1.117      ; 0.732      ;
; 0.318  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; 0.618      ; 0.588      ;
; 0.391  ; EthernetMod:PacketGen|next_state.SENDING_849     ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.337     ; 0.206      ;
; 0.467  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; 0.613      ; 0.732      ;
; 0.469  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.191     ; 0.430      ;
; 0.544  ; EthernetMod:PacketGen|next_state.IDLE_981        ; EthernetMod:PacketGen|current_state.IDLE        ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.400     ; 0.296      ;
; 0.548  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.103     ; 0.597      ;
; 0.551  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketRcv|current_state.IDLE    ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.103     ; 0.600      ;
; 0.838  ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.769     ; 0.221      ;
; 0.964  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -0.840     ; 0.276      ;
; 1.473  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -0.695     ; 0.430      ;
; 1.552  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -0.607     ; 0.597      ;
; 1.555  ; EthernetMod:PacketRcv|flag                       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -0.607     ; 0.600      ;
; 1.675  ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ; EthernetMod:PacketGen|current_state.SENDINGDATA ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.619     ; 0.208      ;
; 1.681  ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ; EthernetMod:PacketGen|current_state.SENDINGSIZE ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.619     ; 0.214      ;
; 1.699  ; EthernetMod:PacketRcv|next_state.VERIFY_870      ; EthernetMod:PacketRcv|current_state.VERIFY      ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -1.130     ; 0.221      ;
; 1.815  ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ; EthernetMod:PacketGen|current_state.SENDINGMAC  ; EthernetMod:PacketGen|current_state.SENDING ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.663     ; 0.304      ;
; 1.825  ; EthernetMod:PacketRcv|next_state.IDLE_981        ; EthernetMod:PacketRcv|current_state.IDLE        ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -1.201     ; 0.276      ;
; 1.909  ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.845     ; 0.216      ;
; 1.953  ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.893     ; 0.212      ;
; 1.981  ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.918     ; 0.215      ;
; 1.984  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketRcv|buffer[0]             ; frequencyDivider:fd2|clock1 ; 0.000        ; -1.919     ; 0.217      ;
; 2.770  ; EthernetMod:PacketRcv|next_state.HEARING_956     ; EthernetMod:PacketRcv|current_state.HEARING     ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -2.206     ; 0.216      ;
; 2.814  ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ; EthernetMod:PacketRcv|current_state.READINGMAC  ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -2.254     ; 0.212      ;
; 2.842  ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ; EthernetMod:PacketRcv|current_state.READINGDATA ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -2.279     ; 0.215      ;
; 2.845  ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ; EthernetMod:PacketRcv|current_state.READINGSIZE ; EthernetMod:PacketGen|dataSend[0]           ; frequencyDivider:fd2|clock1 ; -0.500       ; -2.280     ; 0.217      ;
+--------+--------------------------------------------------+-------------------------------------------------+---------------------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                            ; Launch Clock                                ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.626 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.095      ; 1.469      ;
; -0.625 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 2.091      ; 1.466      ;
; -0.587 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.340      ; 0.753      ;
; -0.494 ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.344      ; 0.850      ;
; -0.443 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[1]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.398      ; 0.955      ;
; -0.306 ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[0]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 1.402      ; 1.096      ;
; -0.177 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.586      ; 0.550      ;
; -0.175 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.581      ; 0.547      ;
; -0.173 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.586      ; 0.554      ;
; -0.160 ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.587      ; 0.568      ;
; -0.126 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.095      ; 1.469      ;
; -0.125 ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 2.091      ; 1.466      ;
; 0.323  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.586      ; 0.550      ;
; 0.325  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.581      ; 0.547      ;
; 0.327  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.586      ; 0.554      ;
; 0.340  ; EthernetMod:PacketRcv|current_state.IDLE       ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.587      ; 0.568      ;
; 0.400  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.400      ;
; 0.405  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.005     ; 0.400      ;
; 0.413  ; EthernetMod:PacketRcv|current_state.HEARING    ; EthernetMod:PacketRcv|flag         ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.046     ; 0.367      ;
; 0.448  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.282      ; 1.230      ;
; 0.477  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.477      ;
; 0.480  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.001     ; 0.479      ;
; 0.482  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.006     ; 0.476      ;
; 0.486  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.486      ;
; 0.542  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.751      ; 1.293      ;
; 0.545  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.511      ; 1.556      ;
; 0.555  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.289      ; 1.344      ;
; 0.600  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.293      ; 1.393      ;
; 0.603  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.515      ; 1.618      ;
; 0.615  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.001     ; 0.614      ;
; 0.619  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.286      ; 1.405      ;
; 0.621  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.204      ; 1.325      ;
; 0.651  ; EthernetMod:PacketRcv|current_state.READINGMAC ; EthernetMod:PacketRcv|macCount[2]  ; frequencyDivider:fd2|clock1                 ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.058      ; 0.709      ;
; 0.652  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.200      ; 1.352      ;
; 0.659  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.005      ; 0.664      ;
; 0.697  ; EthernetMod:PacketRcv|macCount[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.697      ;
; 0.727  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.281      ; 1.508      ;
; 0.729  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.729      ;
; 0.751  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.004      ; 0.755      ;
; 0.769  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.769      ;
; 0.772  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.285      ; 1.557      ;
; 0.779  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.130      ; 1.409      ;
; 0.804  ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 0.804      ;
; 0.824  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.134      ; 1.458      ;
; 0.834  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.132      ; 1.466      ;
; 0.869  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 1.136      ; 1.505      ;
; 1.035  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[0]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; 0.000      ; 1.035      ;
; 1.042  ; EthernetMod:PacketGen|dataSend[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.751      ; 1.293      ;
; 1.155  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[1]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.004     ; 1.151      ;
; 1.158  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.758     ; 0.400      ;
; 1.163  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.763     ; 0.400      ;
; 1.235  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[0] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.758     ; 0.477      ;
; 1.238  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[1] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.759     ; 0.479      ;
; 1.240  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.764     ; 0.476      ;
; 1.244  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[2] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.758     ; 0.486      ;
; 1.373  ; EthernetMod:PacketRcv|pbleCount[0]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.759     ; 0.614      ;
; 1.417  ; EthernetMod:PacketRcv|pbleCount[2]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.753     ; 0.664      ;
; 1.487  ; EthernetMod:PacketRcv|pbleCount[1]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.758     ; 0.729      ;
; 1.562  ; EthernetMod:PacketRcv|pbleCount[3]             ; EthernetMod:PacketRcv|pbleCount[3] ; EthernetMod:PacketGen|dataSend[0]           ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -0.758     ; 0.804      ;
; 1.712  ; EthernetMod:PacketGen|dataSend[2]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; 0.171      ; 1.383      ;
; 1.722  ; EthernetMod:PacketGen|dataSend[3]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.051     ; 1.171      ;
; 1.740  ; EthernetMod:PacketGen|dataSend[4]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.058     ; 1.182      ;
; 1.803  ; EthernetMod:PacketGen|dataSend[5]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.140     ; 1.163      ;
; 1.894  ; EthernetMod:PacketGen|dataSend[6]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.059     ; 1.335      ;
; 1.913  ; EthernetMod:PacketRcv|macCount[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.340     ; 0.573      ;
; 1.946  ; EthernetMod:PacketGen|dataSend[1]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.210     ; 1.236      ;
; 2.009  ; EthernetMod:PacketGen|dataSend[7]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketGen|current_state.SENDING ; EthernetMod:PacketRcv|current_state.IDLE ; -0.500       ; -0.208     ; 1.301      ;
; 2.206  ; EthernetMod:PacketRcv|macCount[0]              ; EthernetMod:PacketRcv|macCount[2]  ; EthernetMod:PacketRcv|current_state.IDLE    ; EthernetMod:PacketRcv|current_state.IDLE ; 0.000        ; -1.344     ; 0.862      ;
+--------+------------------------------------------------+------------------------------------+---------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'frequencyDivider:fd1|clock1'                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                    ; Launch Clock                                                                                                      ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.435 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[7]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.709      ;
; -0.433 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[5]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.711      ;
; -0.431 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[0]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.713      ;
; -0.430 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[1]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.714      ;
; -0.429 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[3]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.715      ;
; -0.385 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[4]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.759      ;
; -0.385 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[6]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.759      ;
; -0.379 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[2]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 1.765      ;
; 0.065  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[7]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.709      ;
; 0.067  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[5]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.711      ;
; 0.069  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[0]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.713      ;
; 0.070  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[1]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.714      ;
; 0.071  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[3]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.715      ;
; 0.115  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[4]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.759      ;
; 0.115  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[6]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.759      ;
; 0.121  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; register:PC|d_out[2]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 1.765      ;
; 0.215  ; Parallel_OUT:POut|DataOut[0]                                                                                      ; Parallel_OUT:POut|DataOut[0]               ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.574  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[2]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 2.840      ;
; 0.619  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[5]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 2.885      ;
; 0.633  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[3]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 2.899      ;
; 0.635  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Parallel_OUT:POut|DataOut[0]               ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.997      ; 2.906      ;
; 0.670  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[4]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 2.936      ;
; 0.839  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[5]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.116      ;
; 0.847  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[4]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.123      ;
; 0.859  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[1]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 3.125      ;
; 0.881  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[0]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 3.147      ;
; 0.885  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[3]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.161      ;
; 0.906  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[6]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 3.172      ;
; 0.933  ; register:PC|d_out[3]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.095      ;
; 0.988  ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[0]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.140      ;
; 0.990  ; register:PC|d_out[3]                                                                                              ; register:PC|d_out[3]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.142      ;
; 1.001  ; register:PC|d_out[1]                                                                                              ; register:PC|d_out[1]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.153      ;
; 1.003  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[1]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.279      ;
; 1.005  ; register:PC|d_out[2]                                                                                              ; register:PC|d_out[2]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.157      ;
; 1.027  ; register:PC|d_out[4]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.189      ;
; 1.028  ; register:PC|d_out[4]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.180      ;
; 1.032  ; ULA:unitLogic|ULArslt[4]                                                                                          ; RegisterFile:regFile|register:ra|d_out[4]  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; -0.329     ; 0.855      ;
; 1.073  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[7]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.992      ; 3.339      ;
; 1.074  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[2]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 2.840      ;
; 1.086  ; register:PC|d_out[2]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.248      ;
; 1.105  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.382      ;
; 1.105  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.382      ;
; 1.105  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.382      ;
; 1.105  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[6] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.382      ;
; 1.110  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[0]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.387      ;
; 1.112  ; register:PC|d_out[5]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.275      ;
; 1.114  ; register:PC|d_out[1]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.276      ;
; 1.119  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[5]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 2.885      ;
; 1.129  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[2]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.406      ;
; 1.129  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[6]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.406      ;
; 1.129  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:ra|d_out[7]  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.406      ;
; 1.133  ; register:PC|d_out[4]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.296      ;
; 1.133  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[3]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 2.899      ;
; 1.135  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Parallel_OUT:POut|DataOut[0]               ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.997      ; 2.906      ;
; 1.138  ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[1]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.290      ;
; 1.138  ; register:PC|d_out[1]                                                                                              ; register:PC|d_out[2]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.290      ;
; 1.139  ; register:PC|d_out[7]                                                                                              ; register:PC|d_out[7]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.291      ;
; 1.143  ; register:PC|d_out[2]                                                                                              ; register:PC|d_out[3]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.295      ;
; 1.148  ; register:PC|d_out[0]                                                                                              ; RegisterFile:regFile|register:ra|d_out[3]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.310      ;
; 1.157  ; register:PC|d_out[3]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.319      ;
; 1.158  ; register:PC|d_out[3]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.310      ;
; 1.158  ; register:PC|d_out[3]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.321      ;
; 1.158  ; ULA:unitLogic|ULArslt[5]                                                                                          ; RegisterFile:regFile|register:ra|d_out[5]  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; -0.325     ; 0.985      ;
; 1.170  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; register:PC|d_out[4]                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; -0.500       ; 1.992      ; 2.936      ;
; 1.171  ; register:PC|d_out[1]                                                                                              ; register:PC|d_out[3]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.323      ;
; 1.172  ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[2]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.324      ;
; 1.184  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.461      ;
; 1.184  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.461      ;
; 1.196  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.473      ;
; 1.196  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg2|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.473      ;
; 1.197  ; register:PC|d_out[6]                                                                                              ; register:PC|d_out[6]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.349      ;
; 1.205  ; register:PC|d_out[2]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.367      ;
; 1.205  ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[3]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.357      ;
; 1.206  ; register:PC|d_out[2]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.358      ;
; 1.206  ; register:PC|d_out[2]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.369      ;
; 1.206  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg5|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.482      ;
; 1.207  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg8|d_out[4] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.483      ;
; 1.208  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.485      ;
; 1.208  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[1] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.485      ;
; 1.208  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[2] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.485      ;
; 1.208  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg4|d_out[3] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.485      ;
; 1.210  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg7|d_out[7] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.002      ; 3.486      ;
; 1.216  ; register:PC|d_out[7]                                                                                              ; RegisterFile:regFile|register:ra|d_out[7]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.379      ;
; 1.218  ; ULA:unitLogic|ULArslt[1]                                                                                          ; RegisterFile:regFile|register:ra|d_out[1]  ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; -0.338     ; 1.032      ;
; 1.226  ; register:PC|d_out[5]                                                                                              ; register:PC|d_out[5]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.378      ;
; 1.233  ; register:PC|d_out[1]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.395      ;
; 1.234  ; register:PC|d_out[1]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.386      ;
; 1.234  ; register:PC|d_out[1]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.397      ;
; 1.240  ; register:PC|d_out[0]                                                                                              ; RegisterFile:regFile|register:ra|d_out[0]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.403      ;
; 1.246  ; ULA:unitLogic|ULArslt[4]                                                                                          ; register:PC|d_out[4]                       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1 ; 0.000        ; -0.339     ; 1.059      ;
; 1.247  ; register:PC|d_out[4]                                                                                              ; register:PC|d_out[5]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.399      ;
; 1.252  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg6|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.996      ; 3.522      ;
; 1.267  ; register:PC|d_out[0]                                                                                              ; RegisterFile:regFile|register:ra|d_out[4]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.010      ; 1.429      ;
; 1.268  ; register:PC|d_out[0]                                                                                              ; register:PC|d_out[4]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.420      ;
; 1.268  ; register:PC|d_out[0]                                                                                              ; RegisterFile:regFile|register:ra|d_out[5]  ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.011      ; 1.431      ;
; 1.272  ; register:PC|d_out[3]                                                                                              ; register:PC|d_out[5]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.424      ;
; 1.279  ; register:PC|d_out[4]                                                                                              ; register:PC|d_out[6]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.431      ;
; 1.291  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg8|d_out[0] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 1.984      ; 3.549      ;
; 1.294  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:regFile|register:rg3|d_out[5] ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1 ; 0.000        ; 2.003      ; 3.571      ;
; 1.304  ; register:PC|d_out[3]                                                                                              ; register:PC|d_out[6]                       ; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1 ; 0.000        ; 0.000      ; 1.456      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.261 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.267 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.312 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.312 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.464      ;
; 0.325 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.341 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.494      ;
; 0.344 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.495      ;
; 0.344 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.496      ;
; 0.348 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.500      ;
; 0.349 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.501      ;
; 0.354 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; frequencyDivider:fd1|count[13]            ; frequencyDivider:fd1|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; frequencyDivider:fd2|count[13]            ; frequencyDivider:fd2|count[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; frequencyDivider:fd1|count[14]            ; frequencyDivider:fd1|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; frequencyDivider:fd1|count[15]            ; frequencyDivider:fd1|count[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; frequencyDivider:fd1|count[22]            ; frequencyDivider:fd1|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; frequencyDivider:fd1|count[24]            ; frequencyDivider:fd1|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; frequencyDivider:fd1|count[17]            ; frequencyDivider:fd1|count[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd1|count[20]            ; frequencyDivider:fd1|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[1]             ; frequencyDivider:fd2|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[4]             ; frequencyDivider:fd2|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[6]             ; frequencyDivider:fd2|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[10]            ; frequencyDivider:fd2|count[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[11]            ; frequencyDivider:fd2|count[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; frequencyDivider:fd2|count[12]            ; frequencyDivider:fd2|count[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.513      ;
; 0.362 ; frequencyDivider:fd2|count[8]             ; frequencyDivider:fd2|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; frequencyDivider:fd1|count[6]             ; frequencyDivider:fd1|count[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; frequencyDivider:fd2|count[20]            ; frequencyDivider:fd2|count[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; frequencyDivider:fd1|count[1]             ; frequencyDivider:fd1|count[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; frequencyDivider:fd1|count[4]             ; frequencyDivider:fd1|count[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; frequencyDivider:fd1|count[8]             ; frequencyDivider:fd1|count[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; frequencyDivider:fd2|count[14]            ; frequencyDivider:fd2|count[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; frequencyDivider:fd2|count[22]            ; frequencyDivider:fd2|count[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; frequencyDivider:fd2|count[24]            ; frequencyDivider:fd2|count[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; frequencyDivider:fd1|count[16]            ; frequencyDivider:fd1|count[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; frequencyDivider:fd1|count[21]            ; frequencyDivider:fd1|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; frequencyDivider:fd1|count[23]            ; frequencyDivider:fd1|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; frequencyDivider:fd1|count[18]            ; frequencyDivider:fd1|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; frequencyDivider:fd1|count[19]            ; frequencyDivider:fd1|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; frequencyDivider:fd1|count[25]            ; frequencyDivider:fd1|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; frequencyDivider:fd1|count[5]             ; frequencyDivider:fd1|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; frequencyDivider:fd1|count[7]             ; frequencyDivider:fd1|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; frequencyDivider:fd2|count[18]            ; frequencyDivider:fd2|count[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; frequencyDivider:fd1|count[0]             ; frequencyDivider:fd1|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd1|count[2]             ; frequencyDivider:fd1|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd1|count[3]             ; frequencyDivider:fd1|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd2|count[0]             ; frequencyDivider:fd2|count[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd2|count[2]             ; frequencyDivider:fd2|count[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd2|count[3]             ; frequencyDivider:fd2|count[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; frequencyDivider:fd2|count[19]            ; frequencyDivider:fd2|count[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; frequencyDivider:fd2|count[5]             ; frequencyDivider:fd2|count[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; frequencyDivider:fd2|count[7]             ; frequencyDivider:fd2|count[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; frequencyDivider:fd2|count[9]             ; frequencyDivider:fd2|count[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; frequencyDivider:fd2|count[21]            ; frequencyDivider:fd2|count[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; frequencyDivider:fd2|count[23]            ; frequencyDivider:fd2|count[23]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; frequencyDivider:fd2|count[25]            ; frequencyDivider:fd2|count[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.389 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.393 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.399 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.435 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.586      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -2.341 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.954      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -1.714 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.081      ; 3.116      ;
; -0.567 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.606      ; 3.116      ;
; -0.440 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.733      ; 3.116      ;
; -0.067 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.606      ; 3.116      ;
; 0.060  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.733      ; 3.116      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                                                                      ; Latch Clock                                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.626 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.098      ; 2.594      ;
; -0.261 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.733      ; 2.594      ;
; -0.126 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.098      ; 2.594      ;
; 0.239  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULASrc ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.733      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.513  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.081      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
; 1.648  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ControlUnit:ctrlUnit|ULASrc ; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.446      ; 2.594      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:DataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a21~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'frequencyDivider:fd1|clock1'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; Parallel_OUT:POut|DataOut[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; Parallel_OUT:POut|DataOut[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:ra|d_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg2|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg3|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg4|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg5|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg6|d_out[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg7|d_out[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd1|clock1 ; Rise       ; RegisterFile:regFile|register:rg7|d_out[0] ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'frequencyDivider:fd2|clock1'                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDING     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDING     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketGen|current_state.SENDINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.HEARING     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.HEARING     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGDATA ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGMAC  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.READINGSIZE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.VERIFY      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; EthernetMod:PacketRcv|current_state.VERIFY      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketGen|current_state.SENDING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.HEARING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.HEARING|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.IDLE|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGDATA|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGMAC|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.READINGSIZE|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.VERIFY|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; PacketRcv|current_state.VERIFY|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1|regout                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1|regout                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|inclk[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|outclk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; frequencyDivider:fd2|clock1 ; Rise       ; fd2|clock1~clkctrl|outclk                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                             ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]|datad                      ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[1]|datad                      ;
; -0.090 ; -0.090       ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[2]|datab                      ;
; -0.090 ; -0.090       ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[2]|datab                      ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULASrc                       ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|ULASrc                       ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datab                    ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datab                    ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl~2|combout                     ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl~2|combout                     ;
; 0.008  ; 0.008        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULASrc|datab                             ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULASrc|datab                             ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[1]                ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|ULAControl[2]                ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]|datad                      ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]|datad                      ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|combout                  ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[1]|datad                      ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[1]|datad                      ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[2]|datab                      ;
; 0.038  ; 0.038        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[2]|datab                      ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|Link                         ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|Link                         ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Equal1~1|combout                         ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Equal1~1|combout                         ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|Link|dataa                               ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|Link|dataa                               ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|MemtoPC|datac                            ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|MemtoPC|datac                            ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst|combout                           ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst|combout                           ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datac                             ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datac                             ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; 0.077  ; 0.077        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|Link                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|Link                         ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:ctrlUnit|MemtoPC                      ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Link|dataa                               ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|Link|dataa                               ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|MemtoPC|datac                            ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|MemtoPC|datac                            ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|combout                           ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|combout                           ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|inclk[0]                  ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~clkctrl|outclk                    ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|ULAControl[0]~3|datad                    ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datad                             ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst|datad                             ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~4|combout                         ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ctrlUnit|RegDst~4|combout                         ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[0] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[1] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[2] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[3] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[4] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[5] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[6] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; RegisterFile:regFile|demux8_8b:demux2|data_out[7] ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|inclk[0]             ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|inclk[0]             ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|outclk               ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0clkctrl|outclk               ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0|combout                     ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|Mux8~0|combout                     ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[0]|datac                  ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; regFile|demux2|data_out[0]|datac                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ControlUnit:ctrlUnit|ULAControl[0]'                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ULA:unitLogic|ULArslt[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ctrlUnit|ULAControl[0]|combout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; ctrlUnit|ULAControl[0]|combout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|Mux16~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; unitLogic|Mux16~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Rise       ; unitLogic|Mux16~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[2]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[3]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[4]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[5]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[6]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[7]|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ControlUnit:ctrlUnit|ULAControl[0] ; Fall       ; unitLogic|ULArslt[7]|datad        ;
+-------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.IDLE'                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; EthernetMod:PacketGen|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector37~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector37~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|Selector42~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector42~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|Selector42~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Rise       ; PacketGen|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[0]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[1]|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[3]|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.IDLE ; Fall       ; PacketGen|pbleCount[3]|datab           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|current_state.SENDING'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[3]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[3]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[4]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[4]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[5]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[5]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[6]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[6]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[7]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|dataSend[7]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGDATA_784 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGMAC_828  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDINGSIZE_807 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDING_849     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; EthernetMod:PacketGen|next_state.SENDING_849     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; EthernetMod:PacketGen|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector13~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector13~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector13~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector13~1|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector15~2|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector15~2|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~2|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~2|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector15~4|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|Selector32~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector32~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector32~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|Selector37~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|current_state.SENDING|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|current_state.SENDING|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[0]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[1]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[2]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[3]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[4]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[5]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[6]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|dataSend[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGDATA_784|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGDATA_784|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGMAC_828|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGMAC_828|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGSIZE_807|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDINGSIZE_807|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDING_849|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Fall       ; PacketGen|next_state.SENDING_849|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[3]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|current_state.SENDING ; Rise       ; PacketGen|pbleCount[3]|datab                     ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'EthernetMod:PacketGen|dataSend[0]'                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|flag                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|flag                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketGen|dataSend[0]|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketGen|dataSend[0]|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~2|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~2|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~2|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~2|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~4|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Equal2~4|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~4|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Fall       ; PacketRcv|Equal2~4|datab                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~0|dataa                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector35~1|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector37~0|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|Selector46~0|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|flag|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|flag|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.HEARING_956|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.HEARING_956|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.IDLE_981|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGDATA_891|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGDATA_891|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGMAC_935|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGMAC_935|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGSIZE_914|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.READINGSIZE_914|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.VERIFY_870|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|next_state.VERIFY_870|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[1]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketGen|dataSend[0] ; Rise       ; PacketRcv|pbleCount[3]|datac                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'EthernetMod:PacketRcv|buffer[0]'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[1]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[2]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[3]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[4]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[5]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[6]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[6]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[7]                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|buffer[7]                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[0]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[0]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[1]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[1]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[2]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[2]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[3]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[3]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[4]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[4]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[5]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[5]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[6]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[6]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[7]               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; EthernetMod:PacketRcv|dataStore[7]               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.HEARING_956     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.IDLE_981        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGDATA_891 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGMAC_935  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.READINGSIZE_914 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; EthernetMod:PacketRcv|next_state.VERIFY_870      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|LessThan1~0|datad                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector2~0|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Fall       ; PacketRcv|Selector35~1|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector35~1|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|Selector35~1|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|combout                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[0]|datad                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[1]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[2]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[2]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[3]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[3]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[4]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[4]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[5]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[5]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[6]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[6]|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[7]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|buffer[7]|datac                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[3]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[3]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[4]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[4]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[5]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[5]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[6]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|buffer[0] ; Rise       ; PacketRcv|dataStore[7]~0|datab                   ;
+-------+--------------+----------------+------------------+---------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'EthernetMod:PacketRcv|current_state.IDLE'                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|flag             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|flag             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[0]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[1]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|macCount[2]      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; EthernetMod:PacketRcv|pbleCount[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector37~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector42~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector42~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector42~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector46~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|Selector46~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector46~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|Selector46~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|current_state.IDLE|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|flag|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|flag|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Fall       ; PacketRcv|macCount[2]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[0]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[0]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[1]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[1]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[2]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[3]|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; EthernetMod:PacketRcv|current_state.IDLE ; Rise       ; PacketRcv|pbleCount[3]|datac           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; 1.041 ; 1.041 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; 0.826 ; 0.826 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; 0.681 ; 0.681 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; 0.955 ; 0.955 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; 0.854 ; 0.854 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; 1.013 ; 1.013 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; 1.003 ; 1.003 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; 1.041 ; 1.041 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; 0.776 ; 0.776 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; 3.606 ; 3.606 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; 3.606 ; 3.606 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; -0.089 ; -0.089 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; -0.347 ; -0.347 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; -0.089 ; -0.089 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; -0.378 ; -0.378 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; -0.144 ; -0.144 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; -0.229 ; -0.229 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; -0.186 ; -0.186 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; -0.607 ; -0.607 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; -0.238 ; -0.238 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; -2.387 ; -2.387 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; -2.387 ; -2.387 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.930 ; 4.930 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.474 ; 4.474 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.712 ; 4.712 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.930 ; 4.930 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.345 ; 4.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.791 ; 4.791 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.456 ; 4.456 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 8.389 ; 8.389 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 8.389 ; 8.389 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 8.092 ; 8.092 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.822 ; 7.822 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.926 ; 7.926 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.615 ; 6.615 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.615 ; 6.615 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318 ; 6.318 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.974 ; 5.974 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.478 ; 6.478 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.282 ; 6.282 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.048 ; 6.048 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.152 ; 6.152 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.670 ; 6.670 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.615 ; 6.615 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318 ; 6.318 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.166 ; 6.166 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.670 ; 6.670 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.647 ; 6.647 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.048 ; 6.048 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.152 ; 6.152 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.345 ; 4.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.474 ; 4.474 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.712 ; 4.712 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.930 ; 4.930 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.345 ; 4.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.791 ; 4.791 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.456 ; 4.456 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.100 ; 7.100 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.703 ; 7.703 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.633 ; 7.633 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.100 ; 7.100 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.285 ; 7.285 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.929 ; 5.929 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.859 ; 5.859 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.512 ; 5.512 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.016 ; 6.016 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.282 ; 6.282 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.511 ; 5.511 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.929 ; 5.929 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.859 ; 5.859 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.576 ; 5.576 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.080 ; 6.080 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.155 ; 6.155 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.511 ; 5.511 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 5.726 ; 5.726 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 5.726 ; 5.726 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -10.692   ; -4.971   ; -5.287   ; -1.494  ; -2.000              ;
;  CLOCK_50                                                                                                          ; -10.692   ; 0.215    ; N/A      ; N/A     ; -2.000              ;
;  ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -7.598    ; -2.947   ; N/A      ; N/A     ; 0.500               ;
;  EthernetMod:PacketGen|current_state.IDLE                                                                          ; -3.726    ; -1.076   ; N/A      ; N/A     ; 0.500               ;
;  EthernetMod:PacketGen|current_state.SENDING                                                                       ; -4.401    ; -3.032   ; N/A      ; N/A     ; 0.500               ;
;  EthernetMod:PacketGen|dataSend[0]                                                                                 ; -1.815    ; -4.971   ; N/A      ; N/A     ; 0.500               ;
;  EthernetMod:PacketRcv|buffer[0]                                                                                   ; -3.334    ; -4.140   ; N/A      ; N/A     ; 0.500               ;
;  EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -4.359    ; -0.626   ; N/A      ; N/A     ; 0.500               ;
;  RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.061    ; -3.408   ; -5.287   ; -1.494  ; -0.838              ;
;  frequencyDivider:fd1|clock1                                                                                       ; -10.078   ; -0.435   ; N/A      ; N/A     ; -0.500              ;
;  frequencyDivider:fd2|clock1                                                                                       ; -4.678    ; -0.686   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                    ; -1260.601 ; -145.494 ; -5.287   ; -1.494  ; -401.44             ;
;  CLOCK_50                                                                                                          ; -398.107  ; 0.000    ; N/A      ; N/A     ; -274.684            ;
;  ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; -58.519   ; -20.931  ; N/A      ; N/A     ; 0.000               ;
;  EthernetMod:PacketGen|current_state.IDLE                                                                          ; -14.548   ; -2.623   ; N/A      ; N/A     ; 0.000               ;
;  EthernetMod:PacketGen|current_state.SENDING                                                                       ; -40.129   ; -14.487  ; N/A      ; N/A     ; 0.000               ;
;  EthernetMod:PacketGen|dataSend[0]                                                                                 ; -6.148    ; -29.204  ; N/A      ; N/A     ; 0.000               ;
;  EthernetMod:PacketRcv|buffer[0]                                                                                   ; -22.965   ; -24.866  ; N/A      ; N/A     ; 0.000               ;
;  EthernetMod:PacketRcv|current_state.IDLE                                                                          ; -22.110   ; -2.822   ; N/A      ; N/A     ; 0.000               ;
;  RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -73.673   ; -49.950  ; -5.287   ; -1.494  ; -42.756             ;
;  frequencyDivider:fd1|clock1                                                                                       ; -590.464  ; -3.307   ; N/A      ; N/A     ; -73.000             ;
;  frequencyDivider:fd2|clock1                                                                                       ; -33.938   ; -1.223   ; N/A      ; N/A     ; -11.000             ;
+--------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; 2.797 ; 2.797 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; 2.428 ; 2.428 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; 2.122 ; 2.122 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; 2.781 ; 2.781 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; 2.519 ; 2.519 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; 2.763 ; 2.763 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; 2.794 ; 2.794 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; 2.797 ; 2.797 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; 2.383 ; 2.383 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; 6.190 ; 6.190 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; 6.190 ; 6.190 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; frequencyDivider:fd1|clock1 ; -0.089 ; -0.089 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[0]    ; frequencyDivider:fd1|clock1 ; -0.347 ; -0.347 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[1]    ; frequencyDivider:fd1|clock1 ; -0.089 ; -0.089 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[2]    ; frequencyDivider:fd1|clock1 ; -0.378 ; -0.378 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[3]    ; frequencyDivider:fd1|clock1 ; -0.144 ; -0.144 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[4]    ; frequencyDivider:fd1|clock1 ; -0.229 ; -0.229 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[5]    ; frequencyDivider:fd1|clock1 ; -0.186 ; -0.186 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[6]    ; frequencyDivider:fd1|clock1 ; -0.607 ; -0.607 ; Rise       ; frequencyDivider:fd1|clock1 ;
;  SW[7]    ; frequencyDivider:fd1|clock1 ; -0.238 ; -0.238 ; Rise       ; frequencyDivider:fd1|clock1 ;
; KEY[*]    ; frequencyDivider:fd2|clock1 ; -2.387 ; -2.387 ; Rise       ; frequencyDivider:fd2|clock1 ;
;  KEY[0]   ; frequencyDivider:fd2|clock1 ; -2.387 ; -2.387 ; Rise       ; frequencyDivider:fd2|clock1 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                               ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 8.125  ; 8.125  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 8.660  ; 8.660  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 8.509  ; 8.509  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 8.905  ; 8.905  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 8.900  ; 8.900  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 7.774  ; 7.774  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 8.886  ; 8.886  ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 8.601  ; 8.601  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 8.003  ; 8.003  ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 8.694  ; 8.694  ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 15.863 ; 15.863 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 15.863 ; 15.863 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 15.261 ; 15.261 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 14.750 ; 14.750 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 15.033 ; 15.033 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 5.403  ;        ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;        ; 5.403  ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.991 ; 11.991 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.206 ; 11.206 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.431 ; 12.431 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.567 ; 11.567 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.480 ; 11.480 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.763 ; 11.763 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.795 ; 12.795 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.593 ; 12.593 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.991 ; 11.991 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.570 ; 11.570 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.795 ; 12.795 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.434 ; 12.434 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.480 ; 11.480 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.763 ; 11.763 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 9.543  ; 9.543  ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                   ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                          ; 4.345 ; 4.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                          ; 4.474 ; 4.474 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                          ; 4.690 ; 4.690 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                          ; 4.712 ; 4.712 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                          ; 4.930 ; 4.930 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                          ; 4.789 ; 4.789 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                          ; 4.345 ; 4.345 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                          ; 4.791 ; 4.791 ; Rise       ; CLOCK_50                                                                                                          ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                          ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_EN       ; CLOCK_50                                                                                                          ; 4.456 ; 4.456 ; Rise       ; CLOCK_50                                                                                                          ;
; LCD_RS       ; CLOCK_50                                                                                                          ; 4.694 ; 4.694 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; CLOCK_50                                                                                                          ; 7.100 ; 7.100 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[1]     ; CLOCK_50                                                                                                          ; 7.703 ; 7.703 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[2]     ; CLOCK_50                                                                                                          ; 7.633 ; 7.633 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[8]     ; CLOCK_50                                                                                                          ; 7.100 ; 7.100 ; Rise       ; CLOCK_50                                                                                                          ;
;  LEDR[9]     ; CLOCK_50                                                                                                          ; 7.285 ; 7.285 ; Rise       ; CLOCK_50                                                                                                          ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 2.862 ;       ; Rise       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
;  LEDR[4]     ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;       ; 2.862 ; Fall       ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.929 ; 5.929 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.859 ; 5.859 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.512 ; 5.512 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.016 ; 6.016 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.282 ; 6.282 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.511 ; 5.511 ; Rise       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.929 ; 5.929 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.859 ; 5.859 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.576 ; 5.576 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.080 ; 6.080 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.155 ; 6.155 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.326 ; 5.326 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.511 ; 5.511 ; Fall       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
;  LEDR[0]     ; frequencyDivider:fd1|clock1                                                                                       ; 5.204 ; 5.204 ; Rise       ; frequencyDivider:fd1|clock1                                                                                       ;
+--------------+-------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 9.935 ; 9.935 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[0]     ; LEDG[8]     ;    ; 5.726 ; 5.726 ;    ;
+------------+-------------+----+-------+-------+----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 4489     ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; CLOCK_50                                                                                                          ; 16       ; 0        ; 0        ; 0        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; CLOCK_50                                                                                                          ; 0        ; 152      ; 0        ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; CLOCK_50                                                                                                          ; 1088     ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 577      ; 265      ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 704      ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 16       ; 16       ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 366      ; 190      ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 20       ; 4        ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 0        ; 10       ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 3        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 3        ; 1        ; 38       ; 4        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 1        ; 1        ; 3        ; 13       ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 4        ; 0        ; 12       ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0        ; 0        ; 0        ; 14       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 10       ; 0        ; 12       ; 2        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 14       ; 4        ; 13       ; 1        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0        ; 0        ; 8        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0        ; 14       ; 0        ; 14       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 12       ; 2        ; 1        ; 1        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0        ; 0        ; 7        ; 35       ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 13       ; 1        ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 7        ; 0        ; 7        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 0        ; 63       ; 0        ; 0        ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 19       ; 9        ; 0        ; 0        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 33       ; 4        ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 4        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1                                                                                       ; 50120    ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1                                                                                       ; 1085     ; 299      ; 0        ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1                                                                                       ; 445      ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1                                                                                       ; 10131    ; 7842     ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; frequencyDivider:fd2|clock1                                                                                       ; 5        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; frequencyDivider:fd2|clock1                                                                                       ; 0        ; 11       ; 0        ; 0        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; frequencyDivider:fd2|clock1                                                                                       ; 6        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; frequencyDivider:fd2|clock1                                                                                       ; 5        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2928     ; 0        ; 1392     ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 128      ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 331      ; 331      ; 174      ; 174      ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; CLOCK_50                                                                                                          ; 4489     ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; CLOCK_50                                                                                                          ; 16       ; 0        ; 0        ; 0        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; CLOCK_50                                                                                                          ; 0        ; 152      ; 0        ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; CLOCK_50                                                                                                          ; 1088     ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                          ; 577      ; 265      ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 704      ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 16       ; 16       ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; 366      ; 190      ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 20       ; 4        ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 0        ; 10       ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|current_state.IDLE                                                                          ; 3        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.IDLE                                                                          ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 3        ; 1        ; 38       ; 4        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 1        ; 1        ; 3        ; 13       ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|current_state.SENDING                                                                       ; 4        ; 0        ; 12       ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0        ; 0        ; 0        ; 14       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 10       ; 0        ; 12       ; 2        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 14       ; 4        ; 13       ; 1        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketGen|dataSend[0]                                                                                 ; 0        ; 0        ; 8        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0        ; 14       ; 0        ; 14       ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 12       ; 2        ; 1        ; 1        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 0        ; 0        ; 7        ; 35       ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 13       ; 1        ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketRcv|buffer[0]                                                                                   ; 7        ; 0        ; 7        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 0        ; 63       ; 0        ; 0        ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 19       ; 9        ; 0        ; 0        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 33       ; 4        ; 0        ; 0        ;
; frequencyDivider:fd2|clock1                                                                                       ; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; 4        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; frequencyDivider:fd1|clock1                                                                                       ; 50120    ; 0        ; 0        ; 0        ;
; ControlUnit:ctrlUnit|ULAControl[0]                                                                                ; frequencyDivider:fd1|clock1                                                                                       ; 1085     ; 299      ; 0        ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; frequencyDivider:fd1|clock1                                                                                       ; 445      ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; frequencyDivider:fd1|clock1                                                                                       ; 10131    ; 7842     ; 0        ; 0        ;
; EthernetMod:PacketGen|current_state.SENDING                                                                       ; frequencyDivider:fd2|clock1                                                                                       ; 5        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketGen|dataSend[0]                                                                                 ; frequencyDivider:fd2|clock1                                                                                       ; 0        ; 11       ; 0        ; 0        ;
; EthernetMod:PacketRcv|buffer[0]                                                                                   ; frequencyDivider:fd2|clock1                                                                                       ; 6        ; 0        ; 0        ; 0        ;
; EthernetMod:PacketRcv|current_state.IDLE                                                                          ; frequencyDivider:fd2|clock1                                                                                       ; 5        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2928     ; 0        ; 1392     ; 0        ;
; frequencyDivider:fd1|clock1                                                                                       ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 128      ; 0        ; 0        ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 331      ; 331      ; 174      ; 174      ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 192      ; 0        ; 192      ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24       ; 24       ; 24       ; 24       ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                        ; To Clock                                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                          ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 192      ; 0        ; 192      ; 0        ;
; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 24       ; 24       ; 24       ; 24       ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 130   ; 130  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 26 18:50:18 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name frequencyDivider:fd1|clock1 frequencyDivider:fd1|clock1
    Info (332105): create_clock -period 1.000 -name RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name ControlUnit:ctrlUnit|ULAControl[0] ControlUnit:ctrlUnit|ULAControl[0]
    Info (332105): create_clock -period 1.000 -name EthernetMod:PacketRcv|buffer[0] EthernetMod:PacketRcv|buffer[0]
    Info (332105): create_clock -period 1.000 -name EthernetMod:PacketGen|dataSend[0] EthernetMod:PacketGen|dataSend[0]
    Info (332105): create_clock -period 1.000 -name EthernetMod:PacketRcv|current_state.IDLE EthernetMod:PacketRcv|current_state.IDLE
    Info (332105): create_clock -period 1.000 -name EthernetMod:PacketGen|current_state.SENDING EthernetMod:PacketGen|current_state.SENDING
    Info (332105): create_clock -period 1.000 -name EthernetMod:PacketGen|current_state.IDLE EthernetMod:PacketGen|current_state.IDLE
    Info (332105): create_clock -period 1.000 -name frequencyDivider:fd2|clock1 frequencyDivider:fd2|clock1
Warning (332191): Clock target EthernetMod:PacketRcv|buffer[0] of clock EthernetMod:PacketRcv|buffer[0] is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: InstMem|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
    Info (332098): Cell: ctrlUnit|ULAControl[0]~3  from: datad  to: combout
    Info (332098): Cell: ctrlUnit|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: ctrlUnit|WideOr0~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.692      -398.107 CLOCK_50 
    Info (332119):   -10.078      -590.464 frequencyDivider:fd1|clock1 
    Info (332119):    -7.598       -58.519 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):    -5.061       -73.673 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.678       -33.938 frequencyDivider:fd2|clock1 
    Info (332119):    -4.401       -40.129 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):    -4.359       -22.110 EthernetMod:PacketRcv|current_state.IDLE 
    Info (332119):    -3.726       -14.548 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):    -3.334       -22.965 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):    -1.815        -6.148 EthernetMod:PacketGen|dataSend[0] 
Info (332146): Worst-case hold slack is -4.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.971       -29.204 EthernetMod:PacketGen|dataSend[0] 
    Info (332119):    -4.140       -24.866 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):    -3.408       -49.950 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -3.032       -14.487 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):    -2.947       -20.931 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):    -1.076        -2.623 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):    -0.616        -2.822 EthernetMod:PacketRcv|current_state.IDLE 
    Info (332119):    -0.459        -0.611 frequencyDivider:fd2|clock1 
    Info (332119):     0.253         0.000 frequencyDivider:fd1|clock1 
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -5.287
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.287        -5.287 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case removal slack is -1.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.494        -1.494 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -274.684 CLOCK_50 
    Info (332119):    -0.838       -42.756 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -73.000 frequencyDivider:fd1|clock1 
    Info (332119):    -0.500       -11.000 frequencyDivider:fd2|clock1 
    Info (332119):     0.500         0.000 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|dataSend[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketRcv|current_state.IDLE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332191): Clock target EthernetMod:PacketRcv|buffer[0] of clock EthernetMod:PacketRcv|buffer[0] is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: InstMem|altsyncram_component|auto_generated|ram_block1a0|portadataout[17]
    Info (332098): Cell: ctrlUnit|ULAControl[0]~3  from: datad  to: combout
    Info (332098): Cell: ctrlUnit|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: ctrlUnit|WideOr0~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.565
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.565      -122.289 CLOCK_50 
    Info (332119):    -4.342      -258.409 frequencyDivider:fd1|clock1 
    Info (332119):    -3.339       -25.522 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):    -2.293       -21.316 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.983       -16.136 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):    -1.965       -12.046 frequencyDivider:fd2|clock1 
    Info (332119):    -1.659        -5.501 EthernetMod:PacketRcv|current_state.IDLE 
    Info (332119):    -1.399        -3.700 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):    -0.841        -4.975 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):    -0.208        -0.208 EthernetMod:PacketGen|dataSend[0] 
Info (332146): Worst-case hold slack is -2.503
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.503       -13.247 EthernetMod:PacketGen|dataSend[0] 
    Info (332119):    -2.142       -15.272 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):    -1.815       -29.533 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.717       -12.453 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):    -1.678        -7.608 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):    -0.704        -1.561 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):    -0.686        -1.223 frequencyDivider:fd2|clock1 
    Info (332119):    -0.626        -1.936 EthernetMod:PacketRcv|current_state.IDLE 
    Info (332119):    -0.435        -3.307 frequencyDivider:fd1|clock1 
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.341
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.341        -2.341 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case removal slack is -0.626
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.626        -0.626 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -274.684 CLOCK_50 
    Info (332119):    -0.500       -73.000 frequencyDivider:fd1|clock1 
    Info (332119):    -0.500       -11.000 frequencyDivider:fd2|clock1 
    Info (332119):    -0.090        -1.260 RomInstMem:InstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.500         0.000 ControlUnit:ctrlUnit|ULAControl[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|current_state.IDLE 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|current_state.SENDING 
    Info (332119):     0.500         0.000 EthernetMod:PacketGen|dataSend[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketRcv|buffer[0] 
    Info (332119):     0.500         0.000 EthernetMod:PacketRcv|current_state.IDLE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Fri Aug 26 18:50:21 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


